
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08007b74  08007b74  00008b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cd0  08007cd0  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007cd0  08007cd0  00008cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cd8  08007cd8  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cd8  08007cd8  00008cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007cdc  08007cdc  00008cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007ce0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c60  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004ccc  20004ccc  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001af52  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e61  00000000  00000000  00023fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  00027e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001108  00000000  00000000  00029468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024c80  00000000  00000000  0002a570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f14  00000000  00000000  0004f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7dc4  00000000  00000000  00069104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00140ec8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064a0  00000000  00000000  00140f0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  001473ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b5c 	.word	0x08007b5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007b5c 	.word	0x08007b5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	603b      	str	r3, [r7, #0]
 80005a6:	4b23      	ldr	r3, [pc, #140]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a22      	ldr	r2, [pc, #136]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005ac:	f043 0310 	orr.w	r3, r3, #16
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b20      	ldr	r3, [pc, #128]	@ (8000634 <CLCD_GPIO_Init+0x98>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0310 	and.w	r3, r3, #16
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80005be:	2301      	movs	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	4619      	mov	r1, r3
 80005d2:	4819      	ldr	r0, [pc, #100]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005d4:	f001 f8f8 	bl	80017c8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 80005d8:	2302      	movs	r3, #2
 80005da:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 80005dc:	1d3b      	adds	r3, r7, #4
 80005de:	4619      	mov	r1, r3
 80005e0:	4815      	ldr	r0, [pc, #84]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005e2:	f001 f8f1 	bl	80017c8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 80005e6:	2304      	movs	r3, #4
 80005e8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	4619      	mov	r1, r3
 80005ee:	4812      	ldr	r0, [pc, #72]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005f0:	f001 f8ea 	bl	80017c8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 80005f4:	2310      	movs	r3, #16
 80005f6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	4619      	mov	r1, r3
 80005fc:	480e      	ldr	r0, [pc, #56]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 80005fe:	f001 f8e3 	bl	80017c8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000602:	2320      	movs	r3, #32
 8000604:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	4619      	mov	r1, r3
 800060a:	480b      	ldr	r0, [pc, #44]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 800060c:	f001 f8dc 	bl	80017c8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000610:	2340      	movs	r3, #64	@ 0x40
 8000612:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	4619      	mov	r1, r3
 8000618:	4807      	ldr	r0, [pc, #28]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 800061a:	f001 f8d5 	bl	80017c8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800061e:	2380      	movs	r3, #128	@ 0x80
 8000620:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	4619      	mov	r1, r3
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <CLCD_GPIO_Init+0x9c>)
 8000628:	f001 f8ce 	bl	80017c8 <HAL_GPIO_Init>
}
 800062c:	bf00      	nop
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40023800 	.word	0x40023800
 8000638:	40021000 	.word	0x40021000

0800063c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
	//상위 4비트
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	da04      	bge.n	8000658 <CLCD_Write_Instruction+0x1c>
 800064e:	4b5f      	ldr	r3, [pc, #380]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000656:	e003      	b.n	8000660 <CLCD_Write_Instruction+0x24>
 8000658:	4b5c      	ldr	r3, [pc, #368]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000660:	4a5a      	ldr	r2, [pc, #360]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000662:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800066a:	2b00      	cmp	r3, #0
 800066c:	d004      	beq.n	8000678 <CLCD_Write_Instruction+0x3c>
 800066e:	4b57      	ldr	r3, [pc, #348]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000670:	695b      	ldr	r3, [r3, #20]
 8000672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000676:	e003      	b.n	8000680 <CLCD_Write_Instruction+0x44>
 8000678:	4b54      	ldr	r3, [pc, #336]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800067a:	695b      	ldr	r3, [r3, #20]
 800067c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000680:	4a52      	ldr	r2, [pc, #328]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000682:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f003 0320 	and.w	r3, r3, #32
 800068a:	2b00      	cmp	r3, #0
 800068c:	d004      	beq.n	8000698 <CLCD_Write_Instruction+0x5c>
 800068e:	4b4f      	ldr	r3, [pc, #316]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000690:	695b      	ldr	r3, [r3, #20]
 8000692:	f043 0320 	orr.w	r3, r3, #32
 8000696:	e003      	b.n	80006a0 <CLCD_Write_Instruction+0x64>
 8000698:	4b4c      	ldr	r3, [pc, #304]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	f023 0320 	bic.w	r3, r3, #32
 80006a0:	4a4a      	ldr	r2, [pc, #296]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006a2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	f003 0310 	and.w	r3, r3, #16
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d004      	beq.n	80006b8 <CLCD_Write_Instruction+0x7c>
 80006ae:	4b47      	ldr	r3, [pc, #284]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006b0:	695b      	ldr	r3, [r3, #20]
 80006b2:	f043 0310 	orr.w	r3, r3, #16
 80006b6:	e003      	b.n	80006c0 <CLCD_Write_Instruction+0x84>
 80006b8:	4b44      	ldr	r3, [pc, #272]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	f023 0310 	bic.w	r3, r3, #16
 80006c0:	4a42      	ldr	r2, [pc, #264]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006c2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS를 Low
 80006c4:	4b41      	ldr	r3, [pc, #260]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	4a40      	ldr	r2, [pc, #256]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ca:	f023 0301 	bic.w	r3, r3, #1
 80006ce:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 80006d0:	4b3e      	ldr	r3, [pc, #248]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006d2:	695b      	ldr	r3, [r3, #20]
 80006d4:	4a3d      	ldr	r2, [pc, #244]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006d6:	f023 0302 	bic.w	r3, r3, #2
 80006da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80006dc:	4b3b      	ldr	r3, [pc, #236]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006de:	695b      	ldr	r3, [r3, #20]
 80006e0:	4a3a      	ldr	r2, [pc, #232]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006e2:	f023 0304 	bic.w	r3, r3, #4
 80006e6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 80006e8:	4b38      	ldr	r3, [pc, #224]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ea:	695b      	ldr	r3, [r3, #20]
 80006ec:	4a37      	ldr	r2, [pc, #220]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006ee:	f043 0304 	orr.w	r3, r3, #4
 80006f2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80006f4:	4b35      	ldr	r3, [pc, #212]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006f6:	695b      	ldr	r3, [r3, #20]
 80006f8:	4a34      	ldr	r2, [pc, #208]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80006fa:	f023 0304 	bic.w	r3, r3, #4
 80006fe:	6153      	str	r3, [r2, #20]
	
	//하위 4비트
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 0308 	and.w	r3, r3, #8
 8000706:	2b00      	cmp	r3, #0
 8000708:	d004      	beq.n	8000714 <CLCD_Write_Instruction+0xd8>
 800070a:	4b30      	ldr	r3, [pc, #192]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000712:	e003      	b.n	800071c <CLCD_Write_Instruction+0xe0>
 8000714:	4b2d      	ldr	r3, [pc, #180]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000716:	695b      	ldr	r3, [r3, #20]
 8000718:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800071c:	4a2b      	ldr	r2, [pc, #172]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800071e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	2b00      	cmp	r3, #0
 8000728:	d004      	beq.n	8000734 <CLCD_Write_Instruction+0xf8>
 800072a:	4b28      	ldr	r3, [pc, #160]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800072c:	695b      	ldr	r3, [r3, #20]
 800072e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000732:	e003      	b.n	800073c <CLCD_Write_Instruction+0x100>
 8000734:	4b25      	ldr	r3, [pc, #148]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000736:	695b      	ldr	r3, [r3, #20]
 8000738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800073c:	4a23      	ldr	r2, [pc, #140]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800073e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	f003 0302 	and.w	r3, r3, #2
 8000746:	2b00      	cmp	r3, #0
 8000748:	d004      	beq.n	8000754 <CLCD_Write_Instruction+0x118>
 800074a:	4b20      	ldr	r3, [pc, #128]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f043 0320 	orr.w	r3, r3, #32
 8000752:	e003      	b.n	800075c <CLCD_Write_Instruction+0x120>
 8000754:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000756:	695b      	ldr	r3, [r3, #20]
 8000758:	f023 0320 	bic.w	r3, r3, #32
 800075c:	4a1b      	ldr	r2, [pc, #108]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800075e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	2b00      	cmp	r3, #0
 8000768:	d004      	beq.n	8000774 <CLCD_Write_Instruction+0x138>
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	f043 0310 	orr.w	r3, r3, #16
 8000772:	e003      	b.n	800077c <CLCD_Write_Instruction+0x140>
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	f023 0310 	bic.w	r3, r3, #16
 800077c:	4a13      	ldr	r2, [pc, #76]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800077e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS를 Low
 8000780:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000782:	695b      	ldr	r3, [r3, #20]
 8000784:	4a11      	ldr	r2, [pc, #68]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000786:	f023 0301 	bic.w	r3, r3, #1
 800078a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 800078c:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800078e:	695b      	ldr	r3, [r3, #20]
 8000790:	4a0e      	ldr	r2, [pc, #56]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 8000792:	f023 0302 	bic.w	r3, r3, #2
 8000796:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	4a0b      	ldr	r2, [pc, #44]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 800079e:	f023 0304 	bic.w	r3, r3, #4
 80007a2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	4a08      	ldr	r2, [pc, #32]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <CLCD_Write_Instruction+0x190>)
 80007b6:	f023 0304 	bic.w	r3, r3, #4
 80007ba:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80007bc:	2001      	movs	r0, #1
 80007be:	f000 fe6b 	bl	8001498 <HAL_Delay>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000

080007d0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
	//상위 4비트
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80007da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	da04      	bge.n	80007ec <CLCD_Write_Display+0x1c>
 80007e2:	4b5f      	ldr	r3, [pc, #380]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ea:	e003      	b.n	80007f4 <CLCD_Write_Display+0x24>
 80007ec:	4b5c      	ldr	r3, [pc, #368]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007ee:	695b      	ldr	r3, [r3, #20]
 80007f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007f4:	4a5a      	ldr	r2, [pc, #360]	@ (8000960 <CLCD_Write_Display+0x190>)
 80007f6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <CLCD_Write_Display+0x3c>
 8000802:	4b57      	ldr	r3, [pc, #348]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800080a:	e003      	b.n	8000814 <CLCD_Write_Display+0x44>
 800080c:	4b54      	ldr	r3, [pc, #336]	@ (8000960 <CLCD_Write_Display+0x190>)
 800080e:	695b      	ldr	r3, [r3, #20]
 8000810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000814:	4a52      	ldr	r2, [pc, #328]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000816:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	f003 0320 	and.w	r3, r3, #32
 800081e:	2b00      	cmp	r3, #0
 8000820:	d004      	beq.n	800082c <CLCD_Write_Display+0x5c>
 8000822:	4b4f      	ldr	r3, [pc, #316]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000824:	695b      	ldr	r3, [r3, #20]
 8000826:	f043 0320 	orr.w	r3, r3, #32
 800082a:	e003      	b.n	8000834 <CLCD_Write_Display+0x64>
 800082c:	4b4c      	ldr	r3, [pc, #304]	@ (8000960 <CLCD_Write_Display+0x190>)
 800082e:	695b      	ldr	r3, [r3, #20]
 8000830:	f023 0320 	bic.w	r3, r3, #32
 8000834:	4a4a      	ldr	r2, [pc, #296]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000836:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	2b00      	cmp	r3, #0
 8000840:	d004      	beq.n	800084c <CLCD_Write_Display+0x7c>
 8000842:	4b47      	ldr	r3, [pc, #284]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	f043 0310 	orr.w	r3, r3, #16
 800084a:	e003      	b.n	8000854 <CLCD_Write_Display+0x84>
 800084c:	4b44      	ldr	r3, [pc, #272]	@ (8000960 <CLCD_Write_Display+0x190>)
 800084e:	695b      	ldr	r3, [r3, #20]
 8000850:	f023 0310 	bic.w	r3, r3, #16
 8000854:	4a42      	ldr	r2, [pc, #264]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000856:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS를 High
 8000858:	4b41      	ldr	r3, [pc, #260]	@ (8000960 <CLCD_Write_Display+0x190>)
 800085a:	695b      	ldr	r3, [r3, #20]
 800085c:	4a40      	ldr	r2, [pc, #256]	@ (8000960 <CLCD_Write_Display+0x190>)
 800085e:	f043 0301 	orr.w	r3, r3, #1
 8000862:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 8000864:	4b3e      	ldr	r3, [pc, #248]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000866:	695b      	ldr	r3, [r3, #20]
 8000868:	4a3d      	ldr	r2, [pc, #244]	@ (8000960 <CLCD_Write_Display+0x190>)
 800086a:	f023 0302 	bic.w	r3, r3, #2
 800086e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000870:	4b3b      	ldr	r3, [pc, #236]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000872:	695b      	ldr	r3, [r3, #20]
 8000874:	4a3a      	ldr	r2, [pc, #232]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000876:	f023 0304 	bic.w	r3, r3, #4
 800087a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 800087c:	4b38      	ldr	r3, [pc, #224]	@ (8000960 <CLCD_Write_Display+0x190>)
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	4a37      	ldr	r2, [pc, #220]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000882:	f043 0304 	orr.w	r3, r3, #4
 8000886:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000888:	4b35      	ldr	r3, [pc, #212]	@ (8000960 <CLCD_Write_Display+0x190>)
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	4a34      	ldr	r2, [pc, #208]	@ (8000960 <CLCD_Write_Display+0x190>)
 800088e:	f023 0304 	bic.w	r3, r3, #4
 8000892:	6153      	str	r3, [r2, #20]
	
	//하위 4비트
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	f003 0308 	and.w	r3, r3, #8
 800089a:	2b00      	cmp	r3, #0
 800089c:	d004      	beq.n	80008a8 <CLCD_Write_Display+0xd8>
 800089e:	4b30      	ldr	r3, [pc, #192]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a6:	e003      	b.n	80008b0 <CLCD_Write_Display+0xe0>
 80008a8:	4b2d      	ldr	r3, [pc, #180]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008aa:	695b      	ldr	r3, [r3, #20]
 80008ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80008b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008b2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	f003 0304 	and.w	r3, r3, #4
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d004      	beq.n	80008c8 <CLCD_Write_Display+0xf8>
 80008be:	4b28      	ldr	r3, [pc, #160]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008c6:	e003      	b.n	80008d0 <CLCD_Write_Display+0x100>
 80008c8:	4b25      	ldr	r3, [pc, #148]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80008d0:	4a23      	ldr	r2, [pc, #140]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008d2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	f003 0302 	and.w	r3, r3, #2
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d004      	beq.n	80008e8 <CLCD_Write_Display+0x118>
 80008de:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	f043 0320 	orr.w	r3, r3, #32
 80008e6:	e003      	b.n	80008f0 <CLCD_Write_Display+0x120>
 80008e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008ea:	695b      	ldr	r3, [r3, #20]
 80008ec:	f023 0320 	bic.w	r3, r3, #32
 80008f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000960 <CLCD_Write_Display+0x190>)
 80008f2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <CLCD_Write_Display+0x138>
 80008fe:	4b18      	ldr	r3, [pc, #96]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000900:	695b      	ldr	r3, [r3, #20]
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	e003      	b.n	8000910 <CLCD_Write_Display+0x140>
 8000908:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <CLCD_Write_Display+0x190>)
 800090a:	695b      	ldr	r3, [r3, #20]
 800090c:	f023 0310 	bic.w	r3, r3, #16
 8000910:	4a13      	ldr	r2, [pc, #76]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000912:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS를 High
 8000914:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000916:	695b      	ldr	r3, [r3, #20]
 8000918:	4a11      	ldr	r2, [pc, #68]	@ (8000960 <CLCD_Write_Display+0x190>)
 800091a:	f043 0301 	orr.w	r3, r3, #1
 800091e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW를 Low
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000922:	695b      	ldr	r3, [r3, #20]
 8000924:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000926:	f023 0302 	bic.w	r3, r3, #2
 800092a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <CLCD_Write_Display+0x190>)
 800092e:	695b      	ldr	r3, [r3, #20]
 8000930:	4a0b      	ldr	r2, [pc, #44]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000932:	f023 0304 	bic.w	r3, r3, #4
 8000936:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN를 High
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <CLCD_Write_Display+0x190>)
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	4a08      	ldr	r2, [pc, #32]	@ (8000960 <CLCD_Write_Display+0x190>)
 800093e:	f043 0304 	orr.w	r3, r3, #4
 8000942:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN를 Low
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <CLCD_Write_Display+0x190>)
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	4a05      	ldr	r2, [pc, #20]	@ (8000960 <CLCD_Write_Display+0x190>)
 800094a:	f023 0304 	bic.w	r3, r3, #4
 800094e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8000950:	2001      	movs	r0, #1
 8000952:	f000 fda1 	bl	8001498 <HAL_Delay>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40021000 	.word	0x40021000

08000964 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	460a      	mov	r2, r1
 800096e:	71fb      	strb	r3, [r7, #7]
 8000970:	4613      	mov	r3, r2
 8000972:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8000974:	79bb      	ldrb	r3, [r7, #6]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d002      	beq.n	8000980 <CLCD_Gotoxy+0x1c>
 800097a:	2b01      	cmp	r3, #1
 800097c:	d007      	beq.n	800098e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 800097e:	e00d      	b.n	800099c <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	3b80      	subs	r3, #128	@ 0x80
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fe58 	bl	800063c <CLCD_Write_Instruction>
 800098c:	e006      	b.n	800099c <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	3b40      	subs	r3, #64	@ 0x40
 8000992:	b2db      	uxtb	r3, r3
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fe51 	bl	800063c <CLCD_Write_Instruction>
 800099a:	bf00      	nop
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	603a      	str	r2, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	460b      	mov	r3, r1
 80009b2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80009b8:	79ba      	ldrb	r2, [r7, #6]
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffd0 	bl	8000964 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80009c4:	683a      	ldr	r2, [r7, #0]
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	4413      	add	r3, r2
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff feff 	bl	80007d0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	3301      	adds	r3, #1
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	683a      	ldr	r2, [r7, #0]
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4413      	add	r3, r2
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d1ef      	bne.n	80009c4 <CLCD_Puts+0x20>
}
 80009e4:	bf00      	nop
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <CLCD_Init>:

void CLCD_Init(void)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80009f2:	2064      	movs	r0, #100	@ 0x64
 80009f4:	f000 fd50 	bl	8001498 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80009f8:	2028      	movs	r0, #40	@ 0x28
 80009fa:	f7ff fe1f 	bl	800063c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80009fe:	200a      	movs	r0, #10
 8000a00:	f000 fd4a 	bl	8001498 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8000a04:	2028      	movs	r0, #40	@ 0x28
 8000a06:	f7ff fe19 	bl	800063c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8000a0a:	200a      	movs	r0, #10
 8000a0c:	f000 fd44 	bl	8001498 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8000a10:	200c      	movs	r0, #12
 8000a12:	f7ff fe13 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8000a16:	2006      	movs	r0, #6
 8000a18:	f7ff fe10 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8000a1c:	2002      	movs	r0, #2
 8000a1e:	f7ff fe0d 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f7ff fe0a 	bl	800063c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8000a28:	2001      	movs	r0, #1
 8000a2a:	f7ff fe07 	bl	800063c <CLCD_Write_Instruction>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000a38:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <MX_FREERTOS_Init+0x58>)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4814      	ldr	r0, [pc, #80]	@ (8000a90 <MX_FREERTOS_Init+0x5c>)
 8000a3e:	f003 f965 	bl	8003d0c <osThreadNew>
 8000a42:	4603      	mov	r3, r0
 8000a44:	4a13      	ldr	r2, [pc, #76]	@ (8000a94 <MX_FREERTOS_Init+0x60>)
 8000a46:	6013      	str	r3, [r2, #0]

  /* creation of TimeTask */
  TimeTaskHandle = osThreadNew(StartTime, NULL, &TimeTask_attributes);
 8000a48:	4a13      	ldr	r2, [pc, #76]	@ (8000a98 <MX_FREERTOS_Init+0x64>)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4813      	ldr	r0, [pc, #76]	@ (8000a9c <MX_FREERTOS_Init+0x68>)
 8000a4e:	f003 f95d 	bl	8003d0c <osThreadNew>
 8000a52:	4603      	mov	r3, r0
 8000a54:	4a12      	ldr	r2, [pc, #72]	@ (8000aa0 <MX_FREERTOS_Init+0x6c>)
 8000a56:	6013      	str	r3, [r2, #0]

  /* creation of LEDTask */
  LEDTaskHandle = osThreadNew(StartLED, NULL, &LEDTask_attributes);
 8000a58:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <MX_FREERTOS_Init+0x70>)
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4812      	ldr	r0, [pc, #72]	@ (8000aa8 <MX_FREERTOS_Init+0x74>)
 8000a5e:	f003 f955 	bl	8003d0c <osThreadNew>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4a11      	ldr	r2, [pc, #68]	@ (8000aac <MX_FREERTOS_Init+0x78>)
 8000a66:	6013      	str	r3, [r2, #0]

  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(StartLCD, NULL, &LCDTask_attributes);
 8000a68:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <MX_FREERTOS_Init+0x7c>)
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4811      	ldr	r0, [pc, #68]	@ (8000ab4 <MX_FREERTOS_Init+0x80>)
 8000a6e:	f003 f94d 	bl	8003d0c <osThreadNew>
 8000a72:	4603      	mov	r3, r0
 8000a74:	4a10      	ldr	r2, [pc, #64]	@ (8000ab8 <MX_FREERTOS_Init+0x84>)
 8000a76:	6013      	str	r3, [r2, #0]

  /* creation of UartTask */
  UartTaskHandle = osThreadNew(StartUart, NULL, &UartTask_attributes);
 8000a78:	4a10      	ldr	r2, [pc, #64]	@ (8000abc <MX_FREERTOS_Init+0x88>)
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4810      	ldr	r0, [pc, #64]	@ (8000ac0 <MX_FREERTOS_Init+0x8c>)
 8000a7e:	f003 f945 	bl	8003d0c <osThreadNew>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac4 <MX_FREERTOS_Init+0x90>)
 8000a86:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	08007bd0 	.word	0x08007bd0
 8000a90:	08000ac9 	.word	0x08000ac9
 8000a94:	200000a0 	.word	0x200000a0
 8000a98:	08007bf4 	.word	0x08007bf4
 8000a9c:	08000ad9 	.word	0x08000ad9
 8000aa0:	200000a4 	.word	0x200000a4
 8000aa4:	08007c18 	.word	0x08007c18
 8000aa8:	08000b21 	.word	0x08000b21
 8000aac:	200000a8 	.word	0x200000a8
 8000ab0:	08007c3c 	.word	0x08007c3c
 8000ab4:	08000b6d 	.word	0x08000b6d
 8000ab8:	200000ac 	.word	0x200000ac
 8000abc:	08007c60 	.word	0x08007c60
 8000ac0:	08000bad 	.word	0x08000bad
 8000ac4:	200000b0 	.word	0x200000b0

08000ac8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f003 f9ad 	bl	8003e30 <osDelay>
 8000ad6:	e7fb      	b.n	8000ad0 <StartDefaultTask+0x8>

08000ad8 <StartTime>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTime */
void StartTime(void *argument)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTime */
	HAL_TIM_Base_Start_IT(&htim7);
 8000ae0:	480b      	ldr	r0, [pc, #44]	@ (8000b10 <StartTime+0x38>)
 8000ae2:	f001 fd5b 	bl	800259c <HAL_TIM_Base_Start_IT>

	/* Infinite loop */
	for (;;) {
		if (flag_time) {
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b14 <StartTime+0x3c>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d00b      	beq.n	8000b08 <StartTime+0x30>
			flag_time = 0;
 8000af0:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <StartTime+0x3c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
			time++;
 8000af6:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <StartTime+0x40>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	4a06      	ldr	r2, [pc, #24]	@ (8000b18 <StartTime+0x40>)
 8000afe:	6013      	str	r3, [r2, #0]
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8000b00:	2140      	movs	r1, #64	@ 0x40
 8000b02:	4806      	ldr	r0, [pc, #24]	@ (8000b1c <StartTime+0x44>)
 8000b04:	f001 f815 	bl	8001b32 <HAL_GPIO_TogglePin>
		}
		osDelay(1);
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f003 f991 	bl	8003e30 <osDelay>
		if (flag_time) {
 8000b0e:	e7ea      	b.n	8000ae6 <StartTime+0xe>
 8000b10:	20000104 	.word	0x20000104
 8000b14:	200000b4 	.word	0x200000b4
 8000b18:	20000088 	.word	0x20000088
 8000b1c:	40020800 	.word	0x40020800

08000b20 <StartLED>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED */
void StartLED(void *argument)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLED */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b2e:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <StartLED+0x40>)
 8000b30:	f000 ffe6 	bl	8001b00 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	2140      	movs	r1, #64	@ 0x40
 8000b38:	480a      	ldr	r0, [pc, #40]	@ (8000b64 <StartLED+0x44>)
 8000b3a:	f000 ffe1 	bl	8001b00 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for (;;) {
		if (flag_led) {
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <StartLED+0x48>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d007      	beq.n	8000b58 <StartLED+0x38>
			flag_led = 0;
 8000b48:	4b07      	ldr	r3, [pc, #28]	@ (8000b68 <StartLED+0x48>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	4803      	ldr	r0, [pc, #12]	@ (8000b60 <StartLED+0x40>)
 8000b54:	f000 ffed 	bl	8001b32 <HAL_GPIO_TogglePin>
		}
		osDelay(10);
 8000b58:	200a      	movs	r0, #10
 8000b5a:	f003 f969 	bl	8003e30 <osDelay>
		if (flag_led) {
 8000b5e:	e7ee      	b.n	8000b3e <StartLED+0x1e>
 8000b60:	40020c00 	.word	0x40020c00
 8000b64:	40020800 	.word	0x40020800
 8000b68:	200000b5 	.word	0x200000b5

08000b6c <StartLCD>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLCD */
void StartLCD(void *argument)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCD */
	CLCD_GPIO_Init();
 8000b74:	f7ff fd12 	bl	800059c <CLCD_GPIO_Init>
	CLCD_Init();
 8000b78:	f7ff ff39 	bl	80009ee <CLCD_Init>
	/* Infinite loop */
	for (;;) {
		// TODO: 媛  肄 異媛 (LCD_Write ⑥ )
		sprintf(str, "%d", time);
 8000b7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <StartLCD+0x34>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	461a      	mov	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <StartLCD+0x38>)
 8000b84:	4808      	ldr	r0, [pc, #32]	@ (8000ba8 <StartLCD+0x3c>)
 8000b86:	f005 ff59 	bl	8006a3c <siprintf>
		CLCD_Puts(0, 0, str);
 8000b8a:	4a07      	ldr	r2, [pc, #28]	@ (8000ba8 <StartLCD+0x3c>)
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f7ff ff08 	bl	80009a4 <CLCD_Puts>
		osDelay(500);
 8000b94:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b98:	f003 f94a 	bl	8003e30 <osDelay>
	for (;;) {
 8000b9c:	bf00      	nop
 8000b9e:	e7ed      	b.n	8000b7c <StartLCD+0x10>
 8000ba0:	20000088 	.word	0x20000088
 8000ba4:	08007ba8 	.word	0x08007ba8
 8000ba8:	2000008c 	.word	0x2000008c

08000bac <StartUart>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUart */
void StartUart(void *argument)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]

// TODO: UART珥湲고
	/* Infinite loop */
	for (;;) {
		// TODO: 媛 
		printf("%d\n",time);
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <StartUart+0x20>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4805      	ldr	r0, [pc, #20]	@ (8000bd0 <StartUart+0x24>)
 8000bbc:	f005 fece 	bl	800695c <iprintf>
		osDelay(1000);
 8000bc0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bc4:	f003 f934 	bl	8003e30 <osDelay>
	for (;;) {
 8000bc8:	bf00      	nop
 8000bca:	e7f3      	b.n	8000bb4 <StartUart+0x8>
 8000bcc:	20000088 	.word	0x20000088
 8000bd0:	08007bac 	.word	0x08007bac

08000bd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	@ 0x28
 8000bd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 0314 	add.w	r3, r7, #20
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	613b      	str	r3, [r7, #16]
 8000bee:	4b4b      	ldr	r3, [pc, #300]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a4a      	ldr	r2, [pc, #296]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000bf4:	f043 0310 	orr.w	r3, r3, #16
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfa:	4b48      	ldr	r3, [pc, #288]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	f003 0310 	and.w	r3, r3, #16
 8000c02:	613b      	str	r3, [r7, #16]
 8000c04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	4b44      	ldr	r3, [pc, #272]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a43      	ldr	r2, [pc, #268]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b41      	ldr	r3, [pc, #260]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	4b3d      	ldr	r3, [pc, #244]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a3c      	ldr	r2, [pc, #240]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b3a      	ldr	r3, [pc, #232]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0308 	and.w	r3, r3, #8
 8000c3a:	60bb      	str	r3, [r7, #8]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	4b36      	ldr	r3, [pc, #216]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a35      	ldr	r2, [pc, #212]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c48:	f043 0304 	orr.w	r3, r3, #4
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b33      	ldr	r3, [pc, #204]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0304 	and.w	r3, r3, #4
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	603b      	str	r3, [r7, #0]
 8000c5e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a2e      	ldr	r2, [pc, #184]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c64:	f043 0302 	orr.w	r3, r3, #2
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b2c      	ldr	r3, [pc, #176]	@ (8000d1c <MX_GPIO_Init+0x148>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	603b      	str	r3, [r7, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000c76:	2200      	movs	r2, #0
 8000c78:	21f7      	movs	r1, #247	@ 0xf7
 8000c7a:	4829      	ldr	r0, [pc, #164]	@ (8000d20 <MX_GPIO_Init+0x14c>)
 8000c7c:	f000 ff40 	bl	8001b00 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c86:	4827      	ldr	r0, [pc, #156]	@ (8000d24 <MX_GPIO_Init+0x150>)
 8000c88:	f000 ff3a 	bl	8001b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2140      	movs	r1, #64	@ 0x40
 8000c90:	4825      	ldr	r0, [pc, #148]	@ (8000d28 <MX_GPIO_Init+0x154>)
 8000c92:	f000 ff35 	bl	8001b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2120      	movs	r1, #32
 8000c9a:	4824      	ldr	r0, [pc, #144]	@ (8000d2c <MX_GPIO_Init+0x158>)
 8000c9c:	f000 ff30 	bl	8001b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000ca0:	23f7      	movs	r3, #247	@ 0xf7
 8000ca2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cac:	2300      	movs	r3, #0
 8000cae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	481a      	ldr	r0, [pc, #104]	@ (8000d20 <MX_GPIO_Init+0x14c>)
 8000cb8:	f000 fd86 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4813      	ldr	r0, [pc, #76]	@ (8000d24 <MX_GPIO_Init+0x150>)
 8000cd6:	f000 fd77 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cda:	2340      	movs	r3, #64	@ 0x40
 8000cdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cea:	f107 0314 	add.w	r3, r7, #20
 8000cee:	4619      	mov	r1, r3
 8000cf0:	480d      	ldr	r0, [pc, #52]	@ (8000d28 <MX_GPIO_Init+0x154>)
 8000cf2:	f000 fd69 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000cf6:	2320      	movs	r3, #32
 8000cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d06:	f107 0314 	add.w	r3, r7, #20
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4807      	ldr	r0, [pc, #28]	@ (8000d2c <MX_GPIO_Init+0x158>)
 8000d0e:	f000 fd5b 	bl	80017c8 <HAL_GPIO_Init>

}
 8000d12:	bf00      	nop
 8000d14:	3728      	adds	r7, #40	@ 0x28
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40021000 	.word	0x40021000
 8000d24:	40020c00 	.word	0x40020c00
 8000d28:	40020800 	.word	0x40020800
 8000d2c:	40020400 	.word	0x40020400

08000d30 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	230a      	movs	r3, #10
 8000d42:	68b9      	ldr	r1, [r7, #8]
 8000d44:	4803      	ldr	r0, [pc, #12]	@ (8000d54 <_write+0x24>)
 8000d46:	f001 ff37 	bl	8002bb8 <HAL_UART_Transmit>
	return len;
 8000d4a:	687b      	ldr	r3, [r7, #4]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	2000014c 	.word	0x2000014c

08000d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d5c:	f000 fb5a 	bl	8001414 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d60:	f000 f81e 	bl	8000da0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d64:	f7ff ff36 	bl	8000bd4 <MX_GPIO_Init>
  MX_TIM7_Init();
 8000d68:	f000 fa58 	bl	800121c <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8000d6c:	f000 faae 	bl	80012cc <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000d70:	f000 f880 	bl	8000e74 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8000d74:	2201      	movs	r2, #1
 8000d76:	4907      	ldr	r1, [pc, #28]	@ (8000d94 <main+0x3c>)
 8000d78:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <main+0x40>)
 8000d7a:	f001 ffa8 	bl	8002cce <HAL_UART_Receive_IT>
  printf("Hello\n");
 8000d7e:	4807      	ldr	r0, [pc, #28]	@ (8000d9c <main+0x44>)
 8000d80:	f005 fe54 	bl	8006a2c <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d84:	f002 ff78 	bl	8003c78 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d88:	f7ff fe54 	bl	8000a34 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d8c:	f002 ff98 	bl	8003cc0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <main+0x38>
 8000d94:	200000b6 	.word	0x200000b6
 8000d98:	2000014c 	.word	0x2000014c
 8000d9c:	08007bb0 	.word	0x08007bb0

08000da0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b094      	sub	sp, #80	@ 0x50
 8000da4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da6:	f107 0320 	add.w	r3, r7, #32
 8000daa:	2230      	movs	r2, #48	@ 0x30
 8000dac:	2100      	movs	r1, #0
 8000dae:	4618      	mov	r0, r3
 8000db0:	f005 ff3e 	bl	8006c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db4:	f107 030c 	add.w	r3, r7, #12
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	4b28      	ldr	r3, [pc, #160]	@ (8000e6c <SystemClock_Config+0xcc>)
 8000dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dcc:	4a27      	ldr	r2, [pc, #156]	@ (8000e6c <SystemClock_Config+0xcc>)
 8000dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dd4:	4b25      	ldr	r3, [pc, #148]	@ (8000e6c <SystemClock_Config+0xcc>)
 8000dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000de0:	2300      	movs	r3, #0
 8000de2:	607b      	str	r3, [r7, #4]
 8000de4:	4b22      	ldr	r3, [pc, #136]	@ (8000e70 <SystemClock_Config+0xd0>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a21      	ldr	r2, [pc, #132]	@ (8000e70 <SystemClock_Config+0xd0>)
 8000dea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e70 <SystemClock_Config+0xd0>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e00:	2301      	movs	r3, #1
 8000e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e04:	2310      	movs	r3, #16
 8000e06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e10:	2308      	movs	r3, #8
 8000e12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e14:	23a8      	movs	r3, #168	@ 0xa8
 8000e16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e1c:	2304      	movs	r3, #4
 8000e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e20:	f107 0320 	add.w	r3, r7, #32
 8000e24:	4618      	mov	r0, r3
 8000e26:	f000 fe9f 	bl	8001b68 <HAL_RCC_OscConfig>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e30:	f000 f872 	bl	8000f18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e34:	230f      	movs	r3, #15
 8000e36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e40:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	2105      	movs	r1, #5
 8000e52:	4618      	mov	r0, r3
 8000e54:	f001 f900 	bl	8002058 <HAL_RCC_ClockConfig>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e5e:	f000 f85b 	bl	8000f18 <Error_Handler>
  }
}
 8000e62:	bf00      	nop
 8000e64:	3750      	adds	r7, #80	@ 0x50
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40007000 	.word	0x40007000

08000e74 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2105      	movs	r1, #5
 8000e7c:	2037      	movs	r0, #55	@ 0x37
 8000e7e:	f000 fbe7 	bl	8001650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000e82:	2037      	movs	r0, #55	@ 0x37
 8000e84:	f000 fc00 	bl	8001688 <HAL_NVIC_EnableIRQ>
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec4 <HAL_UART_RxCpltCallback+0x38>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d10e      	bne.n	8000ebc <HAL_UART_RxCpltCallback+0x30>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000e9e:	2120      	movs	r1, #32
 8000ea0:	4809      	ldr	r0, [pc, #36]	@ (8000ec8 <HAL_UART_RxCpltCallback+0x3c>)
 8000ea2:	f000 fe46 	bl	8001b32 <HAL_GPIO_TogglePin>
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4908      	ldr	r1, [pc, #32]	@ (8000ecc <HAL_UART_RxCpltCallback+0x40>)
 8000eaa:	4809      	ldr	r0, [pc, #36]	@ (8000ed0 <HAL_UART_RxCpltCallback+0x44>)
 8000eac:	f001 ff0f 	bl	8002cce <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8000eb0:	230a      	movs	r3, #10
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	4905      	ldr	r1, [pc, #20]	@ (8000ecc <HAL_UART_RxCpltCallback+0x40>)
 8000eb6:	4806      	ldr	r0, [pc, #24]	@ (8000ed0 <HAL_UART_RxCpltCallback+0x44>)
 8000eb8:	f001 fe7e 	bl	8002bb8 <HAL_UART_Transmit>
	}
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40004800 	.word	0x40004800
 8000ec8:	40020400 	.word	0x40020400
 8000ecc:	200000b6 	.word	0x200000b6
 8000ed0:	2000014c 	.word	0x2000014c

08000ed4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM7) {
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a09      	ldr	r2, [pc, #36]	@ (8000f08 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d105      	bne.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x1e>
		flag_time = 1;
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	701a      	strb	r2, [r3, #0]
		flag_led = 1;
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a07      	ldr	r2, [pc, #28]	@ (8000f14 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d101      	bne.n	8000f00 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    HAL_IncTick();
 8000efc:	f000 faac 	bl	8001458 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40001400 	.word	0x40001400
 8000f0c:	200000b4 	.word	0x200000b4
 8000f10:	200000b5 	.word	0x200000b5
 8000f14:	40000400 	.word	0x40000400

08000f18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f1c:	b672      	cpsid	i
}
 8000f1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <Error_Handler+0x8>

08000f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	4b12      	ldr	r3, [pc, #72]	@ (8000f78 <HAL_MspInit+0x54>)
 8000f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f32:	4a11      	ldr	r2, [pc, #68]	@ (8000f78 <HAL_MspInit+0x54>)
 8000f34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f78 <HAL_MspInit+0x54>)
 8000f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	603b      	str	r3, [r7, #0]
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <HAL_MspInit+0x54>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <HAL_MspInit+0x54>)
 8000f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f56:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <HAL_MspInit+0x54>)
 8000f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	210f      	movs	r1, #15
 8000f66:	f06f 0001 	mvn.w	r0, #1
 8000f6a:	f000 fb71 	bl	8001650 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023800 	.word	0x40023800

08000f7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08e      	sub	sp, #56	@ 0x38
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	4b33      	ldr	r3, [pc, #204]	@ (8001060 <HAL_InitTick+0xe4>)
 8000f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f94:	4a32      	ldr	r2, [pc, #200]	@ (8001060 <HAL_InitTick+0xe4>)
 8000f96:	f043 0302 	orr.w	r3, r3, #2
 8000f9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f9c:	4b30      	ldr	r3, [pc, #192]	@ (8001060 <HAL_InitTick+0xe4>)
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa0:	f003 0302 	and.w	r3, r3, #2
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fa8:	f107 0210 	add.w	r2, r7, #16
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fa70 	bl	8002498 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000fb8:	6a3b      	ldr	r3, [r7, #32]
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d103      	bne.n	8000fca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000fc2:	f001 fa41 	bl	8002448 <HAL_RCC_GetPCLK1Freq>
 8000fc6:	6378      	str	r0, [r7, #52]	@ 0x34
 8000fc8:	e004      	b.n	8000fd4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000fca:	f001 fa3d 	bl	8002448 <HAL_RCC_GetPCLK1Freq>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fd6:	4a23      	ldr	r2, [pc, #140]	@ (8001064 <HAL_InitTick+0xe8>)
 8000fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fdc:	0c9b      	lsrs	r3, r3, #18
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000fe2:	4b21      	ldr	r3, [pc, #132]	@ (8001068 <HAL_InitTick+0xec>)
 8000fe4:	4a21      	ldr	r2, [pc, #132]	@ (800106c <HAL_InitTick+0xf0>)
 8000fe6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8000fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8001068 <HAL_InitTick+0xec>)
 8000fea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fee:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8001068 <HAL_InitTick+0xec>)
 8000ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ff4:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <HAL_InitTick+0xec>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8001068 <HAL_InitTick+0xec>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001002:	4b19      	ldr	r3, [pc, #100]	@ (8001068 <HAL_InitTick+0xec>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001008:	4817      	ldr	r0, [pc, #92]	@ (8001068 <HAL_InitTick+0xec>)
 800100a:	f001 fa77 	bl	80024fc <HAL_TIM_Base_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001014:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001018:	2b00      	cmp	r3, #0
 800101a:	d11b      	bne.n	8001054 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 800101c:	4812      	ldr	r0, [pc, #72]	@ (8001068 <HAL_InitTick+0xec>)
 800101e:	f001 fabd 	bl	800259c <HAL_TIM_Base_Start_IT>
 8001022:	4603      	mov	r3, r0
 8001024:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001028:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800102c:	2b00      	cmp	r3, #0
 800102e:	d111      	bne.n	8001054 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001030:	201d      	movs	r0, #29
 8001032:	f000 fb29 	bl	8001688 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b0f      	cmp	r3, #15
 800103a:	d808      	bhi.n	800104e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 800103c:	2200      	movs	r2, #0
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	201d      	movs	r0, #29
 8001042:	f000 fb05 	bl	8001650 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001046:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <HAL_InitTick+0xf4>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	e002      	b.n	8001054 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001054:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001058:	4618      	mov	r0, r3
 800105a:	3738      	adds	r7, #56	@ 0x38
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40023800 	.word	0x40023800
 8001064:	431bde83 	.word	0x431bde83
 8001068:	200000b8 	.word	0x200000b8
 800106c:	40000400 	.word	0x40000400
 8001070:	20000004 	.word	0x20000004

08001074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <NMI_Handler+0x4>

0800107c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <HardFault_Handler+0x4>

08001084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <MemManage_Handler+0x4>

0800108c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <BusFault_Handler+0x4>

08001094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <UsageFault_Handler+0x4>

0800109c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
	...

080010ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <TIM3_IRQHandler+0x10>)
 80010b2:	f001 fae3 	bl	800267c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	200000b8 	.word	0x200000b8

080010c0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <USART3_IRQHandler+0x10>)
 80010c6:	f001 fe27 	bl	8002d18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2000014c 	.word	0x2000014c

080010d4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <TIM7_IRQHandler+0x10>)
 80010da:	f001 facf 	bl	800267c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000104 	.word	0x20000104

080010e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	e00a      	b.n	8001110 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010fa:	f3af 8000 	nop.w
 80010fe:	4601      	mov	r1, r0
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	1c5a      	adds	r2, r3, #1
 8001104:	60ba      	str	r2, [r7, #8]
 8001106:	b2ca      	uxtb	r2, r1
 8001108:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	3301      	adds	r3, #1
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	697a      	ldr	r2, [r7, #20]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	429a      	cmp	r2, r3
 8001116:	dbf0      	blt.n	80010fa <_read+0x12>
  }

  return len;
 8001118:	687b      	ldr	r3, [r7, #4]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001122:	b480      	push	{r7}
 8001124:	b083      	sub	sp, #12
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800112a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800112e:	4618      	mov	r0, r3
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800114a:	605a      	str	r2, [r3, #4]
  return 0;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <_isatty>:

int _isatty(int file)
{
 800115a:	b480      	push	{r7}
 800115c:	b083      	sub	sp, #12
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001162:	2301      	movs	r3, #1
}
 8001164:	4618      	mov	r0, r3
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001194:	4a14      	ldr	r2, [pc, #80]	@ (80011e8 <_sbrk+0x5c>)
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <_sbrk+0x60>)
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a0:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d102      	bne.n	80011ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <_sbrk+0x64>)
 80011aa:	4a12      	ldr	r2, [pc, #72]	@ (80011f4 <_sbrk+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ae:	4b10      	ldr	r3, [pc, #64]	@ (80011f0 <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d207      	bcs.n	80011cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011bc:	f005 fde4 	bl	8006d88 <__errno>
 80011c0:	4603      	mov	r3, r0
 80011c2:	220c      	movs	r2, #12
 80011c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	e009      	b.n	80011e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011cc:	4b08      	ldr	r3, [pc, #32]	@ (80011f0 <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <_sbrk+0x64>)
 80011dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20020000 	.word	0x20020000
 80011ec:	00000400 	.word	0x00000400
 80011f0:	20000100 	.word	0x20000100
 80011f4:	20004cd0 	.word	0x20004cd0

080011f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <SystemInit+0x20>)
 80011fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001202:	4a05      	ldr	r2, [pc, #20]	@ (8001218 <SystemInit+0x20>)
 8001204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001222:	463b      	mov	r3, r7
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800122a:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <MX_TIM7_Init+0x64>)
 800122c:	4a15      	ldr	r2, [pc, #84]	@ (8001284 <MX_TIM7_Init+0x68>)
 800122e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8001230:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <MX_TIM7_Init+0x64>)
 8001232:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001236:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <MX_TIM7_Init+0x64>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <MX_TIM7_Init+0x64>)
 8001240:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001244:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001246:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <MX_TIM7_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800124c:	480c      	ldr	r0, [pc, #48]	@ (8001280 <MX_TIM7_Init+0x64>)
 800124e:	f001 f955 	bl	80024fc <HAL_TIM_Base_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001258:	f7ff fe5e 	bl	8000f18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800125c:	2300      	movs	r3, #0
 800125e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001264:	463b      	mov	r3, r7
 8001266:	4619      	mov	r1, r3
 8001268:	4805      	ldr	r0, [pc, #20]	@ (8001280 <MX_TIM7_Init+0x64>)
 800126a:	f001 fbc5 	bl	80029f8 <HAL_TIMEx_MasterConfigSynchronization>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001274:	f7ff fe50 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000104 	.word	0x20000104
 8001284:	40001400 	.word	0x40001400

08001288 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a0b      	ldr	r2, [pc, #44]	@ (80012c4 <HAL_TIM_Base_MspInit+0x3c>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d10d      	bne.n	80012b6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <HAL_TIM_Base_MspInit+0x40>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	4a09      	ldr	r2, [pc, #36]	@ (80012c8 <HAL_TIM_Base_MspInit+0x40>)
 80012a4:	f043 0320 	orr.w	r3, r3, #32
 80012a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012aa:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <HAL_TIM_Base_MspInit+0x40>)
 80012ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ae:	f003 0320 	and.w	r3, r3, #32
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80012b6:	bf00      	nop
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40001400 	.word	0x40001400
 80012c8:	40023800 	.word	0x40023800

080012cc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012d0:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012d2:	4a12      	ldr	r2, [pc, #72]	@ (800131c <MX_USART3_UART_Init+0x50>)
 80012d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012d6:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012f0:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012f2:	220c      	movs	r2, #12
 80012f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f6:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001302:	4805      	ldr	r0, [pc, #20]	@ (8001318 <MX_USART3_UART_Init+0x4c>)
 8001304:	f001 fc08 	bl	8002b18 <HAL_UART_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800130e:	f7ff fe03 	bl	8000f18 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	2000014c 	.word	0x2000014c
 800131c:	40004800 	.word	0x40004800

08001320 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08a      	sub	sp, #40	@ 0x28
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a1d      	ldr	r2, [pc, #116]	@ (80013b4 <HAL_UART_MspInit+0x94>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d134      	bne.n	80013ac <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	4b1c      	ldr	r3, [pc, #112]	@ (80013b8 <HAL_UART_MspInit+0x98>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134a:	4a1b      	ldr	r2, [pc, #108]	@ (80013b8 <HAL_UART_MspInit+0x98>)
 800134c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001350:	6413      	str	r3, [r2, #64]	@ 0x40
 8001352:	4b19      	ldr	r3, [pc, #100]	@ (80013b8 <HAL_UART_MspInit+0x98>)
 8001354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800135a:	613b      	str	r3, [r7, #16]
 800135c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	4b15      	ldr	r3, [pc, #84]	@ (80013b8 <HAL_UART_MspInit+0x98>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a14      	ldr	r2, [pc, #80]	@ (80013b8 <HAL_UART_MspInit+0x98>)
 8001368:	f043 0308 	orr.w	r3, r3, #8
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <HAL_UART_MspInit+0x98>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0308 	and.w	r3, r3, #8
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800137a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800137e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001380:	2302      	movs	r3, #2
 8001382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001388:	2303      	movs	r3, #3
 800138a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800138c:	2307      	movs	r3, #7
 800138e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	4809      	ldr	r0, [pc, #36]	@ (80013bc <HAL_UART_MspInit+0x9c>)
 8001398:	f000 fa16 	bl	80017c8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800139c:	2200      	movs	r2, #0
 800139e:	2105      	movs	r1, #5
 80013a0:	2027      	movs	r0, #39	@ 0x27
 80013a2:	f000 f955 	bl	8001650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80013a6:	2027      	movs	r0, #39	@ 0x27
 80013a8:	f000 f96e 	bl	8001688 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	@ 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40004800 	.word	0x40004800
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40020c00 	.word	0x40020c00

080013c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80013c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013c4:	f7ff ff18 	bl	80011f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ca:	490d      	ldr	r1, [pc, #52]	@ (8001400 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001404 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013d0:	e002      	b.n	80013d8 <LoopCopyDataInit>

080013d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013d6:	3304      	adds	r3, #4

080013d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013dc:	d3f9      	bcc.n	80013d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013e0:	4c0a      	ldr	r4, [pc, #40]	@ (800140c <LoopFillZerobss+0x22>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e4:	e001      	b.n	80013ea <LoopFillZerobss>

080013e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e8:	3204      	adds	r2, #4

080013ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ec:	d3fb      	bcc.n	80013e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ee:	f005 fcd1 	bl	8006d94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013f2:	f7ff fcb1 	bl	8000d58 <main>
  bx  lr    
 80013f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001400:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001404:	08007ce0 	.word	0x08007ce0
  ldr r2, =_sbss
 8001408:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800140c:	20004ccc 	.word	0x20004ccc

08001410 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001410:	e7fe      	b.n	8001410 <ADC_IRQHandler>
	...

08001414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001418:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <HAL_Init+0x40>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0d      	ldr	r2, [pc, #52]	@ (8001454 <HAL_Init+0x40>)
 800141e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001422:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <HAL_Init+0x40>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <HAL_Init+0x40>)
 800142a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800142e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001430:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <HAL_Init+0x40>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a07      	ldr	r2, [pc, #28]	@ (8001454 <HAL_Init+0x40>)
 8001436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800143a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800143c:	2003      	movs	r0, #3
 800143e:	f000 f8fc 	bl	800163a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001442:	200f      	movs	r0, #15
 8001444:	f7ff fd9a 	bl	8000f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001448:	f7ff fd6c 	bl	8000f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40023c00 	.word	0x40023c00

08001458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <HAL_IncTick+0x20>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_IncTick+0x24>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4413      	add	r3, r2
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <HAL_IncTick+0x24>)
 800146a:	6013      	str	r3, [r2, #0]
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	20000008 	.word	0x20000008
 800147c:	20000194 	.word	0x20000194

08001480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return uwTick;
 8001484:	4b03      	ldr	r3, [pc, #12]	@ (8001494 <HAL_GetTick+0x14>)
 8001486:	681b      	ldr	r3, [r3, #0]
}
 8001488:	4618      	mov	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000194 	.word	0x20000194

08001498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014a0:	f7ff ffee 	bl	8001480 <HAL_GetTick>
 80014a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014b0:	d005      	beq.n	80014be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014b2:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <HAL_Delay+0x44>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4413      	add	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014be:	bf00      	nop
 80014c0:	f7ff ffde 	bl	8001480 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d8f7      	bhi.n	80014c0 <HAL_Delay+0x28>
  {
  }
}
 80014d0:	bf00      	nop
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000008 	.word	0x20000008

080014e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014fc:	4013      	ands	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800150c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001512:	4a04      	ldr	r2, [pc, #16]	@ (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	60d3      	str	r3, [r2, #12]
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800152c:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <__NVIC_GetPriorityGrouping+0x18>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	f003 0307 	and.w	r3, r3, #7
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	db0b      	blt.n	800156e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	f003 021f 	and.w	r2, r3, #31
 800155c:	4907      	ldr	r1, [pc, #28]	@ (800157c <__NVIC_EnableIRQ+0x38>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	2001      	movs	r0, #1
 8001566:	fa00 f202 	lsl.w	r2, r0, r2
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000e100 	.word	0xe000e100

08001580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	2b00      	cmp	r3, #0
 8001592:	db0a      	blt.n	80015aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	b2da      	uxtb	r2, r3
 8001598:	490c      	ldr	r1, [pc, #48]	@ (80015cc <__NVIC_SetPriority+0x4c>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	0112      	lsls	r2, r2, #4
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	440b      	add	r3, r1
 80015a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015a8:	e00a      	b.n	80015c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	4908      	ldr	r1, [pc, #32]	@ (80015d0 <__NVIC_SetPriority+0x50>)
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	3b04      	subs	r3, #4
 80015b8:	0112      	lsls	r2, r2, #4
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	440b      	add	r3, r1
 80015be:	761a      	strb	r2, [r3, #24]
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000e100 	.word	0xe000e100
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b089      	sub	sp, #36	@ 0x24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	f1c3 0307 	rsb	r3, r3, #7
 80015ee:	2b04      	cmp	r3, #4
 80015f0:	bf28      	it	cs
 80015f2:	2304      	movcs	r3, #4
 80015f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	3304      	adds	r3, #4
 80015fa:	2b06      	cmp	r3, #6
 80015fc:	d902      	bls.n	8001604 <NVIC_EncodePriority+0x30>
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3b03      	subs	r3, #3
 8001602:	e000      	b.n	8001606 <NVIC_EncodePriority+0x32>
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001608:	f04f 32ff 	mov.w	r2, #4294967295
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43da      	mvns	r2, r3
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	401a      	ands	r2, r3
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800161c:	f04f 31ff 	mov.w	r1, #4294967295
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	fa01 f303 	lsl.w	r3, r1, r3
 8001626:	43d9      	mvns	r1, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800162c:	4313      	orrs	r3, r2
         );
}
 800162e:	4618      	mov	r0, r3
 8001630:	3724      	adds	r7, #36	@ 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f7ff ff4c 	bl	80014e0 <__NVIC_SetPriorityGrouping>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001662:	f7ff ff61 	bl	8001528 <__NVIC_GetPriorityGrouping>
 8001666:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	68b9      	ldr	r1, [r7, #8]
 800166c:	6978      	ldr	r0, [r7, #20]
 800166e:	f7ff ffb1 	bl	80015d4 <NVIC_EncodePriority>
 8001672:	4602      	mov	r2, r0
 8001674:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001678:	4611      	mov	r1, r2
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ff80 	bl	8001580 <__NVIC_SetPriority>
}
 8001680:	bf00      	nop
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff ff54 	bl	8001544 <__NVIC_EnableIRQ>
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016b2:	f7ff fee5 	bl	8001480 <HAL_GetTick>
 80016b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d008      	beq.n	80016d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2280      	movs	r2, #128	@ 0x80
 80016c8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e052      	b.n	800177c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0216 	bic.w	r2, r2, #22
 80016e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	695a      	ldr	r2, [r3, #20]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d103      	bne.n	8001706 <HAL_DMA_Abort+0x62>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001702:	2b00      	cmp	r3, #0
 8001704:	d007      	beq.n	8001716 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 0208 	bic.w	r2, r2, #8
 8001714:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 0201 	bic.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001726:	e013      	b.n	8001750 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001728:	f7ff feaa 	bl	8001480 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b05      	cmp	r3, #5
 8001734:	d90c      	bls.n	8001750 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2220      	movs	r2, #32
 800173a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2203      	movs	r2, #3
 8001740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e015      	b.n	800177c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1e4      	bne.n	8001728 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001762:	223f      	movs	r2, #63	@ 0x3f
 8001764:	409a      	lsls	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d004      	beq.n	80017a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2280      	movs	r2, #128	@ 0x80
 800179c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e00c      	b.n	80017bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2205      	movs	r2, #5
 80017a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 0201 	bic.w	r2, r2, #1
 80017b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	@ 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017da:	2300      	movs	r3, #0
 80017dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017de:	2300      	movs	r3, #0
 80017e0:	61fb      	str	r3, [r7, #28]
 80017e2:	e16b      	b.n	8001abc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017e4:	2201      	movs	r2, #1
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	697a      	ldr	r2, [r7, #20]
 80017f4:	4013      	ands	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017f8:	693a      	ldr	r2, [r7, #16]
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	f040 815a 	bne.w	8001ab6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f003 0303 	and.w	r3, r3, #3
 800180a:	2b01      	cmp	r3, #1
 800180c:	d005      	beq.n	800181a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001816:	2b02      	cmp	r3, #2
 8001818:	d130      	bne.n	800187c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	2203      	movs	r2, #3
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43db      	mvns	r3, r3
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	4013      	ands	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	68da      	ldr	r2, [r3, #12]
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4313      	orrs	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001850:	2201      	movs	r2, #1
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	091b      	lsrs	r3, r3, #4
 8001866:	f003 0201 	and.w	r2, r3, #1
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	4313      	orrs	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b03      	cmp	r3, #3
 8001886:	d017      	beq.n	80018b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	2203      	movs	r2, #3
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	43db      	mvns	r3, r3
 800189a:	69ba      	ldr	r2, [r7, #24]
 800189c:	4013      	ands	r3, r2
 800189e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d123      	bne.n	800190c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	08da      	lsrs	r2, r3, #3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3208      	adds	r2, #8
 80018cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	220f      	movs	r2, #15
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	691a      	ldr	r2, [r3, #16]
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	08da      	lsrs	r2, r3, #3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3208      	adds	r2, #8
 8001906:	69b9      	ldr	r1, [r7, #24]
 8001908:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	2203      	movs	r2, #3
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4013      	ands	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0203 	and.w	r2, r3, #3
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4313      	orrs	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001948:	2b00      	cmp	r3, #0
 800194a:	f000 80b4 	beq.w	8001ab6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	4b60      	ldr	r3, [pc, #384]	@ (8001ad4 <HAL_GPIO_Init+0x30c>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	4a5f      	ldr	r2, [pc, #380]	@ (8001ad4 <HAL_GPIO_Init+0x30c>)
 8001958:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800195c:	6453      	str	r3, [r2, #68]	@ 0x44
 800195e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ad4 <HAL_GPIO_Init+0x30c>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800196a:	4a5b      	ldr	r2, [pc, #364]	@ (8001ad8 <HAL_GPIO_Init+0x310>)
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	089b      	lsrs	r3, r3, #2
 8001970:	3302      	adds	r3, #2
 8001972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001976:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	220f      	movs	r2, #15
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43db      	mvns	r3, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4013      	ands	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a52      	ldr	r2, [pc, #328]	@ (8001adc <HAL_GPIO_Init+0x314>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d02b      	beq.n	80019ee <HAL_GPIO_Init+0x226>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a51      	ldr	r2, [pc, #324]	@ (8001ae0 <HAL_GPIO_Init+0x318>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d025      	beq.n	80019ea <HAL_GPIO_Init+0x222>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a50      	ldr	r2, [pc, #320]	@ (8001ae4 <HAL_GPIO_Init+0x31c>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d01f      	beq.n	80019e6 <HAL_GPIO_Init+0x21e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a4f      	ldr	r2, [pc, #316]	@ (8001ae8 <HAL_GPIO_Init+0x320>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d019      	beq.n	80019e2 <HAL_GPIO_Init+0x21a>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a4e      	ldr	r2, [pc, #312]	@ (8001aec <HAL_GPIO_Init+0x324>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d013      	beq.n	80019de <HAL_GPIO_Init+0x216>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a4d      	ldr	r2, [pc, #308]	@ (8001af0 <HAL_GPIO_Init+0x328>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d00d      	beq.n	80019da <HAL_GPIO_Init+0x212>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a4c      	ldr	r2, [pc, #304]	@ (8001af4 <HAL_GPIO_Init+0x32c>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d007      	beq.n	80019d6 <HAL_GPIO_Init+0x20e>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a4b      	ldr	r2, [pc, #300]	@ (8001af8 <HAL_GPIO_Init+0x330>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d101      	bne.n	80019d2 <HAL_GPIO_Init+0x20a>
 80019ce:	2307      	movs	r3, #7
 80019d0:	e00e      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019d2:	2308      	movs	r3, #8
 80019d4:	e00c      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019d6:	2306      	movs	r3, #6
 80019d8:	e00a      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019da:	2305      	movs	r3, #5
 80019dc:	e008      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019de:	2304      	movs	r3, #4
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019e2:	2303      	movs	r3, #3
 80019e4:	e004      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e002      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <HAL_GPIO_Init+0x228>
 80019ee:	2300      	movs	r3, #0
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	f002 0203 	and.w	r2, r2, #3
 80019f6:	0092      	lsls	r2, r2, #2
 80019f8:	4093      	lsls	r3, r2
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a00:	4935      	ldr	r1, [pc, #212]	@ (8001ad8 <HAL_GPIO_Init+0x310>)
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	3302      	adds	r3, #2
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a32:	4a32      	ldr	r2, [pc, #200]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a38:	4b30      	ldr	r3, [pc, #192]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a5c:	4a27      	ldr	r2, [pc, #156]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a62:	4b26      	ldr	r3, [pc, #152]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d003      	beq.n	8001a86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a86:	4a1d      	ldr	r2, [pc, #116]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <HAL_GPIO_Init+0x334>)
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	f67f ae90 	bls.w	80017e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	3724      	adds	r7, #36	@ 0x24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40013800 	.word	0x40013800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020c00 	.word	0x40020c00
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40021400 	.word	0x40021400
 8001af4:	40021800 	.word	0x40021800
 8001af8:	40021c00 	.word	0x40021c00
 8001afc:	40013c00 	.word	0x40013c00

08001b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	807b      	strh	r3, [r7, #2]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b10:	787b      	ldrb	r3, [r7, #1]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b16:	887a      	ldrh	r2, [r7, #2]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b1c:	e003      	b.n	8001b26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b1e:	887b      	ldrh	r3, [r7, #2]
 8001b20:	041a      	lsls	r2, r3, #16
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	619a      	str	r2, [r3, #24]
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b085      	sub	sp, #20
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b44:	887a      	ldrh	r2, [r7, #2]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	041a      	lsls	r2, r3, #16
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	43d9      	mvns	r1, r3
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	400b      	ands	r3, r1
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	619a      	str	r2, [r3, #24]
}
 8001b5a:	bf00      	nop
 8001b5c:	3714      	adds	r7, #20
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e267      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d075      	beq.n	8001c72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b86:	4b88      	ldr	r3, [pc, #544]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 030c 	and.w	r3, r3, #12
 8001b8e:	2b04      	cmp	r3, #4
 8001b90:	d00c      	beq.n	8001bac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b92:	4b85      	ldr	r3, [pc, #532]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b9a:	2b08      	cmp	r3, #8
 8001b9c:	d112      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b9e:	4b82      	ldr	r3, [pc, #520]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ba6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001baa:	d10b      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bac:	4b7e      	ldr	r3, [pc, #504]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d05b      	beq.n	8001c70 <HAL_RCC_OscConfig+0x108>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d157      	bne.n	8001c70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e242      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bcc:	d106      	bne.n	8001bdc <HAL_RCC_OscConfig+0x74>
 8001bce:	4b76      	ldr	r3, [pc, #472]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a75      	ldr	r2, [pc, #468]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	e01d      	b.n	8001c18 <HAL_RCC_OscConfig+0xb0>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x98>
 8001be6:	4b70      	ldr	r3, [pc, #448]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a6f      	ldr	r2, [pc, #444]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	4b6d      	ldr	r3, [pc, #436]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a6c      	ldr	r2, [pc, #432]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e00b      	b.n	8001c18 <HAL_RCC_OscConfig+0xb0>
 8001c00:	4b69      	ldr	r3, [pc, #420]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a68      	ldr	r2, [pc, #416]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	4b66      	ldr	r3, [pc, #408]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a65      	ldr	r2, [pc, #404]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d013      	beq.n	8001c48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7ff fc2e 	bl	8001480 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c28:	f7ff fc2a 	bl	8001480 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b64      	cmp	r3, #100	@ 0x64
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e207      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0xc0>
 8001c46:	e014      	b.n	8001c72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c48:	f7ff fc1a 	bl	8001480 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c50:	f7ff fc16 	bl	8001480 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b64      	cmp	r3, #100	@ 0x64
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e1f3      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c62:	4b51      	ldr	r3, [pc, #324]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0xe8>
 8001c6e:	e000      	b.n	8001c72 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d063      	beq.n	8001d46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c7e:	4b4a      	ldr	r3, [pc, #296]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00b      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c8a:	4b47      	ldr	r3, [pc, #284]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d11c      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c96:	4b44      	ldr	r3, [pc, #272]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d116      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ca2:	4b41      	ldr	r3, [pc, #260]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d005      	beq.n	8001cba <HAL_RCC_OscConfig+0x152>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d001      	beq.n	8001cba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e1c7      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cba:	4b3b      	ldr	r3, [pc, #236]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	4937      	ldr	r1, [pc, #220]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cce:	e03a      	b.n	8001d46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d020      	beq.n	8001d1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd8:	4b34      	ldr	r3, [pc, #208]	@ (8001dac <HAL_RCC_OscConfig+0x244>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cde:	f7ff fbcf 	bl	8001480 <HAL_GetTick>
 8001ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce4:	e008      	b.n	8001cf8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce6:	f7ff fbcb 	bl	8001480 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e1a8      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0302 	and.w	r3, r3, #2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f0      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d04:	4b28      	ldr	r3, [pc, #160]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	4925      	ldr	r1, [pc, #148]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001d14:	4313      	orrs	r3, r2
 8001d16:	600b      	str	r3, [r1, #0]
 8001d18:	e015      	b.n	8001d46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d1a:	4b24      	ldr	r3, [pc, #144]	@ (8001dac <HAL_RCC_OscConfig+0x244>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d20:	f7ff fbae 	bl	8001480 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d28:	f7ff fbaa 	bl	8001480 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e187      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f0      	bne.n	8001d28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d036      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	695b      	ldr	r3, [r3, #20]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d016      	beq.n	8001d88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d5a:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <HAL_RCC_OscConfig+0x248>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d60:	f7ff fb8e 	bl	8001480 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d68:	f7ff fb8a 	bl	8001480 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e167      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001da8 <HAL_RCC_OscConfig+0x240>)
 8001d7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d0f0      	beq.n	8001d68 <HAL_RCC_OscConfig+0x200>
 8001d86:	e01b      	b.n	8001dc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d88:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <HAL_RCC_OscConfig+0x248>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8e:	f7ff fb77 	bl	8001480 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d94:	e00e      	b.n	8001db4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d96:	f7ff fb73 	bl	8001480 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d907      	bls.n	8001db4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e150      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
 8001da8:	40023800 	.word	0x40023800
 8001dac:	42470000 	.word	0x42470000
 8001db0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db4:	4b88      	ldr	r3, [pc, #544]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001db8:	f003 0302 	and.w	r3, r3, #2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1ea      	bne.n	8001d96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 8097 	beq.w	8001efc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd2:	4b81      	ldr	r3, [pc, #516]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10f      	bne.n	8001dfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	4b7d      	ldr	r3, [pc, #500]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	4a7c      	ldr	r2, [pc, #496]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dee:	4b7a      	ldr	r3, [pc, #488]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfe:	4b77      	ldr	r3, [pc, #476]	@ (8001fdc <HAL_RCC_OscConfig+0x474>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d118      	bne.n	8001e3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e0a:	4b74      	ldr	r3, [pc, #464]	@ (8001fdc <HAL_RCC_OscConfig+0x474>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a73      	ldr	r2, [pc, #460]	@ (8001fdc <HAL_RCC_OscConfig+0x474>)
 8001e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e16:	f7ff fb33 	bl	8001480 <HAL_GetTick>
 8001e1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1e:	f7ff fb2f 	bl	8001480 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e10c      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e30:	4b6a      	ldr	r3, [pc, #424]	@ (8001fdc <HAL_RCC_OscConfig+0x474>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0f0      	beq.n	8001e1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d106      	bne.n	8001e52 <HAL_RCC_OscConfig+0x2ea>
 8001e44:	4b64      	ldr	r3, [pc, #400]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e48:	4a63      	ldr	r2, [pc, #396]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e50:	e01c      	b.n	8001e8c <HAL_RCC_OscConfig+0x324>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b05      	cmp	r3, #5
 8001e58:	d10c      	bne.n	8001e74 <HAL_RCC_OscConfig+0x30c>
 8001e5a:	4b5f      	ldr	r3, [pc, #380]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5e:	4a5e      	ldr	r2, [pc, #376]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e60:	f043 0304 	orr.w	r3, r3, #4
 8001e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e66:	4b5c      	ldr	r3, [pc, #368]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e6a:	4a5b      	ldr	r2, [pc, #364]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e72:	e00b      	b.n	8001e8c <HAL_RCC_OscConfig+0x324>
 8001e74:	4b58      	ldr	r3, [pc, #352]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e78:	4a57      	ldr	r2, [pc, #348]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e7a:	f023 0301 	bic.w	r3, r3, #1
 8001e7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e80:	4b55      	ldr	r3, [pc, #340]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e84:	4a54      	ldr	r2, [pc, #336]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001e86:	f023 0304 	bic.w	r3, r3, #4
 8001e8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d015      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e94:	f7ff faf4 	bl	8001480 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e9a:	e00a      	b.n	8001eb2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e9c:	f7ff faf0 	bl	8001480 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e0cb      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb2:	4b49      	ldr	r3, [pc, #292]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0ee      	beq.n	8001e9c <HAL_RCC_OscConfig+0x334>
 8001ebe:	e014      	b.n	8001eea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec0:	f7ff fade 	bl	8001480 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec6:	e00a      	b.n	8001ede <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec8:	f7ff fada 	bl	8001480 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e0b5      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ede:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1ee      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001eea:	7dfb      	ldrb	r3, [r7, #23]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d105      	bne.n	8001efc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef0:	4b39      	ldr	r3, [pc, #228]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef4:	4a38      	ldr	r2, [pc, #224]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001ef6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 80a1 	beq.w	8002048 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f06:	4b34      	ldr	r3, [pc, #208]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d05c      	beq.n	8001fcc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d141      	bne.n	8001f9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1a:	4b31      	ldr	r3, [pc, #196]	@ (8001fe0 <HAL_RCC_OscConfig+0x478>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7ff faae 	bl	8001480 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f28:	f7ff faaa 	bl	8001480 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e087      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3a:	4b27      	ldr	r3, [pc, #156]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69da      	ldr	r2, [r3, #28]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f54:	019b      	lsls	r3, r3, #6
 8001f56:	431a      	orrs	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5c:	085b      	lsrs	r3, r3, #1
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	041b      	lsls	r3, r3, #16
 8001f62:	431a      	orrs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f68:	061b      	lsls	r3, r3, #24
 8001f6a:	491b      	ldr	r1, [pc, #108]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f70:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe0 <HAL_RCC_OscConfig+0x478>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f76:	f7ff fa83 	bl	8001480 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7c:	e008      	b.n	8001f90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7e:	f7ff fa7f 	bl	8001480 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e05c      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f90:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0f0      	beq.n	8001f7e <HAL_RCC_OscConfig+0x416>
 8001f9c:	e054      	b.n	8002048 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9e:	4b10      	ldr	r3, [pc, #64]	@ (8001fe0 <HAL_RCC_OscConfig+0x478>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fa6c 	bl	8001480 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7ff fa68 	bl	8001480 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e045      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fbe:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <HAL_RCC_OscConfig+0x470>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x444>
 8001fca:	e03d      	b.n	8002048 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d107      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e038      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40007000 	.word	0x40007000
 8001fe0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8002054 <HAL_RCC_OscConfig+0x4ec>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d028      	beq.n	8002044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d121      	bne.n	8002044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800200a:	429a      	cmp	r2, r3
 800200c:	d11a      	bne.n	8002044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002014:	4013      	ands	r3, r2
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800201a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800201c:	4293      	cmp	r3, r2
 800201e:	d111      	bne.n	8002044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202a:	085b      	lsrs	r3, r3, #1
 800202c:	3b01      	subs	r3, #1
 800202e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002030:	429a      	cmp	r2, r3
 8002032:	d107      	bne.n	8002044 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002040:	429a      	cmp	r2, r3
 8002042:	d001      	beq.n	8002048 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40023800 	.word	0x40023800

08002058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e0cc      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800206c:	4b68      	ldr	r3, [pc, #416]	@ (8002210 <HAL_RCC_ClockConfig+0x1b8>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	d90c      	bls.n	8002094 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207a:	4b65      	ldr	r3, [pc, #404]	@ (8002210 <HAL_RCC_ClockConfig+0x1b8>)
 800207c:	683a      	ldr	r2, [r7, #0]
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002082:	4b63      	ldr	r3, [pc, #396]	@ (8002210 <HAL_RCC_ClockConfig+0x1b8>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	429a      	cmp	r2, r3
 800208e:	d001      	beq.n	8002094 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0b8      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d020      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d005      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020ac:	4b59      	ldr	r3, [pc, #356]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	4a58      	ldr	r2, [pc, #352]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c4:	4b53      	ldr	r3, [pc, #332]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	4a52      	ldr	r2, [pc, #328]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d0:	4b50      	ldr	r3, [pc, #320]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	494d      	ldr	r1, [pc, #308]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d044      	beq.n	8002178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d107      	bne.n	8002106 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f6:	4b47      	ldr	r3, [pc, #284]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d119      	bne.n	8002136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e07f      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b02      	cmp	r3, #2
 800210c:	d003      	beq.n	8002116 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002112:	2b03      	cmp	r3, #3
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002116:	4b3f      	ldr	r3, [pc, #252]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d109      	bne.n	8002136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e06f      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002126:	4b3b      	ldr	r3, [pc, #236]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e067      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002136:	4b37      	ldr	r3, [pc, #220]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f023 0203 	bic.w	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4934      	ldr	r1, [pc, #208]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 8002144:	4313      	orrs	r3, r2
 8002146:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002148:	f7ff f99a 	bl	8001480 <HAL_GetTick>
 800214c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214e:	e00a      	b.n	8002166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002150:	f7ff f996 	bl	8001480 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215e:	4293      	cmp	r3, r2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e04f      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002166:	4b2b      	ldr	r3, [pc, #172]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 020c 	and.w	r2, r3, #12
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	429a      	cmp	r2, r3
 8002176:	d1eb      	bne.n	8002150 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002178:	4b25      	ldr	r3, [pc, #148]	@ (8002210 <HAL_RCC_ClockConfig+0x1b8>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d20c      	bcs.n	80021a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002186:	4b22      	ldr	r3, [pc, #136]	@ (8002210 <HAL_RCC_ClockConfig+0x1b8>)
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218e:	4b20      	ldr	r3, [pc, #128]	@ (8002210 <HAL_RCC_ClockConfig+0x1b8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	429a      	cmp	r2, r3
 800219a:	d001      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e032      	b.n	8002206 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0304 	and.w	r3, r3, #4
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d008      	beq.n	80021be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021ac:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	4916      	ldr	r1, [pc, #88]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d009      	beq.n	80021de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ca:	4b12      	ldr	r3, [pc, #72]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	490e      	ldr	r1, [pc, #56]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021de:	f000 f821 	bl	8002224 <HAL_RCC_GetSysClockFreq>
 80021e2:	4602      	mov	r2, r0
 80021e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002214 <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	091b      	lsrs	r3, r3, #4
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	490a      	ldr	r1, [pc, #40]	@ (8002218 <HAL_RCC_ClockConfig+0x1c0>)
 80021f0:	5ccb      	ldrb	r3, [r1, r3]
 80021f2:	fa22 f303 	lsr.w	r3, r2, r3
 80021f6:	4a09      	ldr	r2, [pc, #36]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 80021f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021fa:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe febc 	bl	8000f7c <HAL_InitTick>

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40023c00 	.word	0x40023c00
 8002214:	40023800 	.word	0x40023800
 8002218:	08007c84 	.word	0x08007c84
 800221c:	20000000 	.word	0x20000000
 8002220:	20000004 	.word	0x20000004

08002224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002224:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002228:	b094      	sub	sp, #80	@ 0x50
 800222a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800222c:	2300      	movs	r3, #0
 800222e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002230:	2300      	movs	r3, #0
 8002232:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002238:	2300      	movs	r3, #0
 800223a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800223c:	4b79      	ldr	r3, [pc, #484]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x200>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 030c 	and.w	r3, r3, #12
 8002244:	2b08      	cmp	r3, #8
 8002246:	d00d      	beq.n	8002264 <HAL_RCC_GetSysClockFreq+0x40>
 8002248:	2b08      	cmp	r3, #8
 800224a:	f200 80e1 	bhi.w	8002410 <HAL_RCC_GetSysClockFreq+0x1ec>
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <HAL_RCC_GetSysClockFreq+0x34>
 8002252:	2b04      	cmp	r3, #4
 8002254:	d003      	beq.n	800225e <HAL_RCC_GetSysClockFreq+0x3a>
 8002256:	e0db      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002258:	4b73      	ldr	r3, [pc, #460]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x204>)
 800225a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800225c:	e0db      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800225e:	4b73      	ldr	r3, [pc, #460]	@ (800242c <HAL_RCC_GetSysClockFreq+0x208>)
 8002260:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002262:	e0d8      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002264:	4b6f      	ldr	r3, [pc, #444]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x200>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800226c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800226e:	4b6d      	ldr	r3, [pc, #436]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x200>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d063      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800227a:	4b6a      	ldr	r3, [pc, #424]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x200>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	099b      	lsrs	r3, r3, #6
 8002280:	2200      	movs	r2, #0
 8002282:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002284:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800228c:	633b      	str	r3, [r7, #48]	@ 0x30
 800228e:	2300      	movs	r3, #0
 8002290:	637b      	str	r3, [r7, #52]	@ 0x34
 8002292:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002296:	4622      	mov	r2, r4
 8002298:	462b      	mov	r3, r5
 800229a:	f04f 0000 	mov.w	r0, #0
 800229e:	f04f 0100 	mov.w	r1, #0
 80022a2:	0159      	lsls	r1, r3, #5
 80022a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022a8:	0150      	lsls	r0, r2, #5
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	4621      	mov	r1, r4
 80022b0:	1a51      	subs	r1, r2, r1
 80022b2:	6139      	str	r1, [r7, #16]
 80022b4:	4629      	mov	r1, r5
 80022b6:	eb63 0301 	sbc.w	r3, r3, r1
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	f04f 0200 	mov.w	r2, #0
 80022c0:	f04f 0300 	mov.w	r3, #0
 80022c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022c8:	4659      	mov	r1, fp
 80022ca:	018b      	lsls	r3, r1, #6
 80022cc:	4651      	mov	r1, sl
 80022ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022d2:	4651      	mov	r1, sl
 80022d4:	018a      	lsls	r2, r1, #6
 80022d6:	4651      	mov	r1, sl
 80022d8:	ebb2 0801 	subs.w	r8, r2, r1
 80022dc:	4659      	mov	r1, fp
 80022de:	eb63 0901 	sbc.w	r9, r3, r1
 80022e2:	f04f 0200 	mov.w	r2, #0
 80022e6:	f04f 0300 	mov.w	r3, #0
 80022ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022f6:	4690      	mov	r8, r2
 80022f8:	4699      	mov	r9, r3
 80022fa:	4623      	mov	r3, r4
 80022fc:	eb18 0303 	adds.w	r3, r8, r3
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	462b      	mov	r3, r5
 8002304:	eb49 0303 	adc.w	r3, r9, r3
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	f04f 0300 	mov.w	r3, #0
 8002312:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002316:	4629      	mov	r1, r5
 8002318:	024b      	lsls	r3, r1, #9
 800231a:	4621      	mov	r1, r4
 800231c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002320:	4621      	mov	r1, r4
 8002322:	024a      	lsls	r2, r1, #9
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800232a:	2200      	movs	r2, #0
 800232c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800232e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002330:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002334:	f7fd ff9c 	bl	8000270 <__aeabi_uldivmod>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4613      	mov	r3, r2
 800233e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002340:	e058      	b.n	80023f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002342:	4b38      	ldr	r3, [pc, #224]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x200>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	099b      	lsrs	r3, r3, #6
 8002348:	2200      	movs	r2, #0
 800234a:	4618      	mov	r0, r3
 800234c:	4611      	mov	r1, r2
 800234e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002352:	623b      	str	r3, [r7, #32]
 8002354:	2300      	movs	r3, #0
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
 8002358:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800235c:	4642      	mov	r2, r8
 800235e:	464b      	mov	r3, r9
 8002360:	f04f 0000 	mov.w	r0, #0
 8002364:	f04f 0100 	mov.w	r1, #0
 8002368:	0159      	lsls	r1, r3, #5
 800236a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800236e:	0150      	lsls	r0, r2, #5
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4641      	mov	r1, r8
 8002376:	ebb2 0a01 	subs.w	sl, r2, r1
 800237a:	4649      	mov	r1, r9
 800237c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800238c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002390:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002394:	ebb2 040a 	subs.w	r4, r2, sl
 8002398:	eb63 050b 	sbc.w	r5, r3, fp
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	00eb      	lsls	r3, r5, #3
 80023a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023aa:	00e2      	lsls	r2, r4, #3
 80023ac:	4614      	mov	r4, r2
 80023ae:	461d      	mov	r5, r3
 80023b0:	4643      	mov	r3, r8
 80023b2:	18e3      	adds	r3, r4, r3
 80023b4:	603b      	str	r3, [r7, #0]
 80023b6:	464b      	mov	r3, r9
 80023b8:	eb45 0303 	adc.w	r3, r5, r3
 80023bc:	607b      	str	r3, [r7, #4]
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023ca:	4629      	mov	r1, r5
 80023cc:	028b      	lsls	r3, r1, #10
 80023ce:	4621      	mov	r1, r4
 80023d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023d4:	4621      	mov	r1, r4
 80023d6:	028a      	lsls	r2, r1, #10
 80023d8:	4610      	mov	r0, r2
 80023da:	4619      	mov	r1, r3
 80023dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023de:	2200      	movs	r2, #0
 80023e0:	61bb      	str	r3, [r7, #24]
 80023e2:	61fa      	str	r2, [r7, #28]
 80023e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023e8:	f7fd ff42 	bl	8000270 <__aeabi_uldivmod>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	4613      	mov	r3, r2
 80023f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80023f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x200>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	0c1b      	lsrs	r3, r3, #16
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	3301      	adds	r3, #1
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002404:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002408:	fbb2 f3f3 	udiv	r3, r2, r3
 800240c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800240e:	e002      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002410:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x204>)
 8002412:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002414:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002418:	4618      	mov	r0, r3
 800241a:	3750      	adds	r7, #80	@ 0x50
 800241c:	46bd      	mov	sp, r7
 800241e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002422:	bf00      	nop
 8002424:	40023800 	.word	0x40023800
 8002428:	00f42400 	.word	0x00f42400
 800242c:	007a1200 	.word	0x007a1200

08002430 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002434:	4b03      	ldr	r3, [pc, #12]	@ (8002444 <HAL_RCC_GetHCLKFreq+0x14>)
 8002436:	681b      	ldr	r3, [r3, #0]
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000000 	.word	0x20000000

08002448 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800244c:	f7ff fff0 	bl	8002430 <HAL_RCC_GetHCLKFreq>
 8002450:	4602      	mov	r2, r0
 8002452:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	0a9b      	lsrs	r3, r3, #10
 8002458:	f003 0307 	and.w	r3, r3, #7
 800245c:	4903      	ldr	r1, [pc, #12]	@ (800246c <HAL_RCC_GetPCLK1Freq+0x24>)
 800245e:	5ccb      	ldrb	r3, [r1, r3]
 8002460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002464:	4618      	mov	r0, r3
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40023800 	.word	0x40023800
 800246c:	08007c94 	.word	0x08007c94

08002470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002474:	f7ff ffdc 	bl	8002430 <HAL_RCC_GetHCLKFreq>
 8002478:	4602      	mov	r2, r0
 800247a:	4b05      	ldr	r3, [pc, #20]	@ (8002490 <HAL_RCC_GetPCLK2Freq+0x20>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	0b5b      	lsrs	r3, r3, #13
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	4903      	ldr	r1, [pc, #12]	@ (8002494 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002486:	5ccb      	ldrb	r3, [r1, r3]
 8002488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800248c:	4618      	mov	r0, r3
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40023800 	.word	0x40023800
 8002494:	08007c94 	.word	0x08007c94

08002498 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	220f      	movs	r2, #15
 80024a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80024a8:	4b12      	ldr	r3, [pc, #72]	@ (80024f4 <HAL_RCC_GetClockConfig+0x5c>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 0203 	and.w	r2, r3, #3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80024b4:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <HAL_RCC_GetClockConfig+0x5c>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80024c0:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <HAL_RCC_GetClockConfig+0x5c>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80024cc:	4b09      	ldr	r3, [pc, #36]	@ (80024f4 <HAL_RCC_GetClockConfig+0x5c>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	08db      	lsrs	r3, r3, #3
 80024d2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80024da:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <HAL_RCC_GetClockConfig+0x60>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0207 	and.w	r2, r3, #7
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	601a      	str	r2, [r3, #0]
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40023c00 	.word	0x40023c00

080024fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e041      	b.n	8002592 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d106      	bne.n	8002528 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7fe feb0 	bl	8001288 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2202      	movs	r2, #2
 800252c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3304      	adds	r3, #4
 8002538:	4619      	mov	r1, r3
 800253a:	4610      	mov	r0, r2
 800253c:	f000 f9b6 	bl	80028ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d001      	beq.n	80025b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e04e      	b.n	8002652 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2202      	movs	r2, #2
 80025b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68da      	ldr	r2, [r3, #12]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a23      	ldr	r2, [pc, #140]	@ (8002660 <HAL_TIM_Base_Start_IT+0xc4>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d022      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025de:	d01d      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a1f      	ldr	r2, [pc, #124]	@ (8002664 <HAL_TIM_Base_Start_IT+0xc8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d018      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002668 <HAL_TIM_Base_Start_IT+0xcc>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d013      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a1c      	ldr	r2, [pc, #112]	@ (800266c <HAL_TIM_Base_Start_IT+0xd0>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d00e      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a1b      	ldr	r2, [pc, #108]	@ (8002670 <HAL_TIM_Base_Start_IT+0xd4>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d009      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a19      	ldr	r2, [pc, #100]	@ (8002674 <HAL_TIM_Base_Start_IT+0xd8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d004      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x80>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a18      	ldr	r2, [pc, #96]	@ (8002678 <HAL_TIM_Base_Start_IT+0xdc>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d111      	bne.n	8002640 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2b06      	cmp	r3, #6
 800262c:	d010      	beq.n	8002650 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f042 0201 	orr.w	r2, r2, #1
 800263c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800263e:	e007      	b.n	8002650 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f042 0201 	orr.w	r2, r2, #1
 800264e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	40010000 	.word	0x40010000
 8002664:	40000400 	.word	0x40000400
 8002668:	40000800 	.word	0x40000800
 800266c:	40000c00 	.word	0x40000c00
 8002670:	40010400 	.word	0x40010400
 8002674:	40014000 	.word	0x40014000
 8002678:	40001800 	.word	0x40001800

0800267c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d020      	beq.n	80026e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01b      	beq.n	80026e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f06f 0202 	mvn.w	r2, #2
 80026b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d003      	beq.n	80026ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f8d2 	bl	8002870 <HAL_TIM_IC_CaptureCallback>
 80026cc:	e005      	b.n	80026da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 f8c4 	bl	800285c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f000 f8d5 	bl	8002884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	f003 0304 	and.w	r3, r3, #4
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d020      	beq.n	800272c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d01b      	beq.n	800272c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 0204 	mvn.w	r2, #4
 80026fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2202      	movs	r2, #2
 8002702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f8ac 	bl	8002870 <HAL_TIM_IC_CaptureCallback>
 8002718:	e005      	b.n	8002726 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f89e 	bl	800285c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f8af 	bl	8002884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d020      	beq.n	8002778 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	2b00      	cmp	r3, #0
 800273e:	d01b      	beq.n	8002778 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0208 	mvn.w	r2, #8
 8002748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2204      	movs	r2, #4
 800274e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	f003 0303 	and.w	r3, r3, #3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f886 	bl	8002870 <HAL_TIM_IC_CaptureCallback>
 8002764:	e005      	b.n	8002772 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f878 	bl	800285c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f889 	bl	8002884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	2b00      	cmp	r3, #0
 8002780:	d020      	beq.n	80027c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f003 0310 	and.w	r3, r3, #16
 8002788:	2b00      	cmp	r3, #0
 800278a:	d01b      	beq.n	80027c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f06f 0210 	mvn.w	r2, #16
 8002794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2208      	movs	r2, #8
 800279a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f860 	bl	8002870 <HAL_TIM_IC_CaptureCallback>
 80027b0:	e005      	b.n	80027be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f852 	bl	800285c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 f863 	bl	8002884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00c      	beq.n	80027e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d007      	beq.n	80027e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 0201 	mvn.w	r2, #1
 80027e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7fe fb76 	bl	8000ed4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00c      	beq.n	800280c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f97c 	bl	8002b04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00c      	beq.n	8002830 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800281c:	2b00      	cmp	r3, #0
 800281e:	d007      	beq.n	8002830 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f834 	bl	8002898 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	f003 0320 	and.w	r3, r3, #32
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00c      	beq.n	8002854 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f003 0320 	and.w	r3, r3, #32
 8002840:	2b00      	cmp	r3, #0
 8002842:	d007      	beq.n	8002854 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f06f 0220 	mvn.w	r2, #32
 800284c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f94e 	bl	8002af0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002854:	bf00      	nop
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a43      	ldr	r2, [pc, #268]	@ (80029cc <TIM_Base_SetConfig+0x120>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d013      	beq.n	80028ec <TIM_Base_SetConfig+0x40>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ca:	d00f      	beq.n	80028ec <TIM_Base_SetConfig+0x40>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a40      	ldr	r2, [pc, #256]	@ (80029d0 <TIM_Base_SetConfig+0x124>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d00b      	beq.n	80028ec <TIM_Base_SetConfig+0x40>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a3f      	ldr	r2, [pc, #252]	@ (80029d4 <TIM_Base_SetConfig+0x128>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d007      	beq.n	80028ec <TIM_Base_SetConfig+0x40>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a3e      	ldr	r2, [pc, #248]	@ (80029d8 <TIM_Base_SetConfig+0x12c>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d003      	beq.n	80028ec <TIM_Base_SetConfig+0x40>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a3d      	ldr	r2, [pc, #244]	@ (80029dc <TIM_Base_SetConfig+0x130>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d108      	bne.n	80028fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a32      	ldr	r2, [pc, #200]	@ (80029cc <TIM_Base_SetConfig+0x120>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d02b      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800290c:	d027      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a2f      	ldr	r2, [pc, #188]	@ (80029d0 <TIM_Base_SetConfig+0x124>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d023      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a2e      	ldr	r2, [pc, #184]	@ (80029d4 <TIM_Base_SetConfig+0x128>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d01f      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a2d      	ldr	r2, [pc, #180]	@ (80029d8 <TIM_Base_SetConfig+0x12c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d01b      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a2c      	ldr	r2, [pc, #176]	@ (80029dc <TIM_Base_SetConfig+0x130>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d017      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a2b      	ldr	r2, [pc, #172]	@ (80029e0 <TIM_Base_SetConfig+0x134>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d013      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a2a      	ldr	r2, [pc, #168]	@ (80029e4 <TIM_Base_SetConfig+0x138>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d00f      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a29      	ldr	r2, [pc, #164]	@ (80029e8 <TIM_Base_SetConfig+0x13c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d00b      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a28      	ldr	r2, [pc, #160]	@ (80029ec <TIM_Base_SetConfig+0x140>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d007      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a27      	ldr	r2, [pc, #156]	@ (80029f0 <TIM_Base_SetConfig+0x144>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d003      	beq.n	800295e <TIM_Base_SetConfig+0xb2>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a26      	ldr	r2, [pc, #152]	@ (80029f4 <TIM_Base_SetConfig+0x148>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d108      	bne.n	8002970 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002964:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4313      	orrs	r3, r2
 800296e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a0e      	ldr	r2, [pc, #56]	@ (80029cc <TIM_Base_SetConfig+0x120>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d003      	beq.n	800299e <TIM_Base_SetConfig+0xf2>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a10      	ldr	r2, [pc, #64]	@ (80029dc <TIM_Base_SetConfig+0x130>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d103      	bne.n	80029a6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	691a      	ldr	r2, [r3, #16]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f043 0204 	orr.w	r2, r3, #4
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	601a      	str	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	40010000 	.word	0x40010000
 80029d0:	40000400 	.word	0x40000400
 80029d4:	40000800 	.word	0x40000800
 80029d8:	40000c00 	.word	0x40000c00
 80029dc:	40010400 	.word	0x40010400
 80029e0:	40014000 	.word	0x40014000
 80029e4:	40014400 	.word	0x40014400
 80029e8:	40014800 	.word	0x40014800
 80029ec:	40001800 	.word	0x40001800
 80029f0:	40001c00 	.word	0x40001c00
 80029f4:	40002000 	.word	0x40002000

080029f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d101      	bne.n	8002a10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	e05a      	b.n	8002ac6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a21      	ldr	r2, [pc, #132]	@ (8002ad4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d022      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a5c:	d01d      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a1d      	ldr	r2, [pc, #116]	@ (8002ad8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d018      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8002adc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d013      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a1a      	ldr	r2, [pc, #104]	@ (8002ae0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d00e      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a18      	ldr	r2, [pc, #96]	@ (8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d009      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a17      	ldr	r2, [pc, #92]	@ (8002ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d004      	beq.n	8002a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a15      	ldr	r2, [pc, #84]	@ (8002aec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d10c      	bne.n	8002ab4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002aa0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	40010000 	.word	0x40010000
 8002ad8:	40000400 	.word	0x40000400
 8002adc:	40000800 	.word	0x40000800
 8002ae0:	40000c00 	.word	0x40000c00
 8002ae4:	40010400 	.word	0x40010400
 8002ae8:	40014000 	.word	0x40014000
 8002aec:	40001800 	.word	0x40001800

08002af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e042      	b.n	8002bb0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d106      	bne.n	8002b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7fe fbee 	bl	8001320 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2224      	movs	r2, #36	@ 0x24
 8002b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fdd3 	bl	8003708 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	691a      	ldr	r2, [r3, #16]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695a      	ldr	r2, [r3, #20]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b08a      	sub	sp, #40	@ 0x28
 8002bbc:	af02      	add	r7, sp, #8
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	d175      	bne.n	8002cc4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <HAL_UART_Transmit+0x2c>
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e06e      	b.n	8002cc6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2221      	movs	r2, #33	@ 0x21
 8002bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bf6:	f7fe fc43 	bl	8001480 <HAL_GetTick>
 8002bfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	88fa      	ldrh	r2, [r7, #6]
 8002c00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	88fa      	ldrh	r2, [r7, #6]
 8002c06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c10:	d108      	bne.n	8002c24 <HAL_UART_Transmit+0x6c>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d104      	bne.n	8002c24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	61bb      	str	r3, [r7, #24]
 8002c22:	e003      	b.n	8002c2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c2c:	e02e      	b.n	8002c8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2200      	movs	r2, #0
 8002c36:	2180      	movs	r1, #128	@ 0x80
 8002c38:	68f8      	ldr	r0, [r7, #12]
 8002c3a:	f000 fb37 	bl	80032ac <UART_WaitOnFlagUntilTimeout>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2220      	movs	r2, #32
 8002c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e03a      	b.n	8002cc6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10b      	bne.n	8002c6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	3302      	adds	r3, #2
 8002c6a:	61bb      	str	r3, [r7, #24]
 8002c6c:	e007      	b.n	8002c7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	781a      	ldrb	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	3b01      	subs	r3, #1
 8002c86:	b29a      	uxth	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1cb      	bne.n	8002c2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	2140      	movs	r1, #64	@ 0x40
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 fb03 	bl	80032ac <UART_WaitOnFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d005      	beq.n	8002cb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e006      	b.n	8002cc6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2220      	movs	r2, #32
 8002cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	e000      	b.n	8002cc6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002cc4:	2302      	movs	r3, #2
  }
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b084      	sub	sp, #16
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	60f8      	str	r0, [r7, #12]
 8002cd6:	60b9      	str	r1, [r7, #8]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b20      	cmp	r3, #32
 8002ce6:	d112      	bne.n	8002d0e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d002      	beq.n	8002cf4 <HAL_UART_Receive_IT+0x26>
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e00b      	b.n	8002d10 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002cfe:	88fb      	ldrh	r3, [r7, #6]
 8002d00:	461a      	mov	r2, r3
 8002d02:	68b9      	ldr	r1, [r7, #8]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 fb2a 	bl	800335e <UART_Start_Receive_IT>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	e000      	b.n	8002d10 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002d0e:	2302      	movs	r3, #2
  }
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b0ba      	sub	sp, #232	@ 0xe8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002d56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10f      	bne.n	8002d7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d009      	beq.n	8002d7e <HAL_UART_IRQHandler+0x66>
 8002d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d6e:	f003 0320 	and.w	r3, r3, #32
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d003      	beq.n	8002d7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 fc07 	bl	800358a <UART_Receive_IT>
      return;
 8002d7c:	e273      	b.n	8003266 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 80de 	beq.w	8002f44 <HAL_UART_IRQHandler+0x22c>
 8002d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d106      	bne.n	8002da2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d98:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f000 80d1 	beq.w	8002f44 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <HAL_UART_IRQHandler+0xae>
 8002dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d005      	beq.n	8002dc6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	f043 0201 	orr.w	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dca:	f003 0304 	and.w	r3, r3, #4
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00b      	beq.n	8002dea <HAL_UART_IRQHandler+0xd2>
 8002dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d005      	beq.n	8002dea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de2:	f043 0202 	orr.w	r2, r3, #2
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00b      	beq.n	8002e0e <HAL_UART_IRQHandler+0xf6>
 8002df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d005      	beq.n	8002e0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e06:	f043 0204 	orr.w	r2, r3, #4
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d011      	beq.n	8002e3e <HAL_UART_IRQHandler+0x126>
 8002e1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e1e:	f003 0320 	and.w	r3, r3, #32
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d105      	bne.n	8002e32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d005      	beq.n	8002e3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e36:	f043 0208 	orr.w	r2, r3, #8
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 820a 	beq.w	800325c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e4c:	f003 0320 	and.w	r3, r3, #32
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_UART_IRQHandler+0x14e>
 8002e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e58:	f003 0320 	and.w	r3, r3, #32
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d002      	beq.n	8002e66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 fb92 	bl	800358a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e70:	2b40      	cmp	r3, #64	@ 0x40
 8002e72:	bf0c      	ite	eq
 8002e74:	2301      	moveq	r3, #1
 8002e76:	2300      	movne	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <HAL_UART_IRQHandler+0x17a>
 8002e8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d04f      	beq.n	8002f32 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fa9d 	bl	80033d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea2:	2b40      	cmp	r3, #64	@ 0x40
 8002ea4:	d141      	bne.n	8002f2a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	3314      	adds	r3, #20
 8002eac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002eb4:	e853 3f00 	ldrex	r3, [r3]
 8002eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ec4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3314      	adds	r3, #20
 8002ece:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002ed2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002ed6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ede:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ee2:	e841 2300 	strex	r3, r2, [r1]
 8002ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002eea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1d9      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d013      	beq.n	8002f22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efe:	4a8a      	ldr	r2, [pc, #552]	@ (8003128 <HAL_UART_IRQHandler+0x410>)
 8002f00:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe fc3c 	bl	8001784 <HAL_DMA_Abort_IT>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d016      	beq.n	8002f40 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f20:	e00e      	b.n	8002f40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f9ac 	bl	8003280 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f28:	e00a      	b.n	8002f40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f9a8 	bl	8003280 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f30:	e006      	b.n	8002f40 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f9a4 	bl	8003280 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002f3e:	e18d      	b.n	800325c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f40:	bf00      	nop
    return;
 8002f42:	e18b      	b.n	800325c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	f040 8167 	bne.w	800321c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f52:	f003 0310 	and.w	r3, r3, #16
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 8160 	beq.w	800321c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 8159 	beq.w	800321c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f8a:	2b40      	cmp	r3, #64	@ 0x40
 8002f8c:	f040 80ce 	bne.w	800312c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f000 80a9 	beq.w	80030f8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002faa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	f080 80a2 	bcs.w	80030f8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002fba:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fc6:	f000 8088 	beq.w	80030da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	330c      	adds	r3, #12
 8002fd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fd8:	e853 3f00 	ldrex	r3, [r3]
 8002fdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fe8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	330c      	adds	r3, #12
 8002ff2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002ff6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ffa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ffe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003002:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003006:	e841 2300 	strex	r3, r2, [r1]
 800300a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800300e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1d9      	bne.n	8002fca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	3314      	adds	r3, #20
 800301c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800301e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003020:	e853 3f00 	ldrex	r3, [r3]
 8003024:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003026:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003028:	f023 0301 	bic.w	r3, r3, #1
 800302c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	3314      	adds	r3, #20
 8003036:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800303a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800303e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003040:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003042:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003046:	e841 2300 	strex	r3, r2, [r1]
 800304a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800304c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1e1      	bne.n	8003016 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	3314      	adds	r3, #20
 8003058:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800305c:	e853 3f00 	ldrex	r3, [r3]
 8003060:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003064:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003068:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	3314      	adds	r3, #20
 8003072:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003076:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003078:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800307a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800307c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800307e:	e841 2300 	strex	r3, r2, [r1]
 8003082:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003084:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1e3      	bne.n	8003052 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2220      	movs	r2, #32
 800308e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	330c      	adds	r3, #12
 800309e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030a2:	e853 3f00 	ldrex	r3, [r3]
 80030a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80030a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030aa:	f023 0310 	bic.w	r3, r3, #16
 80030ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	330c      	adds	r3, #12
 80030b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80030bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80030be:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80030c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80030c4:	e841 2300 	strex	r3, r2, [r1]
 80030c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80030ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1e3      	bne.n	8003098 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7fe fae5 	bl	80016a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2202      	movs	r2, #2
 80030de:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	4619      	mov	r1, r3
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 f8cf 	bl	8003294 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80030f6:	e0b3      	b.n	8003260 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003100:	429a      	cmp	r2, r3
 8003102:	f040 80ad 	bne.w	8003260 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003110:	f040 80a6 	bne.w	8003260 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2202      	movs	r2, #2
 8003118:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800311e:	4619      	mov	r1, r3
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f8b7 	bl	8003294 <HAL_UARTEx_RxEventCallback>
      return;
 8003126:	e09b      	b.n	8003260 <HAL_UART_IRQHandler+0x548>
 8003128:	08003499 	.word	0x08003499
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003134:	b29b      	uxth	r3, r3
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003140:	b29b      	uxth	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 808e 	beq.w	8003264 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003148:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 8089 	beq.w	8003264 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	330c      	adds	r3, #12
 8003158:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800315c:	e853 3f00 	ldrex	r3, [r3]
 8003160:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003164:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003168:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	330c      	adds	r3, #12
 8003172:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003176:	647a      	str	r2, [r7, #68]	@ 0x44
 8003178:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800317c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800317e:	e841 2300 	strex	r3, r2, [r1]
 8003182:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1e3      	bne.n	8003152 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	3314      	adds	r3, #20
 8003190:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	e853 3f00 	ldrex	r3, [r3]
 8003198:	623b      	str	r3, [r7, #32]
   return(result);
 800319a:	6a3b      	ldr	r3, [r7, #32]
 800319c:	f023 0301 	bic.w	r3, r3, #1
 80031a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	3314      	adds	r3, #20
 80031aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80031ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80031b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031b6:	e841 2300 	strex	r3, r2, [r1]
 80031ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80031bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1e3      	bne.n	800318a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2220      	movs	r2, #32
 80031c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	330c      	adds	r3, #12
 80031d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	e853 3f00 	ldrex	r3, [r3]
 80031de:	60fb      	str	r3, [r7, #12]
   return(result);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f023 0310 	bic.w	r3, r3, #16
 80031e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	330c      	adds	r3, #12
 80031f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80031f4:	61fa      	str	r2, [r7, #28]
 80031f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f8:	69b9      	ldr	r1, [r7, #24]
 80031fa:	69fa      	ldr	r2, [r7, #28]
 80031fc:	e841 2300 	strex	r3, r2, [r1]
 8003200:	617b      	str	r3, [r7, #20]
   return(result);
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1e3      	bne.n	80031d0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800320e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003212:	4619      	mov	r1, r3
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f83d 	bl	8003294 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800321a:	e023      	b.n	8003264 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800321c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003224:	2b00      	cmp	r3, #0
 8003226:	d009      	beq.n	800323c <HAL_UART_IRQHandler+0x524>
 8003228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800322c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 f940 	bl	80034ba <UART_Transmit_IT>
    return;
 800323a:	e014      	b.n	8003266 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800323c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00e      	beq.n	8003266 <HAL_UART_IRQHandler+0x54e>
 8003248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800324c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003250:	2b00      	cmp	r3, #0
 8003252:	d008      	beq.n	8003266 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f980 	bl	800355a <UART_EndTransmit_IT>
    return;
 800325a:	e004      	b.n	8003266 <HAL_UART_IRQHandler+0x54e>
    return;
 800325c:	bf00      	nop
 800325e:	e002      	b.n	8003266 <HAL_UART_IRQHandler+0x54e>
      return;
 8003260:	bf00      	nop
 8003262:	e000      	b.n	8003266 <HAL_UART_IRQHandler+0x54e>
      return;
 8003264:	bf00      	nop
  }
}
 8003266:	37e8      	adds	r7, #232	@ 0xe8
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	460b      	mov	r3, r1
 800329e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	603b      	str	r3, [r7, #0]
 80032b8:	4613      	mov	r3, r2
 80032ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032bc:	e03b      	b.n	8003336 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032be:	6a3b      	ldr	r3, [r7, #32]
 80032c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c4:	d037      	beq.n	8003336 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c6:	f7fe f8db 	bl	8001480 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	6a3a      	ldr	r2, [r7, #32]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d302      	bcc.n	80032dc <UART_WaitOnFlagUntilTimeout+0x30>
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e03a      	b.n	8003356 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d023      	beq.n	8003336 <UART_WaitOnFlagUntilTimeout+0x8a>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b80      	cmp	r3, #128	@ 0x80
 80032f2:	d020      	beq.n	8003336 <UART_WaitOnFlagUntilTimeout+0x8a>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2b40      	cmp	r3, #64	@ 0x40
 80032f8:	d01d      	beq.n	8003336 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0308 	and.w	r3, r3, #8
 8003304:	2b08      	cmp	r3, #8
 8003306:	d116      	bne.n	8003336 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003308:	2300      	movs	r3, #0
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 f857 	bl	80033d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2208      	movs	r2, #8
 8003328:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e00f      	b.n	8003356 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	4013      	ands	r3, r2
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	429a      	cmp	r2, r3
 8003344:	bf0c      	ite	eq
 8003346:	2301      	moveq	r3, #1
 8003348:	2300      	movne	r3, #0
 800334a:	b2db      	uxtb	r3, r3
 800334c:	461a      	mov	r2, r3
 800334e:	79fb      	ldrb	r3, [r7, #7]
 8003350:	429a      	cmp	r2, r3
 8003352:	d0b4      	beq.n	80032be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800335e:	b480      	push	{r7}
 8003360:	b085      	sub	sp, #20
 8003362:	af00      	add	r7, sp, #0
 8003364:	60f8      	str	r0, [r7, #12]
 8003366:	60b9      	str	r1, [r7, #8]
 8003368:	4613      	mov	r3, r2
 800336a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	88fa      	ldrh	r2, [r7, #6]
 8003376:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	88fa      	ldrh	r2, [r7, #6]
 800337c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2222      	movs	r2, #34	@ 0x22
 8003388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d007      	beq.n	80033a4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033a2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695a      	ldr	r2, [r3, #20]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0220 	orr.w	r2, r2, #32
 80033c2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b095      	sub	sp, #84	@ 0x54
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	330c      	adds	r3, #12
 80033e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033e4:	e853 3f00 	ldrex	r3, [r3]
 80033e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	330c      	adds	r3, #12
 80033f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033fa:	643a      	str	r2, [r7, #64]	@ 0x40
 80033fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003400:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003402:	e841 2300 	strex	r3, r2, [r1]
 8003406:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1e5      	bne.n	80033da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	3314      	adds	r3, #20
 8003414:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003416:	6a3b      	ldr	r3, [r7, #32]
 8003418:	e853 3f00 	ldrex	r3, [r3]
 800341c:	61fb      	str	r3, [r7, #28]
   return(result);
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	f023 0301 	bic.w	r3, r3, #1
 8003424:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	3314      	adds	r3, #20
 800342c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800342e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003430:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003432:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003436:	e841 2300 	strex	r3, r2, [r1]
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1e5      	bne.n	800340e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003446:	2b01      	cmp	r3, #1
 8003448:	d119      	bne.n	800347e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	330c      	adds	r3, #12
 8003450:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	e853 3f00 	ldrex	r3, [r3]
 8003458:	60bb      	str	r3, [r7, #8]
   return(result);
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	f023 0310 	bic.w	r3, r3, #16
 8003460:	647b      	str	r3, [r7, #68]	@ 0x44
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	330c      	adds	r3, #12
 8003468:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800346a:	61ba      	str	r2, [r7, #24]
 800346c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800346e:	6979      	ldr	r1, [r7, #20]
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	e841 2300 	strex	r3, r2, [r1]
 8003476:	613b      	str	r3, [r7, #16]
   return(result);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1e5      	bne.n	800344a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800348c:	bf00      	nop
 800348e:	3754      	adds	r7, #84	@ 0x54
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f7ff fee7 	bl	8003280 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b085      	sub	sp, #20
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b21      	cmp	r3, #33	@ 0x21
 80034cc:	d13e      	bne.n	800354c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034d6:	d114      	bne.n	8003502 <UART_Transmit_IT+0x48>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d110      	bne.n	8003502 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	461a      	mov	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	1c9a      	adds	r2, r3, #2
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	621a      	str	r2, [r3, #32]
 8003500:	e008      	b.n	8003514 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	1c59      	adds	r1, r3, #1
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6211      	str	r1, [r2, #32]
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29b      	uxth	r3, r3
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	4619      	mov	r1, r3
 8003522:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10f      	bne.n	8003548 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003536:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003546:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003548:	2300      	movs	r3, #0
 800354a:	e000      	b.n	800354e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800354c:	2302      	movs	r3, #2
  }
}
 800354e:	4618      	mov	r0, r3
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003570:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2220      	movs	r2, #32
 8003576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff fe76 	bl	800326c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b08c      	sub	sp, #48	@ 0x30
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003592:	2300      	movs	r3, #0
 8003594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003596:	2300      	movs	r3, #0
 8003598:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b22      	cmp	r3, #34	@ 0x22
 80035a4:	f040 80aa 	bne.w	80036fc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035b0:	d115      	bne.n	80035de <UART_Receive_IT+0x54>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d111      	bne.n	80035de <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035be:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d6:	1c9a      	adds	r2, r3, #2
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	629a      	str	r2, [r3, #40]	@ 0x28
 80035dc:	e024      	b.n	8003628 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ec:	d007      	beq.n	80035fe <UART_Receive_IT+0x74>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10a      	bne.n	800360c <UART_Receive_IT+0x82>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003608:	701a      	strb	r2, [r3, #0]
 800360a:	e008      	b.n	800361e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003618:	b2da      	uxtb	r2, r3
 800361a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800361c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800362c:	b29b      	uxth	r3, r3
 800362e:	3b01      	subs	r3, #1
 8003630:	b29b      	uxth	r3, r3
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	4619      	mov	r1, r3
 8003636:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003638:	2b00      	cmp	r3, #0
 800363a:	d15d      	bne.n	80036f8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 0220 	bic.w	r2, r2, #32
 800364a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800365a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695a      	ldr	r2, [r3, #20]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0201 	bic.w	r2, r2, #1
 800366a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2220      	movs	r2, #32
 8003670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367e:	2b01      	cmp	r3, #1
 8003680:	d135      	bne.n	80036ee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	330c      	adds	r3, #12
 800368e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	e853 3f00 	ldrex	r3, [r3]
 8003696:	613b      	str	r3, [r7, #16]
   return(result);
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	f023 0310 	bic.w	r3, r3, #16
 800369e:	627b      	str	r3, [r7, #36]	@ 0x24
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	330c      	adds	r3, #12
 80036a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036a8:	623a      	str	r2, [r7, #32]
 80036aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ac:	69f9      	ldr	r1, [r7, #28]
 80036ae:	6a3a      	ldr	r2, [r7, #32]
 80036b0:	e841 2300 	strex	r3, r2, [r1]
 80036b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1e5      	bne.n	8003688 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	2b10      	cmp	r3, #16
 80036c8:	d10a      	bne.n	80036e0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	60fb      	str	r3, [r7, #12]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	60fb      	str	r3, [r7, #12]
 80036de:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80036e4:	4619      	mov	r1, r3
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff fdd4 	bl	8003294 <HAL_UARTEx_RxEventCallback>
 80036ec:	e002      	b.n	80036f4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f7fd fbcc 	bl	8000e8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80036f4:	2300      	movs	r3, #0
 80036f6:	e002      	b.n	80036fe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	e000      	b.n	80036fe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80036fc:	2302      	movs	r3, #2
  }
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3730      	adds	r7, #48	@ 0x30
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800370c:	b0c0      	sub	sp, #256	@ 0x100
 800370e:	af00      	add	r7, sp, #0
 8003710:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	691b      	ldr	r3, [r3, #16]
 800371c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003724:	68d9      	ldr	r1, [r3, #12]
 8003726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	ea40 0301 	orr.w	r3, r0, r1
 8003730:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	431a      	orrs	r2, r3
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	431a      	orrs	r2, r3
 8003748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	4313      	orrs	r3, r2
 8003750:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003760:	f021 010c 	bic.w	r1, r1, #12
 8003764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800376e:	430b      	orrs	r3, r1
 8003770:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800377e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003782:	6999      	ldr	r1, [r3, #24]
 8003784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	ea40 0301 	orr.w	r3, r0, r1
 800378e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	4b8f      	ldr	r3, [pc, #572]	@ (80039d4 <UART_SetConfig+0x2cc>)
 8003798:	429a      	cmp	r2, r3
 800379a:	d005      	beq.n	80037a8 <UART_SetConfig+0xa0>
 800379c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	4b8d      	ldr	r3, [pc, #564]	@ (80039d8 <UART_SetConfig+0x2d0>)
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d104      	bne.n	80037b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037a8:	f7fe fe62 	bl	8002470 <HAL_RCC_GetPCLK2Freq>
 80037ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037b0:	e003      	b.n	80037ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037b2:	f7fe fe49 	bl	8002448 <HAL_RCC_GetPCLK1Freq>
 80037b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037c4:	f040 810c 	bne.w	80039e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037cc:	2200      	movs	r2, #0
 80037ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80037d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80037da:	4622      	mov	r2, r4
 80037dc:	462b      	mov	r3, r5
 80037de:	1891      	adds	r1, r2, r2
 80037e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80037e2:	415b      	adcs	r3, r3
 80037e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80037e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80037ea:	4621      	mov	r1, r4
 80037ec:	eb12 0801 	adds.w	r8, r2, r1
 80037f0:	4629      	mov	r1, r5
 80037f2:	eb43 0901 	adc.w	r9, r3, r1
 80037f6:	f04f 0200 	mov.w	r2, #0
 80037fa:	f04f 0300 	mov.w	r3, #0
 80037fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800380a:	4690      	mov	r8, r2
 800380c:	4699      	mov	r9, r3
 800380e:	4623      	mov	r3, r4
 8003810:	eb18 0303 	adds.w	r3, r8, r3
 8003814:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003818:	462b      	mov	r3, r5
 800381a:	eb49 0303 	adc.w	r3, r9, r3
 800381e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800382e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003832:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003836:	460b      	mov	r3, r1
 8003838:	18db      	adds	r3, r3, r3
 800383a:	653b      	str	r3, [r7, #80]	@ 0x50
 800383c:	4613      	mov	r3, r2
 800383e:	eb42 0303 	adc.w	r3, r2, r3
 8003842:	657b      	str	r3, [r7, #84]	@ 0x54
 8003844:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003848:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800384c:	f7fc fd10 	bl	8000270 <__aeabi_uldivmod>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	4b61      	ldr	r3, [pc, #388]	@ (80039dc <UART_SetConfig+0x2d4>)
 8003856:	fba3 2302 	umull	r2, r3, r3, r2
 800385a:	095b      	lsrs	r3, r3, #5
 800385c:	011c      	lsls	r4, r3, #4
 800385e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003862:	2200      	movs	r2, #0
 8003864:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003868:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800386c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003870:	4642      	mov	r2, r8
 8003872:	464b      	mov	r3, r9
 8003874:	1891      	adds	r1, r2, r2
 8003876:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003878:	415b      	adcs	r3, r3
 800387a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800387c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003880:	4641      	mov	r1, r8
 8003882:	eb12 0a01 	adds.w	sl, r2, r1
 8003886:	4649      	mov	r1, r9
 8003888:	eb43 0b01 	adc.w	fp, r3, r1
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003898:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800389c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038a0:	4692      	mov	sl, r2
 80038a2:	469b      	mov	fp, r3
 80038a4:	4643      	mov	r3, r8
 80038a6:	eb1a 0303 	adds.w	r3, sl, r3
 80038aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038ae:	464b      	mov	r3, r9
 80038b0:	eb4b 0303 	adc.w	r3, fp, r3
 80038b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80038b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80038c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80038cc:	460b      	mov	r3, r1
 80038ce:	18db      	adds	r3, r3, r3
 80038d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80038d2:	4613      	mov	r3, r2
 80038d4:	eb42 0303 	adc.w	r3, r2, r3
 80038d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80038da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80038de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80038e2:	f7fc fcc5 	bl	8000270 <__aeabi_uldivmod>
 80038e6:	4602      	mov	r2, r0
 80038e8:	460b      	mov	r3, r1
 80038ea:	4611      	mov	r1, r2
 80038ec:	4b3b      	ldr	r3, [pc, #236]	@ (80039dc <UART_SetConfig+0x2d4>)
 80038ee:	fba3 2301 	umull	r2, r3, r3, r1
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	2264      	movs	r2, #100	@ 0x64
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	1acb      	subs	r3, r1, r3
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003902:	4b36      	ldr	r3, [pc, #216]	@ (80039dc <UART_SetConfig+0x2d4>)
 8003904:	fba3 2302 	umull	r2, r3, r3, r2
 8003908:	095b      	lsrs	r3, r3, #5
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003910:	441c      	add	r4, r3
 8003912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003916:	2200      	movs	r2, #0
 8003918:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800391c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003920:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003924:	4642      	mov	r2, r8
 8003926:	464b      	mov	r3, r9
 8003928:	1891      	adds	r1, r2, r2
 800392a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800392c:	415b      	adcs	r3, r3
 800392e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003930:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003934:	4641      	mov	r1, r8
 8003936:	1851      	adds	r1, r2, r1
 8003938:	6339      	str	r1, [r7, #48]	@ 0x30
 800393a:	4649      	mov	r1, r9
 800393c:	414b      	adcs	r3, r1
 800393e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800394c:	4659      	mov	r1, fp
 800394e:	00cb      	lsls	r3, r1, #3
 8003950:	4651      	mov	r1, sl
 8003952:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003956:	4651      	mov	r1, sl
 8003958:	00ca      	lsls	r2, r1, #3
 800395a:	4610      	mov	r0, r2
 800395c:	4619      	mov	r1, r3
 800395e:	4603      	mov	r3, r0
 8003960:	4642      	mov	r2, r8
 8003962:	189b      	adds	r3, r3, r2
 8003964:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003968:	464b      	mov	r3, r9
 800396a:	460a      	mov	r2, r1
 800396c:	eb42 0303 	adc.w	r3, r2, r3
 8003970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003980:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003984:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003988:	460b      	mov	r3, r1
 800398a:	18db      	adds	r3, r3, r3
 800398c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800398e:	4613      	mov	r3, r2
 8003990:	eb42 0303 	adc.w	r3, r2, r3
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800399a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800399e:	f7fc fc67 	bl	8000270 <__aeabi_uldivmod>
 80039a2:	4602      	mov	r2, r0
 80039a4:	460b      	mov	r3, r1
 80039a6:	4b0d      	ldr	r3, [pc, #52]	@ (80039dc <UART_SetConfig+0x2d4>)
 80039a8:	fba3 1302 	umull	r1, r3, r3, r2
 80039ac:	095b      	lsrs	r3, r3, #5
 80039ae:	2164      	movs	r1, #100	@ 0x64
 80039b0:	fb01 f303 	mul.w	r3, r1, r3
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	3332      	adds	r3, #50	@ 0x32
 80039ba:	4a08      	ldr	r2, [pc, #32]	@ (80039dc <UART_SetConfig+0x2d4>)
 80039bc:	fba2 2303 	umull	r2, r3, r2, r3
 80039c0:	095b      	lsrs	r3, r3, #5
 80039c2:	f003 0207 	and.w	r2, r3, #7
 80039c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4422      	add	r2, r4
 80039ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039d0:	e106      	b.n	8003be0 <UART_SetConfig+0x4d8>
 80039d2:	bf00      	nop
 80039d4:	40011000 	.word	0x40011000
 80039d8:	40011400 	.word	0x40011400
 80039dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039e4:	2200      	movs	r2, #0
 80039e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80039ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80039f2:	4642      	mov	r2, r8
 80039f4:	464b      	mov	r3, r9
 80039f6:	1891      	adds	r1, r2, r2
 80039f8:	6239      	str	r1, [r7, #32]
 80039fa:	415b      	adcs	r3, r3
 80039fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80039fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a02:	4641      	mov	r1, r8
 8003a04:	1854      	adds	r4, r2, r1
 8003a06:	4649      	mov	r1, r9
 8003a08:	eb43 0501 	adc.w	r5, r3, r1
 8003a0c:	f04f 0200 	mov.w	r2, #0
 8003a10:	f04f 0300 	mov.w	r3, #0
 8003a14:	00eb      	lsls	r3, r5, #3
 8003a16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a1a:	00e2      	lsls	r2, r4, #3
 8003a1c:	4614      	mov	r4, r2
 8003a1e:	461d      	mov	r5, r3
 8003a20:	4643      	mov	r3, r8
 8003a22:	18e3      	adds	r3, r4, r3
 8003a24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a28:	464b      	mov	r3, r9
 8003a2a:	eb45 0303 	adc.w	r3, r5, r3
 8003a2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a42:	f04f 0200 	mov.w	r2, #0
 8003a46:	f04f 0300 	mov.w	r3, #0
 8003a4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a4e:	4629      	mov	r1, r5
 8003a50:	008b      	lsls	r3, r1, #2
 8003a52:	4621      	mov	r1, r4
 8003a54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a58:	4621      	mov	r1, r4
 8003a5a:	008a      	lsls	r2, r1, #2
 8003a5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a60:	f7fc fc06 	bl	8000270 <__aeabi_uldivmod>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4b60      	ldr	r3, [pc, #384]	@ (8003bec <UART_SetConfig+0x4e4>)
 8003a6a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a6e:	095b      	lsrs	r3, r3, #5
 8003a70:	011c      	lsls	r4, r3, #4
 8003a72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a76:	2200      	movs	r2, #0
 8003a78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003a80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003a84:	4642      	mov	r2, r8
 8003a86:	464b      	mov	r3, r9
 8003a88:	1891      	adds	r1, r2, r2
 8003a8a:	61b9      	str	r1, [r7, #24]
 8003a8c:	415b      	adcs	r3, r3
 8003a8e:	61fb      	str	r3, [r7, #28]
 8003a90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a94:	4641      	mov	r1, r8
 8003a96:	1851      	adds	r1, r2, r1
 8003a98:	6139      	str	r1, [r7, #16]
 8003a9a:	4649      	mov	r1, r9
 8003a9c:	414b      	adcs	r3, r1
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	f04f 0200 	mov.w	r2, #0
 8003aa4:	f04f 0300 	mov.w	r3, #0
 8003aa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003aac:	4659      	mov	r1, fp
 8003aae:	00cb      	lsls	r3, r1, #3
 8003ab0:	4651      	mov	r1, sl
 8003ab2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ab6:	4651      	mov	r1, sl
 8003ab8:	00ca      	lsls	r2, r1, #3
 8003aba:	4610      	mov	r0, r2
 8003abc:	4619      	mov	r1, r3
 8003abe:	4603      	mov	r3, r0
 8003ac0:	4642      	mov	r2, r8
 8003ac2:	189b      	adds	r3, r3, r2
 8003ac4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ac8:	464b      	mov	r3, r9
 8003aca:	460a      	mov	r2, r1
 8003acc:	eb42 0303 	adc.w	r3, r2, r3
 8003ad0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ade:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003ae0:	f04f 0200 	mov.w	r2, #0
 8003ae4:	f04f 0300 	mov.w	r3, #0
 8003ae8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003aec:	4649      	mov	r1, r9
 8003aee:	008b      	lsls	r3, r1, #2
 8003af0:	4641      	mov	r1, r8
 8003af2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003af6:	4641      	mov	r1, r8
 8003af8:	008a      	lsls	r2, r1, #2
 8003afa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003afe:	f7fc fbb7 	bl	8000270 <__aeabi_uldivmod>
 8003b02:	4602      	mov	r2, r0
 8003b04:	460b      	mov	r3, r1
 8003b06:	4611      	mov	r1, r2
 8003b08:	4b38      	ldr	r3, [pc, #224]	@ (8003bec <UART_SetConfig+0x4e4>)
 8003b0a:	fba3 2301 	umull	r2, r3, r3, r1
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	2264      	movs	r2, #100	@ 0x64
 8003b12:	fb02 f303 	mul.w	r3, r2, r3
 8003b16:	1acb      	subs	r3, r1, r3
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	3332      	adds	r3, #50	@ 0x32
 8003b1c:	4a33      	ldr	r2, [pc, #204]	@ (8003bec <UART_SetConfig+0x4e4>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b28:	441c      	add	r4, r3
 8003b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b2e:	2200      	movs	r2, #0
 8003b30:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b32:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003b38:	4642      	mov	r2, r8
 8003b3a:	464b      	mov	r3, r9
 8003b3c:	1891      	adds	r1, r2, r2
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	415b      	adcs	r3, r3
 8003b42:	60fb      	str	r3, [r7, #12]
 8003b44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b48:	4641      	mov	r1, r8
 8003b4a:	1851      	adds	r1, r2, r1
 8003b4c:	6039      	str	r1, [r7, #0]
 8003b4e:	4649      	mov	r1, r9
 8003b50:	414b      	adcs	r3, r1
 8003b52:	607b      	str	r3, [r7, #4]
 8003b54:	f04f 0200 	mov.w	r2, #0
 8003b58:	f04f 0300 	mov.w	r3, #0
 8003b5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b60:	4659      	mov	r1, fp
 8003b62:	00cb      	lsls	r3, r1, #3
 8003b64:	4651      	mov	r1, sl
 8003b66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b6a:	4651      	mov	r1, sl
 8003b6c:	00ca      	lsls	r2, r1, #3
 8003b6e:	4610      	mov	r0, r2
 8003b70:	4619      	mov	r1, r3
 8003b72:	4603      	mov	r3, r0
 8003b74:	4642      	mov	r2, r8
 8003b76:	189b      	adds	r3, r3, r2
 8003b78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b7a:	464b      	mov	r3, r9
 8003b7c:	460a      	mov	r2, r1
 8003b7e:	eb42 0303 	adc.w	r3, r2, r3
 8003b82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003b9c:	4649      	mov	r1, r9
 8003b9e:	008b      	lsls	r3, r1, #2
 8003ba0:	4641      	mov	r1, r8
 8003ba2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ba6:	4641      	mov	r1, r8
 8003ba8:	008a      	lsls	r2, r1, #2
 8003baa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003bae:	f7fc fb5f 	bl	8000270 <__aeabi_uldivmod>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bec <UART_SetConfig+0x4e4>)
 8003bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bbc:	095b      	lsrs	r3, r3, #5
 8003bbe:	2164      	movs	r1, #100	@ 0x64
 8003bc0:	fb01 f303 	mul.w	r3, r1, r3
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	011b      	lsls	r3, r3, #4
 8003bc8:	3332      	adds	r3, #50	@ 0x32
 8003bca:	4a08      	ldr	r2, [pc, #32]	@ (8003bec <UART_SetConfig+0x4e4>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	095b      	lsrs	r3, r3, #5
 8003bd2:	f003 020f 	and.w	r2, r3, #15
 8003bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4422      	add	r2, r4
 8003bde:	609a      	str	r2, [r3, #8]
}
 8003be0:	bf00      	nop
 8003be2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003be6:	46bd      	mov	sp, r7
 8003be8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bec:	51eb851f 	.word	0x51eb851f

08003bf0 <__NVIC_SetPriority>:
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	6039      	str	r1, [r7, #0]
 8003bfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	db0a      	blt.n	8003c1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	490c      	ldr	r1, [pc, #48]	@ (8003c3c <__NVIC_SetPriority+0x4c>)
 8003c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0e:	0112      	lsls	r2, r2, #4
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	440b      	add	r3, r1
 8003c14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003c18:	e00a      	b.n	8003c30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	4908      	ldr	r1, [pc, #32]	@ (8003c40 <__NVIC_SetPriority+0x50>)
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	3b04      	subs	r3, #4
 8003c28:	0112      	lsls	r2, r2, #4
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	761a      	strb	r2, [r3, #24]
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr
 8003c3c:	e000e100 	.word	0xe000e100
 8003c40:	e000ed00 	.word	0xe000ed00

08003c44 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003c48:	4b05      	ldr	r3, [pc, #20]	@ (8003c60 <SysTick_Handler+0x1c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003c4c:	f001 fd46 	bl	80056dc <xTaskGetSchedulerState>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d001      	beq.n	8003c5a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003c56:	f002 fb3f 	bl	80062d8 <xPortSysTickHandler>
  }
}
 8003c5a:	bf00      	nop
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	e000e010 	.word	0xe000e010

08003c64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003c68:	2100      	movs	r1, #0
 8003c6a:	f06f 0004 	mvn.w	r0, #4
 8003c6e:	f7ff ffbf 	bl	8003bf0 <__NVIC_SetPriority>
#endif
}
 8003c72:	bf00      	nop
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c7e:	f3ef 8305 	mrs	r3, IPSR
 8003c82:	603b      	str	r3, [r7, #0]
  return(result);
 8003c84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003c8a:	f06f 0305 	mvn.w	r3, #5
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	e00c      	b.n	8003cac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003c92:	4b0a      	ldr	r3, [pc, #40]	@ (8003cbc <osKernelInitialize+0x44>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d105      	bne.n	8003ca6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003c9a:	4b08      	ldr	r3, [pc, #32]	@ (8003cbc <osKernelInitialize+0x44>)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	607b      	str	r3, [r7, #4]
 8003ca4:	e002      	b.n	8003cac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8003caa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003cac:	687b      	ldr	r3, [r7, #4]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	20000198 	.word	0x20000198

08003cc0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cc6:	f3ef 8305 	mrs	r3, IPSR
 8003cca:	603b      	str	r3, [r7, #0]
  return(result);
 8003ccc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <osKernelStart+0x1a>
    stat = osErrorISR;
 8003cd2:	f06f 0305 	mvn.w	r3, #5
 8003cd6:	607b      	str	r3, [r7, #4]
 8003cd8:	e010      	b.n	8003cfc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003cda:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <osKernelStart+0x48>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d109      	bne.n	8003cf6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003ce2:	f7ff ffbf 	bl	8003c64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <osKernelStart+0x48>)
 8003ce8:	2202      	movs	r2, #2
 8003cea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003cec:	f001 f892 	bl	8004e14 <vTaskStartScheduler>
      stat = osOK;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	607b      	str	r3, [r7, #4]
 8003cf4:	e002      	b.n	8003cfc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003cfc:	687b      	ldr	r3, [r7, #4]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000198 	.word	0x20000198

08003d0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08e      	sub	sp, #56	@ 0x38
 8003d10:	af04      	add	r7, sp, #16
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d1c:	f3ef 8305 	mrs	r3, IPSR
 8003d20:	617b      	str	r3, [r7, #20]
  return(result);
 8003d22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d17e      	bne.n	8003e26 <osThreadNew+0x11a>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d07b      	beq.n	8003e26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003d2e:	2380      	movs	r3, #128	@ 0x80
 8003d30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003d32:	2318      	movs	r3, #24
 8003d34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003d36:	2300      	movs	r3, #0
 8003d38:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d045      	beq.n	8003dd2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d002      	beq.n	8003d54 <osThreadNew+0x48>
        name = attr->name;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d008      	beq.n	8003d7a <osThreadNew+0x6e>
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	2b38      	cmp	r3, #56	@ 0x38
 8003d6c:	d805      	bhi.n	8003d7a <osThreadNew+0x6e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <osThreadNew+0x72>
        return (NULL);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	e054      	b.n	8003e28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	089b      	lsrs	r3, r3, #2
 8003d8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00e      	beq.n	8003db4 <osThreadNew+0xa8>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	2ba7      	cmp	r3, #167	@ 0xa7
 8003d9c:	d90a      	bls.n	8003db4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d006      	beq.n	8003db4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d002      	beq.n	8003db4 <osThreadNew+0xa8>
        mem = 1;
 8003dae:	2301      	movs	r3, #1
 8003db0:	61bb      	str	r3, [r7, #24]
 8003db2:	e010      	b.n	8003dd6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10c      	bne.n	8003dd6 <osThreadNew+0xca>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d108      	bne.n	8003dd6 <osThreadNew+0xca>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <osThreadNew+0xca>
          mem = 0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	61bb      	str	r3, [r7, #24]
 8003dd0:	e001      	b.n	8003dd6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d110      	bne.n	8003dfe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003de4:	9202      	str	r2, [sp, #8]
 8003de6:	9301      	str	r3, [sp, #4]
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	6a3a      	ldr	r2, [r7, #32]
 8003df0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 fe1a 	bl	8004a2c <xTaskCreateStatic>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	e013      	b.n	8003e26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d110      	bne.n	8003e26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003e04:	6a3b      	ldr	r3, [r7, #32]
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	f107 0310 	add.w	r3, r7, #16
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	9300      	str	r3, [sp, #0]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 fe68 	bl	8004aec <xTaskCreate>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d001      	beq.n	8003e26 <osThreadNew+0x11a>
            hTask = NULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003e26:	693b      	ldr	r3, [r7, #16]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3728      	adds	r7, #40	@ 0x28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e38:	f3ef 8305 	mrs	r3, IPSR
 8003e3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <osDelay+0x1c>
    stat = osErrorISR;
 8003e44:	f06f 0305 	mvn.w	r3, #5
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	e007      	b.n	8003e5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 ffa6 	bl	8004da8 <vTaskDelay>
    }
  }

  return (stat);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4a07      	ldr	r2, [pc, #28]	@ (8003e94 <vApplicationGetIdleTaskMemory+0x2c>)
 8003e78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	4a06      	ldr	r2, [pc, #24]	@ (8003e98 <vApplicationGetIdleTaskMemory+0x30>)
 8003e7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2280      	movs	r2, #128	@ 0x80
 8003e84:	601a      	str	r2, [r3, #0]
}
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	2000019c 	.word	0x2000019c
 8003e98:	20000244 	.word	0x20000244

08003e9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4a07      	ldr	r2, [pc, #28]	@ (8003ec8 <vApplicationGetTimerTaskMemory+0x2c>)
 8003eac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4a06      	ldr	r2, [pc, #24]	@ (8003ecc <vApplicationGetTimerTaskMemory+0x30>)
 8003eb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003eba:	601a      	str	r2, [r3, #0]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	20000444 	.word	0x20000444
 8003ecc:	200004ec 	.word	0x200004ec

08003ed0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f103 0208 	add.w	r2, r3, #8
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f103 0208 	add.w	r2, r3, #8
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f103 0208 	add.w	r2, r3, #8
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b085      	sub	sp, #20
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	601a      	str	r2, [r3, #0]
}
 8003f66:	bf00      	nop
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f72:	b480      	push	{r7}
 8003f74:	b085      	sub	sp, #20
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
 8003f7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f88:	d103      	bne.n	8003f92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	e00c      	b.n	8003fac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3308      	adds	r3, #8
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	e002      	b.n	8003fa0 <vListInsert+0x2e>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d2f6      	bcs.n	8003f9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	601a      	str	r2, [r3, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6892      	ldr	r2, [r2, #8]
 8003ffa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6852      	ldr	r2, [r2, #4]
 8004004:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	429a      	cmp	r2, r3
 800400e:	d103      	bne.n	8004018 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	1e5a      	subs	r2, r3, #1
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10b      	bne.n	8004064 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800404c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004050:	f383 8811 	msr	BASEPRI, r3
 8004054:	f3bf 8f6f 	isb	sy
 8004058:	f3bf 8f4f 	dsb	sy
 800405c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800405e:	bf00      	nop
 8004060:	bf00      	nop
 8004062:	e7fd      	b.n	8004060 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004064:	f002 f8a8 	bl	80061b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004070:	68f9      	ldr	r1, [r7, #12]
 8004072:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004074:	fb01 f303 	mul.w	r3, r1, r3
 8004078:	441a      	add	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004094:	3b01      	subs	r3, #1
 8004096:	68f9      	ldr	r1, [r7, #12]
 8004098:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800409a:	fb01 f303 	mul.w	r3, r1, r3
 800409e:	441a      	add	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	22ff      	movs	r2, #255	@ 0xff
 80040a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	22ff      	movs	r2, #255	@ 0xff
 80040b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d114      	bne.n	80040e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d01a      	beq.n	80040f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	3310      	adds	r3, #16
 80040c6:	4618      	mov	r0, r3
 80040c8:	f001 f942 	bl	8005350 <xTaskRemoveFromEventList>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d012      	beq.n	80040f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80040d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004108 <xQueueGenericReset+0xd0>)
 80040d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	f3bf 8f4f 	dsb	sy
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	e009      	b.n	80040f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	3310      	adds	r3, #16
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fef1 	bl	8003ed0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	3324      	adds	r3, #36	@ 0x24
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff feec 	bl	8003ed0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80040f8:	f002 f890 	bl	800621c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80040fc:	2301      	movs	r3, #1
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	e000ed04 	.word	0xe000ed04

0800410c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800410c:	b580      	push	{r7, lr}
 800410e:	b08e      	sub	sp, #56	@ 0x38
 8004110:	af02      	add	r7, sp, #8
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
 8004118:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10b      	bne.n	8004138 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004124:	f383 8811 	msr	BASEPRI, r3
 8004128:	f3bf 8f6f 	isb	sy
 800412c:	f3bf 8f4f 	dsb	sy
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004132:	bf00      	nop
 8004134:	bf00      	nop
 8004136:	e7fd      	b.n	8004134 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10b      	bne.n	8004156 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800413e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004142:	f383 8811 	msr	BASEPRI, r3
 8004146:	f3bf 8f6f 	isb	sy
 800414a:	f3bf 8f4f 	dsb	sy
 800414e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004150:	bf00      	nop
 8004152:	bf00      	nop
 8004154:	e7fd      	b.n	8004152 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <xQueueGenericCreateStatic+0x56>
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <xQueueGenericCreateStatic+0x5a>
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <xQueueGenericCreateStatic+0x5c>
 8004166:	2300      	movs	r3, #0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800416c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004170:	f383 8811 	msr	BASEPRI, r3
 8004174:	f3bf 8f6f 	isb	sy
 8004178:	f3bf 8f4f 	dsb	sy
 800417c:	623b      	str	r3, [r7, #32]
}
 800417e:	bf00      	nop
 8004180:	bf00      	nop
 8004182:	e7fd      	b.n	8004180 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <xQueueGenericCreateStatic+0x84>
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <xQueueGenericCreateStatic+0x88>
 8004190:	2301      	movs	r3, #1
 8004192:	e000      	b.n	8004196 <xQueueGenericCreateStatic+0x8a>
 8004194:	2300      	movs	r3, #0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10b      	bne.n	80041b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800419a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800419e:	f383 8811 	msr	BASEPRI, r3
 80041a2:	f3bf 8f6f 	isb	sy
 80041a6:	f3bf 8f4f 	dsb	sy
 80041aa:	61fb      	str	r3, [r7, #28]
}
 80041ac:	bf00      	nop
 80041ae:	bf00      	nop
 80041b0:	e7fd      	b.n	80041ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80041b2:	2350      	movs	r3, #80	@ 0x50
 80041b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2b50      	cmp	r3, #80	@ 0x50
 80041ba:	d00b      	beq.n	80041d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80041bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	61bb      	str	r3, [r7, #24]
}
 80041ce:	bf00      	nop
 80041d0:	bf00      	nop
 80041d2:	e7fd      	b.n	80041d0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80041d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80041da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00d      	beq.n	80041fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80041e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80041e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80041ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	4613      	mov	r3, r2
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	68b9      	ldr	r1, [r7, #8]
 80041f6:	68f8      	ldr	r0, [r7, #12]
 80041f8:	f000 f805 	bl	8004206 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80041fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80041fe:	4618      	mov	r0, r3
 8004200:	3730      	adds	r7, #48	@ 0x30
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b084      	sub	sp, #16
 800420a:	af00      	add	r7, sp, #0
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d103      	bne.n	8004222 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	601a      	str	r2, [r3, #0]
 8004220:	e002      	b.n	8004228 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	68ba      	ldr	r2, [r7, #8]
 8004232:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004234:	2101      	movs	r1, #1
 8004236:	69b8      	ldr	r0, [r7, #24]
 8004238:	f7ff fefe 	bl	8004038 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004244:	bf00      	nop
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08e      	sub	sp, #56	@ 0x38
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800425a:	2300      	movs	r3, #0
 800425c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10b      	bne.n	8004280 <xQueueGenericSend+0x34>
	__asm volatile
 8004268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800426c:	f383 8811 	msr	BASEPRI, r3
 8004270:	f3bf 8f6f 	isb	sy
 8004274:	f3bf 8f4f 	dsb	sy
 8004278:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800427a:	bf00      	nop
 800427c:	bf00      	nop
 800427e:	e7fd      	b.n	800427c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d103      	bne.n	800428e <xQueueGenericSend+0x42>
 8004286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <xQueueGenericSend+0x46>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <xQueueGenericSend+0x48>
 8004292:	2300      	movs	r3, #0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10b      	bne.n	80042b0 <xQueueGenericSend+0x64>
	__asm volatile
 8004298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	e7fd      	b.n	80042ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d103      	bne.n	80042be <xQueueGenericSend+0x72>
 80042b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d101      	bne.n	80042c2 <xQueueGenericSend+0x76>
 80042be:	2301      	movs	r3, #1
 80042c0:	e000      	b.n	80042c4 <xQueueGenericSend+0x78>
 80042c2:	2300      	movs	r3, #0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d10b      	bne.n	80042e0 <xQueueGenericSend+0x94>
	__asm volatile
 80042c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042cc:	f383 8811 	msr	BASEPRI, r3
 80042d0:	f3bf 8f6f 	isb	sy
 80042d4:	f3bf 8f4f 	dsb	sy
 80042d8:	623b      	str	r3, [r7, #32]
}
 80042da:	bf00      	nop
 80042dc:	bf00      	nop
 80042de:	e7fd      	b.n	80042dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042e0:	f001 f9fc 	bl	80056dc <xTaskGetSchedulerState>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d102      	bne.n	80042f0 <xQueueGenericSend+0xa4>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <xQueueGenericSend+0xa8>
 80042f0:	2301      	movs	r3, #1
 80042f2:	e000      	b.n	80042f6 <xQueueGenericSend+0xaa>
 80042f4:	2300      	movs	r3, #0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10b      	bne.n	8004312 <xQueueGenericSend+0xc6>
	__asm volatile
 80042fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fe:	f383 8811 	msr	BASEPRI, r3
 8004302:	f3bf 8f6f 	isb	sy
 8004306:	f3bf 8f4f 	dsb	sy
 800430a:	61fb      	str	r3, [r7, #28]
}
 800430c:	bf00      	nop
 800430e:	bf00      	nop
 8004310:	e7fd      	b.n	800430e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004312:	f001 ff51 	bl	80061b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004318:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800431a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800431c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431e:	429a      	cmp	r2, r3
 8004320:	d302      	bcc.n	8004328 <xQueueGenericSend+0xdc>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b02      	cmp	r3, #2
 8004326:	d129      	bne.n	800437c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800432e:	f000 fa0f 	bl	8004750 <prvCopyDataToQueue>
 8004332:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	2b00      	cmp	r3, #0
 800433a:	d010      	beq.n	800435e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800433c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800433e:	3324      	adds	r3, #36	@ 0x24
 8004340:	4618      	mov	r0, r3
 8004342:	f001 f805 	bl	8005350 <xTaskRemoveFromEventList>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d013      	beq.n	8004374 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800434c:	4b3f      	ldr	r3, [pc, #252]	@ (800444c <xQueueGenericSend+0x200>)
 800434e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	e00a      	b.n	8004374 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800435e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004364:	4b39      	ldr	r3, [pc, #228]	@ (800444c <xQueueGenericSend+0x200>)
 8004366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004374:	f001 ff52 	bl	800621c <vPortExitCritical>
				return pdPASS;
 8004378:	2301      	movs	r3, #1
 800437a:	e063      	b.n	8004444 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d103      	bne.n	800438a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004382:	f001 ff4b 	bl	800621c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004386:	2300      	movs	r3, #0
 8004388:	e05c      	b.n	8004444 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800438a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800438c:	2b00      	cmp	r3, #0
 800438e:	d106      	bne.n	800439e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004390:	f107 0314 	add.w	r3, r7, #20
 8004394:	4618      	mov	r0, r3
 8004396:	f001 f83f 	bl	8005418 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800439a:	2301      	movs	r3, #1
 800439c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800439e:	f001 ff3d 	bl	800621c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043a2:	f000 fda7 	bl	8004ef4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043a6:	f001 ff07 	bl	80061b8 <vPortEnterCritical>
 80043aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043b0:	b25b      	sxtb	r3, r3
 80043b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b6:	d103      	bne.n	80043c0 <xQueueGenericSend+0x174>
 80043b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043c6:	b25b      	sxtb	r3, r3
 80043c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043cc:	d103      	bne.n	80043d6 <xQueueGenericSend+0x18a>
 80043ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043d6:	f001 ff21 	bl	800621c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043da:	1d3a      	adds	r2, r7, #4
 80043dc:	f107 0314 	add.w	r3, r7, #20
 80043e0:	4611      	mov	r1, r2
 80043e2:	4618      	mov	r0, r3
 80043e4:	f001 f82e 	bl	8005444 <xTaskCheckForTimeOut>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d124      	bne.n	8004438 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80043ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043f0:	f000 faa6 	bl	8004940 <prvIsQueueFull>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d018      	beq.n	800442c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80043fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fc:	3310      	adds	r3, #16
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	4611      	mov	r1, r2
 8004402:	4618      	mov	r0, r3
 8004404:	f000 ff52 	bl	80052ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800440a:	f000 fa31 	bl	8004870 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800440e:	f000 fd7f 	bl	8004f10 <xTaskResumeAll>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	f47f af7c 	bne.w	8004312 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800441a:	4b0c      	ldr	r3, [pc, #48]	@ (800444c <xQueueGenericSend+0x200>)
 800441c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	f3bf 8f4f 	dsb	sy
 8004426:	f3bf 8f6f 	isb	sy
 800442a:	e772      	b.n	8004312 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800442c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800442e:	f000 fa1f 	bl	8004870 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004432:	f000 fd6d 	bl	8004f10 <xTaskResumeAll>
 8004436:	e76c      	b.n	8004312 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004438:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800443a:	f000 fa19 	bl	8004870 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800443e:	f000 fd67 	bl	8004f10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004442:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004444:	4618      	mov	r0, r3
 8004446:	3738      	adds	r7, #56	@ 0x38
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	e000ed04 	.word	0xe000ed04

08004450 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b090      	sub	sp, #64	@ 0x40
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
 800445c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10b      	bne.n	8004480 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446c:	f383 8811 	msr	BASEPRI, r3
 8004470:	f3bf 8f6f 	isb	sy
 8004474:	f3bf 8f4f 	dsb	sy
 8004478:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800447a:	bf00      	nop
 800447c:	bf00      	nop
 800447e:	e7fd      	b.n	800447c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d103      	bne.n	800448e <xQueueGenericSendFromISR+0x3e>
 8004486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <xQueueGenericSendFromISR+0x42>
 800448e:	2301      	movs	r3, #1
 8004490:	e000      	b.n	8004494 <xQueueGenericSendFromISR+0x44>
 8004492:	2300      	movs	r3, #0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80044aa:	bf00      	nop
 80044ac:	bf00      	nop
 80044ae:	e7fd      	b.n	80044ac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d103      	bne.n	80044be <xQueueGenericSendFromISR+0x6e>
 80044b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <xQueueGenericSendFromISR+0x72>
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <xQueueGenericSendFromISR+0x74>
 80044c2:	2300      	movs	r3, #0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	623b      	str	r3, [r7, #32]
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044e0:	f001 ff4a 	bl	8006378 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80044e4:	f3ef 8211 	mrs	r2, BASEPRI
 80044e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	61fa      	str	r2, [r7, #28]
 80044fa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80044fc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044fe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004502:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004508:	429a      	cmp	r2, r3
 800450a:	d302      	bcc.n	8004512 <xQueueGenericSendFromISR+0xc2>
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d12f      	bne.n	8004572 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004514:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004518:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800451c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800451e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004520:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	68b9      	ldr	r1, [r7, #8]
 8004526:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004528:	f000 f912 	bl	8004750 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800452c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004534:	d112      	bne.n	800455c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	2b00      	cmp	r3, #0
 800453c:	d016      	beq.n	800456c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800453e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004540:	3324      	adds	r3, #36	@ 0x24
 8004542:	4618      	mov	r0, r3
 8004544:	f000 ff04 	bl	8005350 <xTaskRemoveFromEventList>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00e      	beq.n	800456c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00b      	beq.n	800456c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	e007      	b.n	800456c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800455c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004560:	3301      	adds	r3, #1
 8004562:	b2db      	uxtb	r3, r3
 8004564:	b25a      	sxtb	r2, r3
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800456c:	2301      	movs	r3, #1
 800456e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004570:	e001      	b.n	8004576 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004572:	2300      	movs	r3, #0
 8004574:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004578:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004580:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004584:	4618      	mov	r0, r3
 8004586:	3740      	adds	r7, #64	@ 0x40
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08c      	sub	sp, #48	@ 0x30
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004598:	2300      	movs	r3, #0
 800459a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80045a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10b      	bne.n	80045be <xQueueReceive+0x32>
	__asm volatile
 80045a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	623b      	str	r3, [r7, #32]
}
 80045b8:	bf00      	nop
 80045ba:	bf00      	nop
 80045bc:	e7fd      	b.n	80045ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d103      	bne.n	80045cc <xQueueReceive+0x40>
 80045c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <xQueueReceive+0x44>
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <xQueueReceive+0x46>
 80045d0:	2300      	movs	r3, #0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10b      	bne.n	80045ee <xQueueReceive+0x62>
	__asm volatile
 80045d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045da:	f383 8811 	msr	BASEPRI, r3
 80045de:	f3bf 8f6f 	isb	sy
 80045e2:	f3bf 8f4f 	dsb	sy
 80045e6:	61fb      	str	r3, [r7, #28]
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	e7fd      	b.n	80045ea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045ee:	f001 f875 	bl	80056dc <xTaskGetSchedulerState>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d102      	bne.n	80045fe <xQueueReceive+0x72>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <xQueueReceive+0x76>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <xQueueReceive+0x78>
 8004602:	2300      	movs	r3, #0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10b      	bne.n	8004620 <xQueueReceive+0x94>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	61bb      	str	r3, [r7, #24]
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004620:	f001 fdca 	bl	80061b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004628:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	2b00      	cmp	r3, #0
 800462e:	d01f      	beq.n	8004670 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004634:	f000 f8f6 	bl	8004824 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463a:	1e5a      	subs	r2, r3, #1
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00f      	beq.n	8004668 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464a:	3310      	adds	r3, #16
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fe7f 	bl	8005350 <xTaskRemoveFromEventList>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004658:	4b3c      	ldr	r3, [pc, #240]	@ (800474c <xQueueReceive+0x1c0>)
 800465a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004668:	f001 fdd8 	bl	800621c <vPortExitCritical>
				return pdPASS;
 800466c:	2301      	movs	r3, #1
 800466e:	e069      	b.n	8004744 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d103      	bne.n	800467e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004676:	f001 fdd1 	bl	800621c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800467a:	2300      	movs	r3, #0
 800467c:	e062      	b.n	8004744 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800467e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004680:	2b00      	cmp	r3, #0
 8004682:	d106      	bne.n	8004692 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004684:	f107 0310 	add.w	r3, r7, #16
 8004688:	4618      	mov	r0, r3
 800468a:	f000 fec5 	bl	8005418 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800468e:	2301      	movs	r3, #1
 8004690:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004692:	f001 fdc3 	bl	800621c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004696:	f000 fc2d 	bl	8004ef4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800469a:	f001 fd8d 	bl	80061b8 <vPortEnterCritical>
 800469e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046a4:	b25b      	sxtb	r3, r3
 80046a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046aa:	d103      	bne.n	80046b4 <xQueueReceive+0x128>
 80046ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046ba:	b25b      	sxtb	r3, r3
 80046bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c0:	d103      	bne.n	80046ca <xQueueReceive+0x13e>
 80046c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046ca:	f001 fda7 	bl	800621c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046ce:	1d3a      	adds	r2, r7, #4
 80046d0:	f107 0310 	add.w	r3, r7, #16
 80046d4:	4611      	mov	r1, r2
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 feb4 	bl	8005444 <xTaskCheckForTimeOut>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d123      	bne.n	800472a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046e4:	f000 f916 	bl	8004914 <prvIsQueueEmpty>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d017      	beq.n	800471e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f0:	3324      	adds	r3, #36	@ 0x24
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	4611      	mov	r1, r2
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 fdd8 	bl	80052ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80046fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046fe:	f000 f8b7 	bl	8004870 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004702:	f000 fc05 	bl	8004f10 <xTaskResumeAll>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d189      	bne.n	8004620 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800470c:	4b0f      	ldr	r3, [pc, #60]	@ (800474c <xQueueReceive+0x1c0>)
 800470e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	e780      	b.n	8004620 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800471e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004720:	f000 f8a6 	bl	8004870 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004724:	f000 fbf4 	bl	8004f10 <xTaskResumeAll>
 8004728:	e77a      	b.n	8004620 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800472a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800472c:	f000 f8a0 	bl	8004870 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004730:	f000 fbee 	bl	8004f10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004734:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004736:	f000 f8ed 	bl	8004914 <prvIsQueueEmpty>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	f43f af6f 	beq.w	8004620 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004742:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004744:	4618      	mov	r0, r3
 8004746:	3730      	adds	r7, #48	@ 0x30
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	e000ed04 	.word	0xe000ed04

08004750 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800475c:	2300      	movs	r3, #0
 800475e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004764:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10d      	bne.n	800478a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d14d      	bne.n	8004812 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	4618      	mov	r0, r3
 800477c:	f000 ffcc 	bl	8005718 <xTaskPriorityDisinherit>
 8004780:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	609a      	str	r2, [r3, #8]
 8004788:	e043      	b.n	8004812 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d119      	bne.n	80047c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6858      	ldr	r0, [r3, #4]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004798:	461a      	mov	r2, r3
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	f002 fb21 	bl	8006de2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a8:	441a      	add	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d32b      	bcc.n	8004812 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	605a      	str	r2, [r3, #4]
 80047c2:	e026      	b.n	8004812 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	68d8      	ldr	r0, [r3, #12]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047cc:	461a      	mov	r2, r3
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	f002 fb07 	bl	8006de2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	68da      	ldr	r2, [r3, #12]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047dc:	425b      	negs	r3, r3
 80047de:	441a      	add	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	68da      	ldr	r2, [r3, #12]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d207      	bcs.n	8004800 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	689a      	ldr	r2, [r3, #8]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f8:	425b      	negs	r3, r3
 80047fa:	441a      	add	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b02      	cmp	r3, #2
 8004804:	d105      	bne.n	8004812 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	3b01      	subs	r3, #1
 8004810:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1c5a      	adds	r2, r3, #1
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800481a:	697b      	ldr	r3, [r7, #20]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d018      	beq.n	8004868 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	441a      	add	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68da      	ldr	r2, [r3, #12]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	429a      	cmp	r2, r3
 800484e:	d303      	bcc.n	8004858 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68d9      	ldr	r1, [r3, #12]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004860:	461a      	mov	r2, r3
 8004862:	6838      	ldr	r0, [r7, #0]
 8004864:	f002 fabd 	bl	8006de2 <memcpy>
	}
}
 8004868:	bf00      	nop
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004878:	f001 fc9e 	bl	80061b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004882:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004884:	e011      	b.n	80048aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488a:	2b00      	cmp	r3, #0
 800488c:	d012      	beq.n	80048b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	3324      	adds	r3, #36	@ 0x24
 8004892:	4618      	mov	r0, r3
 8004894:	f000 fd5c 	bl	8005350 <xTaskRemoveFromEventList>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800489e:	f000 fe35 	bl	800550c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80048aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	dce9      	bgt.n	8004886 <prvUnlockQueue+0x16>
 80048b2:	e000      	b.n	80048b6 <prvUnlockQueue+0x46>
					break;
 80048b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	22ff      	movs	r2, #255	@ 0xff
 80048ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80048be:	f001 fcad 	bl	800621c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80048c2:	f001 fc79 	bl	80061b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80048ce:	e011      	b.n	80048f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d012      	beq.n	80048fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	3310      	adds	r3, #16
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 fd37 	bl	8005350 <xTaskRemoveFromEventList>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80048e8:	f000 fe10 	bl	800550c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80048ec:	7bbb      	ldrb	r3, [r7, #14]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80048f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	dce9      	bgt.n	80048d0 <prvUnlockQueue+0x60>
 80048fc:	e000      	b.n	8004900 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80048fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	22ff      	movs	r2, #255	@ 0xff
 8004904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004908:	f001 fc88 	bl	800621c <vPortExitCritical>
}
 800490c:	bf00      	nop
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800491c:	f001 fc4c 	bl	80061b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004928:	2301      	movs	r3, #1
 800492a:	60fb      	str	r3, [r7, #12]
 800492c:	e001      	b.n	8004932 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800492e:	2300      	movs	r3, #0
 8004930:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004932:	f001 fc73 	bl	800621c <vPortExitCritical>

	return xReturn;
 8004936:	68fb      	ldr	r3, [r7, #12]
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004948:	f001 fc36 	bl	80061b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004954:	429a      	cmp	r2, r3
 8004956:	d102      	bne.n	800495e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004958:	2301      	movs	r3, #1
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	e001      	b.n	8004962 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800495e:	2300      	movs	r3, #0
 8004960:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004962:	f001 fc5b 	bl	800621c <vPortExitCritical>

	return xReturn;
 8004966:	68fb      	ldr	r3, [r7, #12]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800497a:	2300      	movs	r3, #0
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	e014      	b.n	80049aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004980:	4a0f      	ldr	r2, [pc, #60]	@ (80049c0 <vQueueAddToRegistry+0x50>)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10b      	bne.n	80049a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800498c:	490c      	ldr	r1, [pc, #48]	@ (80049c0 <vQueueAddToRegistry+0x50>)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004996:	4a0a      	ldr	r2, [pc, #40]	@ (80049c0 <vQueueAddToRegistry+0x50>)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	4413      	add	r3, r2
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80049a2:	e006      	b.n	80049b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	3301      	adds	r3, #1
 80049a8:	60fb      	str	r3, [r7, #12]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2b07      	cmp	r3, #7
 80049ae:	d9e7      	bls.n	8004980 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	200008ec 	.word	0x200008ec

080049c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80049d4:	f001 fbf0 	bl	80061b8 <vPortEnterCritical>
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049de:	b25b      	sxtb	r3, r3
 80049e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e4:	d103      	bne.n	80049ee <vQueueWaitForMessageRestricted+0x2a>
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049f4:	b25b      	sxtb	r3, r3
 80049f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fa:	d103      	bne.n	8004a04 <vQueueWaitForMessageRestricted+0x40>
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a04:	f001 fc0a 	bl	800621c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d106      	bne.n	8004a1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	3324      	adds	r3, #36	@ 0x24
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	68b9      	ldr	r1, [r7, #8]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 fc6d 	bl	80052f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004a1e:	6978      	ldr	r0, [r7, #20]
 8004a20:	f7ff ff26 	bl	8004870 <prvUnlockQueue>
	}
 8004a24:	bf00      	nop
 8004a26:	3718      	adds	r7, #24
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08e      	sub	sp, #56	@ 0x38
 8004a30:	af04      	add	r7, sp, #16
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
 8004a38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d10b      	bne.n	8004a58 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	623b      	str	r3, [r7, #32]
}
 8004a52:	bf00      	nop
 8004a54:	bf00      	nop
 8004a56:	e7fd      	b.n	8004a54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10b      	bne.n	8004a76 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a62:	f383 8811 	msr	BASEPRI, r3
 8004a66:	f3bf 8f6f 	isb	sy
 8004a6a:	f3bf 8f4f 	dsb	sy
 8004a6e:	61fb      	str	r3, [r7, #28]
}
 8004a70:	bf00      	nop
 8004a72:	bf00      	nop
 8004a74:	e7fd      	b.n	8004a72 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004a76:	23a8      	movs	r3, #168	@ 0xa8
 8004a78:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	2ba8      	cmp	r3, #168	@ 0xa8
 8004a7e:	d00b      	beq.n	8004a98 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a84:	f383 8811 	msr	BASEPRI, r3
 8004a88:	f3bf 8f6f 	isb	sy
 8004a8c:	f3bf 8f4f 	dsb	sy
 8004a90:	61bb      	str	r3, [r7, #24]
}
 8004a92:	bf00      	nop
 8004a94:	bf00      	nop
 8004a96:	e7fd      	b.n	8004a94 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004a98:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d01e      	beq.n	8004ade <xTaskCreateStatic+0xb2>
 8004aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d01b      	beq.n	8004ade <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004aae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ab8:	2300      	movs	r3, #0
 8004aba:	9303      	str	r3, [sp, #12]
 8004abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abe:	9302      	str	r3, [sp, #8]
 8004ac0:	f107 0314 	add.w	r3, r7, #20
 8004ac4:	9301      	str	r3, [sp, #4]
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac8:	9300      	str	r3, [sp, #0]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	68b9      	ldr	r1, [r7, #8]
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 f851 	bl	8004b78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ad6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ad8:	f000 f8f6 	bl	8004cc8 <prvAddNewTaskToReadyList>
 8004adc:	e001      	b.n	8004ae2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ae2:	697b      	ldr	r3, [r7, #20]
	}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3728      	adds	r7, #40	@ 0x28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b08c      	sub	sp, #48	@ 0x30
 8004af0:	af04      	add	r7, sp, #16
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	603b      	str	r3, [r7, #0]
 8004af8:	4613      	mov	r3, r2
 8004afa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4618      	mov	r0, r3
 8004b02:	f001 fc7b 	bl	80063fc <pvPortMalloc>
 8004b06:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00e      	beq.n	8004b2c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004b0e:	20a8      	movs	r0, #168	@ 0xa8
 8004b10:	f001 fc74 	bl	80063fc <pvPortMalloc>
 8004b14:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d003      	beq.n	8004b24 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b22:	e005      	b.n	8004b30 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004b24:	6978      	ldr	r0, [r7, #20]
 8004b26:	f001 fd37 	bl	8006598 <vPortFree>
 8004b2a:	e001      	b.n	8004b30 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d017      	beq.n	8004b66 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b3e:	88fa      	ldrh	r2, [r7, #6]
 8004b40:	2300      	movs	r3, #0
 8004b42:	9303      	str	r3, [sp, #12]
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	9302      	str	r3, [sp, #8]
 8004b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4a:	9301      	str	r3, [sp, #4]
 8004b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	68b9      	ldr	r1, [r7, #8]
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f80f 	bl	8004b78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b5a:	69f8      	ldr	r0, [r7, #28]
 8004b5c:	f000 f8b4 	bl	8004cc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b60:	2301      	movs	r3, #1
 8004b62:	61bb      	str	r3, [r7, #24]
 8004b64:	e002      	b.n	8004b6c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b66:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004b6c:	69bb      	ldr	r3, [r7, #24]
	}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3720      	adds	r7, #32
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
	...

08004b78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b088      	sub	sp, #32
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
 8004b84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b88:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	461a      	mov	r2, r3
 8004b90:	21a5      	movs	r1, #165	@ 0xa5
 8004b92:	f002 f84d 	bl	8006c30 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f023 0307 	bic.w	r3, r3, #7
 8004bae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	f003 0307 	and.w	r3, r3, #7
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00b      	beq.n	8004bd2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bbe:	f383 8811 	msr	BASEPRI, r3
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	617b      	str	r3, [r7, #20]
}
 8004bcc:	bf00      	nop
 8004bce:	bf00      	nop
 8004bd0:	e7fd      	b.n	8004bce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d01f      	beq.n	8004c18 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bd8:	2300      	movs	r3, #0
 8004bda:	61fb      	str	r3, [r7, #28]
 8004bdc:	e012      	b.n	8004c04 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	4413      	add	r3, r2
 8004be4:	7819      	ldrb	r1, [r3, #0]
 8004be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	4413      	add	r3, r2
 8004bec:	3334      	adds	r3, #52	@ 0x34
 8004bee:	460a      	mov	r2, r1
 8004bf0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	4413      	add	r3, r2
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d006      	beq.n	8004c0c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	3301      	adds	r3, #1
 8004c02:	61fb      	str	r3, [r7, #28]
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b0f      	cmp	r3, #15
 8004c08:	d9e9      	bls.n	8004bde <prvInitialiseNewTask+0x66>
 8004c0a:	e000      	b.n	8004c0e <prvInitialiseNewTask+0x96>
			{
				break;
 8004c0c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c16:	e003      	b.n	8004c20 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c22:	2b37      	cmp	r3, #55	@ 0x37
 8004c24:	d901      	bls.n	8004c2a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004c26:	2337      	movs	r3, #55	@ 0x37
 8004c28:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c34:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c38:	2200      	movs	r2, #0
 8004c3a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c3e:	3304      	adds	r3, #4
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff f965 	bl	8003f10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c48:	3318      	adds	r3, #24
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff f960 	bl	8003f10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c54:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c58:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c64:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c78:	3354      	adds	r3, #84	@ 0x54
 8004c7a:	224c      	movs	r2, #76	@ 0x4c
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f001 ffd6 	bl	8006c30 <memset>
 8004c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c86:	4a0d      	ldr	r2, [pc, #52]	@ (8004cbc <prvInitialiseNewTask+0x144>)
 8004c88:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004cc0 <prvInitialiseNewTask+0x148>)
 8004c8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c92:	4a0c      	ldr	r2, [pc, #48]	@ (8004cc4 <prvInitialiseNewTask+0x14c>)
 8004c94:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	68f9      	ldr	r1, [r7, #12]
 8004c9a:	69b8      	ldr	r0, [r7, #24]
 8004c9c:	f001 f95a 	bl	8005f54 <pxPortInitialiseStack>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d002      	beq.n	8004cb2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cb2:	bf00      	nop
 8004cb4:	3720      	adds	r7, #32
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	20004b80 	.word	0x20004b80
 8004cc0:	20004be8 	.word	0x20004be8
 8004cc4:	20004c50 	.word	0x20004c50

08004cc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004cd0:	f001 fa72 	bl	80061b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8004d8c <prvAddNewTaskToReadyList+0xc4>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	4a2c      	ldr	r2, [pc, #176]	@ (8004d8c <prvAddNewTaskToReadyList+0xc4>)
 8004cdc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004cde:	4b2c      	ldr	r3, [pc, #176]	@ (8004d90 <prvAddNewTaskToReadyList+0xc8>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d109      	bne.n	8004cfa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ce6:	4a2a      	ldr	r2, [pc, #168]	@ (8004d90 <prvAddNewTaskToReadyList+0xc8>)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004cec:	4b27      	ldr	r3, [pc, #156]	@ (8004d8c <prvAddNewTaskToReadyList+0xc4>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d110      	bne.n	8004d16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004cf4:	f000 fc2e 	bl	8005554 <prvInitialiseTaskLists>
 8004cf8:	e00d      	b.n	8004d16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004cfa:	4b26      	ldr	r3, [pc, #152]	@ (8004d94 <prvAddNewTaskToReadyList+0xcc>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d109      	bne.n	8004d16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d02:	4b23      	ldr	r3, [pc, #140]	@ (8004d90 <prvAddNewTaskToReadyList+0xc8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d802      	bhi.n	8004d16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004d10:	4a1f      	ldr	r2, [pc, #124]	@ (8004d90 <prvAddNewTaskToReadyList+0xc8>)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d16:	4b20      	ldr	r3, [pc, #128]	@ (8004d98 <prvAddNewTaskToReadyList+0xd0>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8004d98 <prvAddNewTaskToReadyList+0xd0>)
 8004d1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004d20:	4b1d      	ldr	r3, [pc, #116]	@ (8004d98 <prvAddNewTaskToReadyList+0xd0>)
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d9c <prvAddNewTaskToReadyList+0xd4>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d903      	bls.n	8004d3c <prvAddNewTaskToReadyList+0x74>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d38:	4a18      	ldr	r2, [pc, #96]	@ (8004d9c <prvAddNewTaskToReadyList+0xd4>)
 8004d3a:	6013      	str	r3, [r2, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d40:	4613      	mov	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	4413      	add	r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4a15      	ldr	r2, [pc, #84]	@ (8004da0 <prvAddNewTaskToReadyList+0xd8>)
 8004d4a:	441a      	add	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	4619      	mov	r1, r3
 8004d52:	4610      	mov	r0, r2
 8004d54:	f7ff f8e9 	bl	8003f2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004d58:	f001 fa60 	bl	800621c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d94 <prvAddNewTaskToReadyList+0xcc>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00e      	beq.n	8004d82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004d64:	4b0a      	ldr	r3, [pc, #40]	@ (8004d90 <prvAddNewTaskToReadyList+0xc8>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d207      	bcs.n	8004d82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004d72:	4b0c      	ldr	r3, [pc, #48]	@ (8004da4 <prvAddNewTaskToReadyList+0xdc>)
 8004d74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d82:	bf00      	nop
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	20000e00 	.word	0x20000e00
 8004d90:	2000092c 	.word	0x2000092c
 8004d94:	20000e0c 	.word	0x20000e0c
 8004d98:	20000e1c 	.word	0x20000e1c
 8004d9c:	20000e08 	.word	0x20000e08
 8004da0:	20000930 	.word	0x20000930
 8004da4:	e000ed04 	.word	0xe000ed04

08004da8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d018      	beq.n	8004dec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004dba:	4b14      	ldr	r3, [pc, #80]	@ (8004e0c <vTaskDelay+0x64>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00b      	beq.n	8004dda <vTaskDelay+0x32>
	__asm volatile
 8004dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc6:	f383 8811 	msr	BASEPRI, r3
 8004dca:	f3bf 8f6f 	isb	sy
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	60bb      	str	r3, [r7, #8]
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop
 8004dd8:	e7fd      	b.n	8004dd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004dda:	f000 f88b 	bl	8004ef4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004dde:	2100      	movs	r1, #0
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 fd09 	bl	80057f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004de6:	f000 f893 	bl	8004f10 <xTaskResumeAll>
 8004dea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d107      	bne.n	8004e02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004df2:	4b07      	ldr	r3, [pc, #28]	@ (8004e10 <vTaskDelay+0x68>)
 8004df4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	f3bf 8f4f 	dsb	sy
 8004dfe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e02:	bf00      	nop
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	20000e28 	.word	0x20000e28
 8004e10:	e000ed04 	.word	0xe000ed04

08004e14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b08a      	sub	sp, #40	@ 0x28
 8004e18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e22:	463a      	mov	r2, r7
 8004e24:	1d39      	adds	r1, r7, #4
 8004e26:	f107 0308 	add.w	r3, r7, #8
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff f81c 	bl	8003e68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e30:	6839      	ldr	r1, [r7, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	9202      	str	r2, [sp, #8]
 8004e38:	9301      	str	r3, [sp, #4]
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	460a      	mov	r2, r1
 8004e42:	4924      	ldr	r1, [pc, #144]	@ (8004ed4 <vTaskStartScheduler+0xc0>)
 8004e44:	4824      	ldr	r0, [pc, #144]	@ (8004ed8 <vTaskStartScheduler+0xc4>)
 8004e46:	f7ff fdf1 	bl	8004a2c <xTaskCreateStatic>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	4a23      	ldr	r2, [pc, #140]	@ (8004edc <vTaskStartScheduler+0xc8>)
 8004e4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e50:	4b22      	ldr	r3, [pc, #136]	@ (8004edc <vTaskStartScheduler+0xc8>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	e001      	b.n	8004e62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d102      	bne.n	8004e6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004e68:	f000 fd1a 	bl	80058a0 <xTimerCreateTimerTask>
 8004e6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d11b      	bne.n	8004eac <vTaskStartScheduler+0x98>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	613b      	str	r3, [r7, #16]
}
 8004e86:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e88:	4b15      	ldr	r3, [pc, #84]	@ (8004ee0 <vTaskStartScheduler+0xcc>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	3354      	adds	r3, #84	@ 0x54
 8004e8e:	4a15      	ldr	r2, [pc, #84]	@ (8004ee4 <vTaskStartScheduler+0xd0>)
 8004e90:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004e92:	4b15      	ldr	r3, [pc, #84]	@ (8004ee8 <vTaskStartScheduler+0xd4>)
 8004e94:	f04f 32ff 	mov.w	r2, #4294967295
 8004e98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004e9a:	4b14      	ldr	r3, [pc, #80]	@ (8004eec <vTaskStartScheduler+0xd8>)
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ea0:	4b13      	ldr	r3, [pc, #76]	@ (8004ef0 <vTaskStartScheduler+0xdc>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004ea6:	f001 f8e3 	bl	8006070 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004eaa:	e00f      	b.n	8004ecc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb2:	d10b      	bne.n	8004ecc <vTaskStartScheduler+0xb8>
	__asm volatile
 8004eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	60fb      	str	r3, [r7, #12]
}
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <vTaskStartScheduler+0xb4>
}
 8004ecc:	bf00      	nop
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	08007bb8 	.word	0x08007bb8
 8004ed8:	08005525 	.word	0x08005525
 8004edc:	20000e24 	.word	0x20000e24
 8004ee0:	2000092c 	.word	0x2000092c
 8004ee4:	2000001c 	.word	0x2000001c
 8004ee8:	20000e20 	.word	0x20000e20
 8004eec:	20000e0c 	.word	0x20000e0c
 8004ef0:	20000e04 	.word	0x20000e04

08004ef4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ef8:	4b04      	ldr	r3, [pc, #16]	@ (8004f0c <vTaskSuspendAll+0x18>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3301      	adds	r3, #1
 8004efe:	4a03      	ldr	r2, [pc, #12]	@ (8004f0c <vTaskSuspendAll+0x18>)
 8004f00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004f02:	bf00      	nop
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr
 8004f0c:	20000e28 	.word	0x20000e28

08004f10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f1e:	4b42      	ldr	r3, [pc, #264]	@ (8005028 <xTaskResumeAll+0x118>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10b      	bne.n	8004f3e <xTaskResumeAll+0x2e>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	603b      	str	r3, [r7, #0]
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f3e:	f001 f93b 	bl	80061b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f42:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <xTaskResumeAll+0x118>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	4a37      	ldr	r2, [pc, #220]	@ (8005028 <xTaskResumeAll+0x118>)
 8004f4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f4c:	4b36      	ldr	r3, [pc, #216]	@ (8005028 <xTaskResumeAll+0x118>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d162      	bne.n	800501a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f54:	4b35      	ldr	r3, [pc, #212]	@ (800502c <xTaskResumeAll+0x11c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d05e      	beq.n	800501a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f5c:	e02f      	b.n	8004fbe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f5e:	4b34      	ldr	r3, [pc, #208]	@ (8005030 <xTaskResumeAll+0x120>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	3318      	adds	r3, #24
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7ff f83a 	bl	8003fe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	3304      	adds	r3, #4
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7ff f835 	bl	8003fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f7e:	4b2d      	ldr	r3, [pc, #180]	@ (8005034 <xTaskResumeAll+0x124>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d903      	bls.n	8004f8e <xTaskResumeAll+0x7e>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8a:	4a2a      	ldr	r2, [pc, #168]	@ (8005034 <xTaskResumeAll+0x124>)
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f92:	4613      	mov	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	4413      	add	r3, r2
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4a27      	ldr	r2, [pc, #156]	@ (8005038 <xTaskResumeAll+0x128>)
 8004f9c:	441a      	add	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	f7fe ffc0 	bl	8003f2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fae:	4b23      	ldr	r3, [pc, #140]	@ (800503c <xTaskResumeAll+0x12c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d302      	bcc.n	8004fbe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004fb8:	4b21      	ldr	r3, [pc, #132]	@ (8005040 <xTaskResumeAll+0x130>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8005030 <xTaskResumeAll+0x120>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1cb      	bne.n	8004f5e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004fcc:	f000 fb66 	bl	800569c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8005044 <xTaskResumeAll+0x134>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d010      	beq.n	8004ffe <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004fdc:	f000 f846 	bl	800506c <xTaskIncrementTick>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004fe6:	4b16      	ldr	r3, [pc, #88]	@ (8005040 <xTaskResumeAll+0x130>)
 8004fe8:	2201      	movs	r2, #1
 8004fea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1f1      	bne.n	8004fdc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004ff8:	4b12      	ldr	r3, [pc, #72]	@ (8005044 <xTaskResumeAll+0x134>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004ffe:	4b10      	ldr	r3, [pc, #64]	@ (8005040 <xTaskResumeAll+0x130>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d009      	beq.n	800501a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005006:	2301      	movs	r3, #1
 8005008:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800500a:	4b0f      	ldr	r3, [pc, #60]	@ (8005048 <xTaskResumeAll+0x138>)
 800500c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800501a:	f001 f8ff 	bl	800621c <vPortExitCritical>

	return xAlreadyYielded;
 800501e:	68bb      	ldr	r3, [r7, #8]
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	20000e28 	.word	0x20000e28
 800502c:	20000e00 	.word	0x20000e00
 8005030:	20000dc0 	.word	0x20000dc0
 8005034:	20000e08 	.word	0x20000e08
 8005038:	20000930 	.word	0x20000930
 800503c:	2000092c 	.word	0x2000092c
 8005040:	20000e14 	.word	0x20000e14
 8005044:	20000e10 	.word	0x20000e10
 8005048:	e000ed04 	.word	0xe000ed04

0800504c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005052:	4b05      	ldr	r3, [pc, #20]	@ (8005068 <xTaskGetTickCount+0x1c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005058:	687b      	ldr	r3, [r7, #4]
}
 800505a:	4618      	mov	r0, r3
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000e04 	.word	0x20000e04

0800506c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005076:	4b4f      	ldr	r3, [pc, #316]	@ (80051b4 <xTaskIncrementTick+0x148>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	f040 8090 	bne.w	80051a0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005080:	4b4d      	ldr	r3, [pc, #308]	@ (80051b8 <xTaskIncrementTick+0x14c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	3301      	adds	r3, #1
 8005086:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005088:	4a4b      	ldr	r2, [pc, #300]	@ (80051b8 <xTaskIncrementTick+0x14c>)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d121      	bne.n	80050d8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005094:	4b49      	ldr	r3, [pc, #292]	@ (80051bc <xTaskIncrementTick+0x150>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00b      	beq.n	80050b6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800509e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	603b      	str	r3, [r7, #0]
}
 80050b0:	bf00      	nop
 80050b2:	bf00      	nop
 80050b4:	e7fd      	b.n	80050b2 <xTaskIncrementTick+0x46>
 80050b6:	4b41      	ldr	r3, [pc, #260]	@ (80051bc <xTaskIncrementTick+0x150>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	4b40      	ldr	r3, [pc, #256]	@ (80051c0 <xTaskIncrementTick+0x154>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a3e      	ldr	r2, [pc, #248]	@ (80051bc <xTaskIncrementTick+0x150>)
 80050c2:	6013      	str	r3, [r2, #0]
 80050c4:	4a3e      	ldr	r2, [pc, #248]	@ (80051c0 <xTaskIncrementTick+0x154>)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6013      	str	r3, [r2, #0]
 80050ca:	4b3e      	ldr	r3, [pc, #248]	@ (80051c4 <xTaskIncrementTick+0x158>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3301      	adds	r3, #1
 80050d0:	4a3c      	ldr	r2, [pc, #240]	@ (80051c4 <xTaskIncrementTick+0x158>)
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	f000 fae2 	bl	800569c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80050d8:	4b3b      	ldr	r3, [pc, #236]	@ (80051c8 <xTaskIncrementTick+0x15c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d349      	bcc.n	8005176 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050e2:	4b36      	ldr	r3, [pc, #216]	@ (80051bc <xTaskIncrementTick+0x150>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d104      	bne.n	80050f6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050ec:	4b36      	ldr	r3, [pc, #216]	@ (80051c8 <xTaskIncrementTick+0x15c>)
 80050ee:	f04f 32ff 	mov.w	r2, #4294967295
 80050f2:	601a      	str	r2, [r3, #0]
					break;
 80050f4:	e03f      	b.n	8005176 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050f6:	4b31      	ldr	r3, [pc, #196]	@ (80051bc <xTaskIncrementTick+0x150>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	429a      	cmp	r2, r3
 800510c:	d203      	bcs.n	8005116 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800510e:	4a2e      	ldr	r2, [pc, #184]	@ (80051c8 <xTaskIncrementTick+0x15c>)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005114:	e02f      	b.n	8005176 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	3304      	adds	r3, #4
 800511a:	4618      	mov	r0, r3
 800511c:	f7fe ff62 	bl	8003fe4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005124:	2b00      	cmp	r3, #0
 8005126:	d004      	beq.n	8005132 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	3318      	adds	r3, #24
 800512c:	4618      	mov	r0, r3
 800512e:	f7fe ff59 	bl	8003fe4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005136:	4b25      	ldr	r3, [pc, #148]	@ (80051cc <xTaskIncrementTick+0x160>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	429a      	cmp	r2, r3
 800513c:	d903      	bls.n	8005146 <xTaskIncrementTick+0xda>
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	4a22      	ldr	r2, [pc, #136]	@ (80051cc <xTaskIncrementTick+0x160>)
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800514a:	4613      	mov	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	4413      	add	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4a1f      	ldr	r2, [pc, #124]	@ (80051d0 <xTaskIncrementTick+0x164>)
 8005154:	441a      	add	r2, r3
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	3304      	adds	r3, #4
 800515a:	4619      	mov	r1, r3
 800515c:	4610      	mov	r0, r2
 800515e:	f7fe fee4 	bl	8003f2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005166:	4b1b      	ldr	r3, [pc, #108]	@ (80051d4 <xTaskIncrementTick+0x168>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516c:	429a      	cmp	r2, r3
 800516e:	d3b8      	bcc.n	80050e2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005170:	2301      	movs	r3, #1
 8005172:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005174:	e7b5      	b.n	80050e2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005176:	4b17      	ldr	r3, [pc, #92]	@ (80051d4 <xTaskIncrementTick+0x168>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800517c:	4914      	ldr	r1, [pc, #80]	@ (80051d0 <xTaskIncrementTick+0x164>)
 800517e:	4613      	mov	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d901      	bls.n	8005192 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800518e:	2301      	movs	r3, #1
 8005190:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005192:	4b11      	ldr	r3, [pc, #68]	@ (80051d8 <xTaskIncrementTick+0x16c>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d007      	beq.n	80051aa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800519a:	2301      	movs	r3, #1
 800519c:	617b      	str	r3, [r7, #20]
 800519e:	e004      	b.n	80051aa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80051a0:	4b0e      	ldr	r3, [pc, #56]	@ (80051dc <xTaskIncrementTick+0x170>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	3301      	adds	r3, #1
 80051a6:	4a0d      	ldr	r2, [pc, #52]	@ (80051dc <xTaskIncrementTick+0x170>)
 80051a8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80051aa:	697b      	ldr	r3, [r7, #20]
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	20000e28 	.word	0x20000e28
 80051b8:	20000e04 	.word	0x20000e04
 80051bc:	20000db8 	.word	0x20000db8
 80051c0:	20000dbc 	.word	0x20000dbc
 80051c4:	20000e18 	.word	0x20000e18
 80051c8:	20000e20 	.word	0x20000e20
 80051cc:	20000e08 	.word	0x20000e08
 80051d0:	20000930 	.word	0x20000930
 80051d4:	2000092c 	.word	0x2000092c
 80051d8:	20000e14 	.word	0x20000e14
 80051dc:	20000e10 	.word	0x20000e10

080051e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80051e6:	4b2b      	ldr	r3, [pc, #172]	@ (8005294 <vTaskSwitchContext+0xb4>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80051ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005298 <vTaskSwitchContext+0xb8>)
 80051f0:	2201      	movs	r2, #1
 80051f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80051f4:	e047      	b.n	8005286 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80051f6:	4b28      	ldr	r3, [pc, #160]	@ (8005298 <vTaskSwitchContext+0xb8>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051fc:	4b27      	ldr	r3, [pc, #156]	@ (800529c <vTaskSwitchContext+0xbc>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	e011      	b.n	8005228 <vTaskSwitchContext+0x48>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10b      	bne.n	8005222 <vTaskSwitchContext+0x42>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	607b      	str	r3, [r7, #4]
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	e7fd      	b.n	800521e <vTaskSwitchContext+0x3e>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	3b01      	subs	r3, #1
 8005226:	60fb      	str	r3, [r7, #12]
 8005228:	491d      	ldr	r1, [pc, #116]	@ (80052a0 <vTaskSwitchContext+0xc0>)
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	440b      	add	r3, r1
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d0e3      	beq.n	8005204 <vTaskSwitchContext+0x24>
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	4613      	mov	r3, r2
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	4413      	add	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4a16      	ldr	r2, [pc, #88]	@ (80052a0 <vTaskSwitchContext+0xc0>)
 8005248:	4413      	add	r3, r2
 800524a:	60bb      	str	r3, [r7, #8]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	605a      	str	r2, [r3, #4]
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	3308      	adds	r3, #8
 800525e:	429a      	cmp	r2, r3
 8005260:	d104      	bne.n	800526c <vTaskSwitchContext+0x8c>
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	605a      	str	r2, [r3, #4]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	4a0c      	ldr	r2, [pc, #48]	@ (80052a4 <vTaskSwitchContext+0xc4>)
 8005274:	6013      	str	r3, [r2, #0]
 8005276:	4a09      	ldr	r2, [pc, #36]	@ (800529c <vTaskSwitchContext+0xbc>)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800527c:	4b09      	ldr	r3, [pc, #36]	@ (80052a4 <vTaskSwitchContext+0xc4>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	3354      	adds	r3, #84	@ 0x54
 8005282:	4a09      	ldr	r2, [pc, #36]	@ (80052a8 <vTaskSwitchContext+0xc8>)
 8005284:	6013      	str	r3, [r2, #0]
}
 8005286:	bf00      	nop
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	20000e28 	.word	0x20000e28
 8005298:	20000e14 	.word	0x20000e14
 800529c:	20000e08 	.word	0x20000e08
 80052a0:	20000930 	.word	0x20000930
 80052a4:	2000092c 	.word	0x2000092c
 80052a8:	2000001c 	.word	0x2000001c

080052ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10b      	bne.n	80052d4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80052bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c0:	f383 8811 	msr	BASEPRI, r3
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	f3bf 8f4f 	dsb	sy
 80052cc:	60fb      	str	r3, [r7, #12]
}
 80052ce:	bf00      	nop
 80052d0:	bf00      	nop
 80052d2:	e7fd      	b.n	80052d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80052d4:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <vTaskPlaceOnEventList+0x48>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	3318      	adds	r3, #24
 80052da:	4619      	mov	r1, r3
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7fe fe48 	bl	8003f72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80052e2:	2101      	movs	r1, #1
 80052e4:	6838      	ldr	r0, [r7, #0]
 80052e6:	f000 fa87 	bl	80057f8 <prvAddCurrentTaskToDelayedList>
}
 80052ea:	bf00      	nop
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	2000092c 	.word	0x2000092c

080052f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d10b      	bne.n	8005322 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800530a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530e:	f383 8811 	msr	BASEPRI, r3
 8005312:	f3bf 8f6f 	isb	sy
 8005316:	f3bf 8f4f 	dsb	sy
 800531a:	617b      	str	r3, [r7, #20]
}
 800531c:	bf00      	nop
 800531e:	bf00      	nop
 8005320:	e7fd      	b.n	800531e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005322:	4b0a      	ldr	r3, [pc, #40]	@ (800534c <vTaskPlaceOnEventListRestricted+0x54>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	3318      	adds	r3, #24
 8005328:	4619      	mov	r1, r3
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f7fe fdfd 	bl	8003f2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d002      	beq.n	800533c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005336:	f04f 33ff 	mov.w	r3, #4294967295
 800533a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800533c:	6879      	ldr	r1, [r7, #4]
 800533e:	68b8      	ldr	r0, [r7, #8]
 8005340:	f000 fa5a 	bl	80057f8 <prvAddCurrentTaskToDelayedList>
	}
 8005344:	bf00      	nop
 8005346:	3718      	adds	r7, #24
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	2000092c 	.word	0x2000092c

08005350 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10b      	bne.n	800537e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536a:	f383 8811 	msr	BASEPRI, r3
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	60fb      	str	r3, [r7, #12]
}
 8005378:	bf00      	nop
 800537a:	bf00      	nop
 800537c:	e7fd      	b.n	800537a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	3318      	adds	r3, #24
 8005382:	4618      	mov	r0, r3
 8005384:	f7fe fe2e 	bl	8003fe4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005388:	4b1d      	ldr	r3, [pc, #116]	@ (8005400 <xTaskRemoveFromEventList+0xb0>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d11d      	bne.n	80053cc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	3304      	adds	r3, #4
 8005394:	4618      	mov	r0, r3
 8005396:	f7fe fe25 	bl	8003fe4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800539e:	4b19      	ldr	r3, [pc, #100]	@ (8005404 <xTaskRemoveFromEventList+0xb4>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d903      	bls.n	80053ae <xTaskRemoveFromEventList+0x5e>
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053aa:	4a16      	ldr	r2, [pc, #88]	@ (8005404 <xTaskRemoveFromEventList+0xb4>)
 80053ac:	6013      	str	r3, [r2, #0]
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4a13      	ldr	r2, [pc, #76]	@ (8005408 <xTaskRemoveFromEventList+0xb8>)
 80053bc:	441a      	add	r2, r3
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	3304      	adds	r3, #4
 80053c2:	4619      	mov	r1, r3
 80053c4:	4610      	mov	r0, r2
 80053c6:	f7fe fdb0 	bl	8003f2a <vListInsertEnd>
 80053ca:	e005      	b.n	80053d8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	3318      	adds	r3, #24
 80053d0:	4619      	mov	r1, r3
 80053d2:	480e      	ldr	r0, [pc, #56]	@ (800540c <xTaskRemoveFromEventList+0xbc>)
 80053d4:	f7fe fda9 	bl	8003f2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005410 <xTaskRemoveFromEventList+0xc0>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d905      	bls.n	80053f2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80053e6:	2301      	movs	r3, #1
 80053e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80053ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005414 <xTaskRemoveFromEventList+0xc4>)
 80053ec:	2201      	movs	r2, #1
 80053ee:	601a      	str	r2, [r3, #0]
 80053f0:	e001      	b.n	80053f6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80053f2:	2300      	movs	r3, #0
 80053f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80053f6:	697b      	ldr	r3, [r7, #20]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3718      	adds	r7, #24
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	20000e28 	.word	0x20000e28
 8005404:	20000e08 	.word	0x20000e08
 8005408:	20000930 	.word	0x20000930
 800540c:	20000dc0 	.word	0x20000dc0
 8005410:	2000092c 	.word	0x2000092c
 8005414:	20000e14 	.word	0x20000e14

08005418 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005420:	4b06      	ldr	r3, [pc, #24]	@ (800543c <vTaskInternalSetTimeOutState+0x24>)
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005428:	4b05      	ldr	r3, [pc, #20]	@ (8005440 <vTaskInternalSetTimeOutState+0x28>)
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	605a      	str	r2, [r3, #4]
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	20000e18 	.word	0x20000e18
 8005440:	20000e04 	.word	0x20000e04

08005444 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b088      	sub	sp, #32
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10b      	bne.n	800546c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005458:	f383 8811 	msr	BASEPRI, r3
 800545c:	f3bf 8f6f 	isb	sy
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	613b      	str	r3, [r7, #16]
}
 8005466:	bf00      	nop
 8005468:	bf00      	nop
 800546a:	e7fd      	b.n	8005468 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10b      	bne.n	800548a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	60fb      	str	r3, [r7, #12]
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	e7fd      	b.n	8005486 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800548a:	f000 fe95 	bl	80061b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800548e:	4b1d      	ldr	r3, [pc, #116]	@ (8005504 <xTaskCheckForTimeOut+0xc0>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a6:	d102      	bne.n	80054ae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80054a8:	2300      	movs	r3, #0
 80054aa:	61fb      	str	r3, [r7, #28]
 80054ac:	e023      	b.n	80054f6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	4b15      	ldr	r3, [pc, #84]	@ (8005508 <xTaskCheckForTimeOut+0xc4>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d007      	beq.n	80054ca <xTaskCheckForTimeOut+0x86>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d302      	bcc.n	80054ca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80054c4:	2301      	movs	r3, #1
 80054c6:	61fb      	str	r3, [r7, #28]
 80054c8:	e015      	b.n	80054f6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d20b      	bcs.n	80054ec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	1ad2      	subs	r2, r2, r3
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f7ff ff99 	bl	8005418 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80054e6:	2300      	movs	r3, #0
 80054e8:	61fb      	str	r3, [r7, #28]
 80054ea:	e004      	b.n	80054f6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80054f2:	2301      	movs	r3, #1
 80054f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80054f6:	f000 fe91 	bl	800621c <vPortExitCritical>

	return xReturn;
 80054fa:	69fb      	ldr	r3, [r7, #28]
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3720      	adds	r7, #32
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000e04 	.word	0x20000e04
 8005508:	20000e18 	.word	0x20000e18

0800550c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005510:	4b03      	ldr	r3, [pc, #12]	@ (8005520 <vTaskMissedYield+0x14>)
 8005512:	2201      	movs	r2, #1
 8005514:	601a      	str	r2, [r3, #0]
}
 8005516:	bf00      	nop
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	20000e14 	.word	0x20000e14

08005524 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800552c:	f000 f852 	bl	80055d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005530:	4b06      	ldr	r3, [pc, #24]	@ (800554c <prvIdleTask+0x28>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d9f9      	bls.n	800552c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005538:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <prvIdleTask+0x2c>)
 800553a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800553e:	601a      	str	r2, [r3, #0]
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005548:	e7f0      	b.n	800552c <prvIdleTask+0x8>
 800554a:	bf00      	nop
 800554c:	20000930 	.word	0x20000930
 8005550:	e000ed04 	.word	0xe000ed04

08005554 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800555a:	2300      	movs	r3, #0
 800555c:	607b      	str	r3, [r7, #4]
 800555e:	e00c      	b.n	800557a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	4a12      	ldr	r2, [pc, #72]	@ (80055b4 <prvInitialiseTaskLists+0x60>)
 800556c:	4413      	add	r3, r2
 800556e:	4618      	mov	r0, r3
 8005570:	f7fe fcae 	bl	8003ed0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3301      	adds	r3, #1
 8005578:	607b      	str	r3, [r7, #4]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b37      	cmp	r3, #55	@ 0x37
 800557e:	d9ef      	bls.n	8005560 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005580:	480d      	ldr	r0, [pc, #52]	@ (80055b8 <prvInitialiseTaskLists+0x64>)
 8005582:	f7fe fca5 	bl	8003ed0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005586:	480d      	ldr	r0, [pc, #52]	@ (80055bc <prvInitialiseTaskLists+0x68>)
 8005588:	f7fe fca2 	bl	8003ed0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800558c:	480c      	ldr	r0, [pc, #48]	@ (80055c0 <prvInitialiseTaskLists+0x6c>)
 800558e:	f7fe fc9f 	bl	8003ed0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005592:	480c      	ldr	r0, [pc, #48]	@ (80055c4 <prvInitialiseTaskLists+0x70>)
 8005594:	f7fe fc9c 	bl	8003ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005598:	480b      	ldr	r0, [pc, #44]	@ (80055c8 <prvInitialiseTaskLists+0x74>)
 800559a:	f7fe fc99 	bl	8003ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800559e:	4b0b      	ldr	r3, [pc, #44]	@ (80055cc <prvInitialiseTaskLists+0x78>)
 80055a0:	4a05      	ldr	r2, [pc, #20]	@ (80055b8 <prvInitialiseTaskLists+0x64>)
 80055a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80055a4:	4b0a      	ldr	r3, [pc, #40]	@ (80055d0 <prvInitialiseTaskLists+0x7c>)
 80055a6:	4a05      	ldr	r2, [pc, #20]	@ (80055bc <prvInitialiseTaskLists+0x68>)
 80055a8:	601a      	str	r2, [r3, #0]
}
 80055aa:	bf00      	nop
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	20000930 	.word	0x20000930
 80055b8:	20000d90 	.word	0x20000d90
 80055bc:	20000da4 	.word	0x20000da4
 80055c0:	20000dc0 	.word	0x20000dc0
 80055c4:	20000dd4 	.word	0x20000dd4
 80055c8:	20000dec 	.word	0x20000dec
 80055cc:	20000db8 	.word	0x20000db8
 80055d0:	20000dbc 	.word	0x20000dbc

080055d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055da:	e019      	b.n	8005610 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80055dc:	f000 fdec 	bl	80061b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055e0:	4b10      	ldr	r3, [pc, #64]	@ (8005624 <prvCheckTasksWaitingTermination+0x50>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3304      	adds	r3, #4
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7fe fcf9 	bl	8003fe4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80055f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <prvCheckTasksWaitingTermination+0x54>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	4a0b      	ldr	r2, [pc, #44]	@ (8005628 <prvCheckTasksWaitingTermination+0x54>)
 80055fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80055fc:	4b0b      	ldr	r3, [pc, #44]	@ (800562c <prvCheckTasksWaitingTermination+0x58>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	3b01      	subs	r3, #1
 8005602:	4a0a      	ldr	r2, [pc, #40]	@ (800562c <prvCheckTasksWaitingTermination+0x58>)
 8005604:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005606:	f000 fe09 	bl	800621c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 f810 	bl	8005630 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005610:	4b06      	ldr	r3, [pc, #24]	@ (800562c <prvCheckTasksWaitingTermination+0x58>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1e1      	bne.n	80055dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005618:	bf00      	nop
 800561a:	bf00      	nop
 800561c:	3708      	adds	r7, #8
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	20000dd4 	.word	0x20000dd4
 8005628:	20000e00 	.word	0x20000e00
 800562c:	20000de8 	.word	0x20000de8

08005630 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3354      	adds	r3, #84	@ 0x54
 800563c:	4618      	mov	r0, r3
 800563e:	f001 fb0f 	bl	8006c60 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005648:	2b00      	cmp	r3, #0
 800564a:	d108      	bne.n	800565e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005650:	4618      	mov	r0, r3
 8005652:	f000 ffa1 	bl	8006598 <vPortFree>
				vPortFree( pxTCB );
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 ff9e 	bl	8006598 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800565c:	e019      	b.n	8005692 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005664:	2b01      	cmp	r3, #1
 8005666:	d103      	bne.n	8005670 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 ff95 	bl	8006598 <vPortFree>
	}
 800566e:	e010      	b.n	8005692 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005676:	2b02      	cmp	r3, #2
 8005678:	d00b      	beq.n	8005692 <prvDeleteTCB+0x62>
	__asm volatile
 800567a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567e:	f383 8811 	msr	BASEPRI, r3
 8005682:	f3bf 8f6f 	isb	sy
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	60fb      	str	r3, [r7, #12]
}
 800568c:	bf00      	nop
 800568e:	bf00      	nop
 8005690:	e7fd      	b.n	800568e <prvDeleteTCB+0x5e>
	}
 8005692:	bf00      	nop
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
	...

0800569c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056a2:	4b0c      	ldr	r3, [pc, #48]	@ (80056d4 <prvResetNextTaskUnblockTime+0x38>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d104      	bne.n	80056b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80056ac:	4b0a      	ldr	r3, [pc, #40]	@ (80056d8 <prvResetNextTaskUnblockTime+0x3c>)
 80056ae:	f04f 32ff 	mov.w	r2, #4294967295
 80056b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80056b4:	e008      	b.n	80056c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056b6:	4b07      	ldr	r3, [pc, #28]	@ (80056d4 <prvResetNextTaskUnblockTime+0x38>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	4a04      	ldr	r2, [pc, #16]	@ (80056d8 <prvResetNextTaskUnblockTime+0x3c>)
 80056c6:	6013      	str	r3, [r2, #0]
}
 80056c8:	bf00      	nop
 80056ca:	370c      	adds	r7, #12
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr
 80056d4:	20000db8 	.word	0x20000db8
 80056d8:	20000e20 	.word	0x20000e20

080056dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80056e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005710 <xTaskGetSchedulerState+0x34>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d102      	bne.n	80056f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80056ea:	2301      	movs	r3, #1
 80056ec:	607b      	str	r3, [r7, #4]
 80056ee:	e008      	b.n	8005702 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056f0:	4b08      	ldr	r3, [pc, #32]	@ (8005714 <xTaskGetSchedulerState+0x38>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d102      	bne.n	80056fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80056f8:	2302      	movs	r3, #2
 80056fa:	607b      	str	r3, [r7, #4]
 80056fc:	e001      	b.n	8005702 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80056fe:	2300      	movs	r3, #0
 8005700:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005702:	687b      	ldr	r3, [r7, #4]
	}
 8005704:	4618      	mov	r0, r3
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr
 8005710:	20000e0c 	.word	0x20000e0c
 8005714:	20000e28 	.word	0x20000e28

08005718 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005724:	2300      	movs	r3, #0
 8005726:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d058      	beq.n	80057e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800572e:	4b2f      	ldr	r3, [pc, #188]	@ (80057ec <xTaskPriorityDisinherit+0xd4>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	429a      	cmp	r2, r3
 8005736:	d00b      	beq.n	8005750 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573c:	f383 8811 	msr	BASEPRI, r3
 8005740:	f3bf 8f6f 	isb	sy
 8005744:	f3bf 8f4f 	dsb	sy
 8005748:	60fb      	str	r3, [r7, #12]
}
 800574a:	bf00      	nop
 800574c:	bf00      	nop
 800574e:	e7fd      	b.n	800574c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	60bb      	str	r3, [r7, #8]
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	e7fd      	b.n	800576c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005774:	1e5a      	subs	r2, r3, #1
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005782:	429a      	cmp	r2, r3
 8005784:	d02c      	beq.n	80057e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800578a:	2b00      	cmp	r3, #0
 800578c:	d128      	bne.n	80057e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	3304      	adds	r3, #4
 8005792:	4618      	mov	r0, r3
 8005794:	f7fe fc26 	bl	8003fe4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b0:	4b0f      	ldr	r3, [pc, #60]	@ (80057f0 <xTaskPriorityDisinherit+0xd8>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d903      	bls.n	80057c0 <xTaskPriorityDisinherit+0xa8>
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057bc:	4a0c      	ldr	r2, [pc, #48]	@ (80057f0 <xTaskPriorityDisinherit+0xd8>)
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c4:	4613      	mov	r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4413      	add	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4a09      	ldr	r2, [pc, #36]	@ (80057f4 <xTaskPriorityDisinherit+0xdc>)
 80057ce:	441a      	add	r2, r3
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	3304      	adds	r3, #4
 80057d4:	4619      	mov	r1, r3
 80057d6:	4610      	mov	r0, r2
 80057d8:	f7fe fba7 	bl	8003f2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80057dc:	2301      	movs	r3, #1
 80057de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80057e0:	697b      	ldr	r3, [r7, #20]
	}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	2000092c 	.word	0x2000092c
 80057f0:	20000e08 	.word	0x20000e08
 80057f4:	20000930 	.word	0x20000930

080057f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005802:	4b21      	ldr	r3, [pc, #132]	@ (8005888 <prvAddCurrentTaskToDelayedList+0x90>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005808:	4b20      	ldr	r3, [pc, #128]	@ (800588c <prvAddCurrentTaskToDelayedList+0x94>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3304      	adds	r3, #4
 800580e:	4618      	mov	r0, r3
 8005810:	f7fe fbe8 	bl	8003fe4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581a:	d10a      	bne.n	8005832 <prvAddCurrentTaskToDelayedList+0x3a>
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d007      	beq.n	8005832 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005822:	4b1a      	ldr	r3, [pc, #104]	@ (800588c <prvAddCurrentTaskToDelayedList+0x94>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	3304      	adds	r3, #4
 8005828:	4619      	mov	r1, r3
 800582a:	4819      	ldr	r0, [pc, #100]	@ (8005890 <prvAddCurrentTaskToDelayedList+0x98>)
 800582c:	f7fe fb7d 	bl	8003f2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005830:	e026      	b.n	8005880 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4413      	add	r3, r2
 8005838:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800583a:	4b14      	ldr	r3, [pc, #80]	@ (800588c <prvAddCurrentTaskToDelayedList+0x94>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	429a      	cmp	r2, r3
 8005848:	d209      	bcs.n	800585e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800584a:	4b12      	ldr	r3, [pc, #72]	@ (8005894 <prvAddCurrentTaskToDelayedList+0x9c>)
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	4b0f      	ldr	r3, [pc, #60]	@ (800588c <prvAddCurrentTaskToDelayedList+0x94>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3304      	adds	r3, #4
 8005854:	4619      	mov	r1, r3
 8005856:	4610      	mov	r0, r2
 8005858:	f7fe fb8b 	bl	8003f72 <vListInsert>
}
 800585c:	e010      	b.n	8005880 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800585e:	4b0e      	ldr	r3, [pc, #56]	@ (8005898 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	4b0a      	ldr	r3, [pc, #40]	@ (800588c <prvAddCurrentTaskToDelayedList+0x94>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3304      	adds	r3, #4
 8005868:	4619      	mov	r1, r3
 800586a:	4610      	mov	r0, r2
 800586c:	f7fe fb81 	bl	8003f72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005870:	4b0a      	ldr	r3, [pc, #40]	@ (800589c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	429a      	cmp	r2, r3
 8005878:	d202      	bcs.n	8005880 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800587a:	4a08      	ldr	r2, [pc, #32]	@ (800589c <prvAddCurrentTaskToDelayedList+0xa4>)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	6013      	str	r3, [r2, #0]
}
 8005880:	bf00      	nop
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	20000e04 	.word	0x20000e04
 800588c:	2000092c 	.word	0x2000092c
 8005890:	20000dec 	.word	0x20000dec
 8005894:	20000dbc 	.word	0x20000dbc
 8005898:	20000db8 	.word	0x20000db8
 800589c:	20000e20 	.word	0x20000e20

080058a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b08a      	sub	sp, #40	@ 0x28
 80058a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80058a6:	2300      	movs	r3, #0
 80058a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80058aa:	f000 fb13 	bl	8005ed4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80058ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005924 <xTimerCreateTimerTask+0x84>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d021      	beq.n	80058fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80058b6:	2300      	movs	r3, #0
 80058b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80058ba:	2300      	movs	r3, #0
 80058bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80058be:	1d3a      	adds	r2, r7, #4
 80058c0:	f107 0108 	add.w	r1, r7, #8
 80058c4:	f107 030c 	add.w	r3, r7, #12
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fe fae7 	bl	8003e9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80058ce:	6879      	ldr	r1, [r7, #4]
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	9202      	str	r2, [sp, #8]
 80058d6:	9301      	str	r3, [sp, #4]
 80058d8:	2302      	movs	r3, #2
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	2300      	movs	r3, #0
 80058de:	460a      	mov	r2, r1
 80058e0:	4911      	ldr	r1, [pc, #68]	@ (8005928 <xTimerCreateTimerTask+0x88>)
 80058e2:	4812      	ldr	r0, [pc, #72]	@ (800592c <xTimerCreateTimerTask+0x8c>)
 80058e4:	f7ff f8a2 	bl	8004a2c <xTaskCreateStatic>
 80058e8:	4603      	mov	r3, r0
 80058ea:	4a11      	ldr	r2, [pc, #68]	@ (8005930 <xTimerCreateTimerTask+0x90>)
 80058ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80058ee:	4b10      	ldr	r3, [pc, #64]	@ (8005930 <xTimerCreateTimerTask+0x90>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80058f6:	2301      	movs	r3, #1
 80058f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10b      	bne.n	8005918 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005904:	f383 8811 	msr	BASEPRI, r3
 8005908:	f3bf 8f6f 	isb	sy
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	613b      	str	r3, [r7, #16]
}
 8005912:	bf00      	nop
 8005914:	bf00      	nop
 8005916:	e7fd      	b.n	8005914 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005918:	697b      	ldr	r3, [r7, #20]
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	20000e5c 	.word	0x20000e5c
 8005928:	08007bc0 	.word	0x08007bc0
 800592c:	08005a6d 	.word	0x08005a6d
 8005930:	20000e60 	.word	0x20000e60

08005934 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b08a      	sub	sp, #40	@ 0x28
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
 8005940:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005942:	2300      	movs	r3, #0
 8005944:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10b      	bne.n	8005964 <xTimerGenericCommand+0x30>
	__asm volatile
 800594c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	623b      	str	r3, [r7, #32]
}
 800595e:	bf00      	nop
 8005960:	bf00      	nop
 8005962:	e7fd      	b.n	8005960 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005964:	4b19      	ldr	r3, [pc, #100]	@ (80059cc <xTimerGenericCommand+0x98>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d02a      	beq.n	80059c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b05      	cmp	r3, #5
 800597c:	dc18      	bgt.n	80059b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800597e:	f7ff fead 	bl	80056dc <xTaskGetSchedulerState>
 8005982:	4603      	mov	r3, r0
 8005984:	2b02      	cmp	r3, #2
 8005986:	d109      	bne.n	800599c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005988:	4b10      	ldr	r3, [pc, #64]	@ (80059cc <xTimerGenericCommand+0x98>)
 800598a:	6818      	ldr	r0, [r3, #0]
 800598c:	f107 0110 	add.w	r1, r7, #16
 8005990:	2300      	movs	r3, #0
 8005992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005994:	f7fe fc5a 	bl	800424c <xQueueGenericSend>
 8005998:	6278      	str	r0, [r7, #36]	@ 0x24
 800599a:	e012      	b.n	80059c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800599c:	4b0b      	ldr	r3, [pc, #44]	@ (80059cc <xTimerGenericCommand+0x98>)
 800599e:	6818      	ldr	r0, [r3, #0]
 80059a0:	f107 0110 	add.w	r1, r7, #16
 80059a4:	2300      	movs	r3, #0
 80059a6:	2200      	movs	r2, #0
 80059a8:	f7fe fc50 	bl	800424c <xQueueGenericSend>
 80059ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80059ae:	e008      	b.n	80059c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80059b0:	4b06      	ldr	r3, [pc, #24]	@ (80059cc <xTimerGenericCommand+0x98>)
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	f107 0110 	add.w	r1, r7, #16
 80059b8:	2300      	movs	r3, #0
 80059ba:	683a      	ldr	r2, [r7, #0]
 80059bc:	f7fe fd48 	bl	8004450 <xQueueGenericSendFromISR>
 80059c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80059c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3728      	adds	r7, #40	@ 0x28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	20000e5c 	.word	0x20000e5c

080059d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b088      	sub	sp, #32
 80059d4:	af02      	add	r7, sp, #8
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059da:	4b23      	ldr	r3, [pc, #140]	@ (8005a68 <prvProcessExpiredTimer+0x98>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	3304      	adds	r3, #4
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7fe fafb 	bl	8003fe4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80059f4:	f003 0304 	and.w	r3, r3, #4
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d023      	beq.n	8005a44 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	699a      	ldr	r2, [r3, #24]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	18d1      	adds	r1, r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	6978      	ldr	r0, [r7, #20]
 8005a0a:	f000 f8d5 	bl	8005bb8 <prvInsertTimerInActiveList>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d020      	beq.n	8005a56 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a14:	2300      	movs	r3, #0
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	2300      	movs	r3, #0
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	6978      	ldr	r0, [r7, #20]
 8005a20:	f7ff ff88 	bl	8005934 <xTimerGenericCommand>
 8005a24:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d114      	bne.n	8005a56 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a30:	f383 8811 	msr	BASEPRI, r3
 8005a34:	f3bf 8f6f 	isb	sy
 8005a38:	f3bf 8f4f 	dsb	sy
 8005a3c:	60fb      	str	r3, [r7, #12]
}
 8005a3e:	bf00      	nop
 8005a40:	bf00      	nop
 8005a42:	e7fd      	b.n	8005a40 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a4a:	f023 0301 	bic.w	r3, r3, #1
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	6978      	ldr	r0, [r7, #20]
 8005a5c:	4798      	blx	r3
}
 8005a5e:	bf00      	nop
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	20000e54 	.word	0x20000e54

08005a6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005a74:	f107 0308 	add.w	r3, r7, #8
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 f859 	bl	8005b30 <prvGetNextExpireTime>
 8005a7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	4619      	mov	r1, r3
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 f805 	bl	8005a94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005a8a:	f000 f8d7 	bl	8005c3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005a8e:	bf00      	nop
 8005a90:	e7f0      	b.n	8005a74 <prvTimerTask+0x8>
	...

08005a94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005a9e:	f7ff fa29 	bl	8004ef4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005aa2:	f107 0308 	add.w	r3, r7, #8
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 f866 	bl	8005b78 <prvSampleTimeNow>
 8005aac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d130      	bne.n	8005b16 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10a      	bne.n	8005ad0 <prvProcessTimerOrBlockTask+0x3c>
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d806      	bhi.n	8005ad0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005ac2:	f7ff fa25 	bl	8004f10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005ac6:	68f9      	ldr	r1, [r7, #12]
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7ff ff81 	bl	80059d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005ace:	e024      	b.n	8005b1a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d008      	beq.n	8005ae8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005ad6:	4b13      	ldr	r3, [pc, #76]	@ (8005b24 <prvProcessTimerOrBlockTask+0x90>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <prvProcessTimerOrBlockTask+0x50>
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e000      	b.n	8005ae6 <prvProcessTimerOrBlockTask+0x52>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8005b28 <prvProcessTimerOrBlockTask+0x94>)
 8005aea:	6818      	ldr	r0, [r3, #0]
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	683a      	ldr	r2, [r7, #0]
 8005af4:	4619      	mov	r1, r3
 8005af6:	f7fe ff65 	bl	80049c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005afa:	f7ff fa09 	bl	8004f10 <xTaskResumeAll>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10a      	bne.n	8005b1a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005b04:	4b09      	ldr	r3, [pc, #36]	@ (8005b2c <prvProcessTimerOrBlockTask+0x98>)
 8005b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	f3bf 8f6f 	isb	sy
}
 8005b14:	e001      	b.n	8005b1a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005b16:	f7ff f9fb 	bl	8004f10 <xTaskResumeAll>
}
 8005b1a:	bf00      	nop
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	20000e58 	.word	0x20000e58
 8005b28:	20000e5c 	.word	0x20000e5c
 8005b2c:	e000ed04 	.word	0xe000ed04

08005b30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005b38:	4b0e      	ldr	r3, [pc, #56]	@ (8005b74 <prvGetNextExpireTime+0x44>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <prvGetNextExpireTime+0x16>
 8005b42:	2201      	movs	r2, #1
 8005b44:	e000      	b.n	8005b48 <prvGetNextExpireTime+0x18>
 8005b46:	2200      	movs	r2, #0
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d105      	bne.n	8005b60 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b54:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <prvGetNextExpireTime+0x44>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	e001      	b.n	8005b64 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005b64:	68fb      	ldr	r3, [r7, #12]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	20000e54 	.word	0x20000e54

08005b78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005b80:	f7ff fa64 	bl	800504c <xTaskGetTickCount>
 8005b84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005b86:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <prvSampleTimeNow+0x3c>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d205      	bcs.n	8005b9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005b90:	f000 f93a 	bl	8005e08 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	e002      	b.n	8005ba2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005ba2:	4a04      	ldr	r2, [pc, #16]	@ (8005bb4 <prvSampleTimeNow+0x3c>)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	20000e64 	.word	0x20000e64

08005bb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
 8005bc4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	68ba      	ldr	r2, [r7, #8]
 8005bce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d812      	bhi.n	8005c04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	1ad2      	subs	r2, r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d302      	bcc.n	8005bf2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005bec:	2301      	movs	r3, #1
 8005bee:	617b      	str	r3, [r7, #20]
 8005bf0:	e01b      	b.n	8005c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005bf2:	4b10      	ldr	r3, [pc, #64]	@ (8005c34 <prvInsertTimerInActiveList+0x7c>)
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	3304      	adds	r3, #4
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	4610      	mov	r0, r2
 8005bfe:	f7fe f9b8 	bl	8003f72 <vListInsert>
 8005c02:	e012      	b.n	8005c2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d206      	bcs.n	8005c1a <prvInsertTimerInActiveList+0x62>
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d302      	bcc.n	8005c1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005c14:	2301      	movs	r3, #1
 8005c16:	617b      	str	r3, [r7, #20]
 8005c18:	e007      	b.n	8005c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c1a:	4b07      	ldr	r3, [pc, #28]	@ (8005c38 <prvInsertTimerInActiveList+0x80>)
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	3304      	adds	r3, #4
 8005c22:	4619      	mov	r1, r3
 8005c24:	4610      	mov	r0, r2
 8005c26:	f7fe f9a4 	bl	8003f72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005c2a:	697b      	ldr	r3, [r7, #20]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	20000e58 	.word	0x20000e58
 8005c38:	20000e54 	.word	0x20000e54

08005c3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b08e      	sub	sp, #56	@ 0x38
 8005c40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c42:	e0ce      	b.n	8005de2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	da19      	bge.n	8005c7e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005c4a:	1d3b      	adds	r3, r7, #4
 8005c4c:	3304      	adds	r3, #4
 8005c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10b      	bne.n	8005c6e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5a:	f383 8811 	msr	BASEPRI, r3
 8005c5e:	f3bf 8f6f 	isb	sy
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	61fb      	str	r3, [r7, #28]
}
 8005c68:	bf00      	nop
 8005c6a:	bf00      	nop
 8005c6c:	e7fd      	b.n	8005c6a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c74:	6850      	ldr	r0, [r2, #4]
 8005c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c78:	6892      	ldr	r2, [r2, #8]
 8005c7a:	4611      	mov	r1, r2
 8005c7c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f2c0 80ae 	blt.w	8005de2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d004      	beq.n	8005c9c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c94:	3304      	adds	r3, #4
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7fe f9a4 	bl	8003fe4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c9c:	463b      	mov	r3, r7
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff ff6a 	bl	8005b78 <prvSampleTimeNow>
 8005ca4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2b09      	cmp	r3, #9
 8005caa:	f200 8097 	bhi.w	8005ddc <prvProcessReceivedCommands+0x1a0>
 8005cae:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <prvProcessReceivedCommands+0x78>)
 8005cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb4:	08005cdd 	.word	0x08005cdd
 8005cb8:	08005cdd 	.word	0x08005cdd
 8005cbc:	08005cdd 	.word	0x08005cdd
 8005cc0:	08005d53 	.word	0x08005d53
 8005cc4:	08005d67 	.word	0x08005d67
 8005cc8:	08005db3 	.word	0x08005db3
 8005ccc:	08005cdd 	.word	0x08005cdd
 8005cd0:	08005cdd 	.word	0x08005cdd
 8005cd4:	08005d53 	.word	0x08005d53
 8005cd8:	08005d67 	.word	0x08005d67
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ce2:	f043 0301 	orr.w	r3, r3, #1
 8005ce6:	b2da      	uxtb	r2, r3
 8005ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	18d1      	adds	r1, r2, r3
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cfc:	f7ff ff5c 	bl	8005bb8 <prvInsertTimerInActiveList>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d06c      	beq.n	8005de0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d0c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d061      	beq.n	8005de0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	441a      	add	r2, r3
 8005d24:	2300      	movs	r3, #0
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	2300      	movs	r3, #0
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d2e:	f7ff fe01 	bl	8005934 <xTimerGenericCommand>
 8005d32:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d152      	bne.n	8005de0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3e:	f383 8811 	msr	BASEPRI, r3
 8005d42:	f3bf 8f6f 	isb	sy
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	61bb      	str	r3, [r7, #24]
}
 8005d4c:	bf00      	nop
 8005d4e:	bf00      	nop
 8005d50:	e7fd      	b.n	8005d4e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	b2da      	uxtb	r2, r3
 8005d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d60:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005d64:	e03d      	b.n	8005de2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d6c:	f043 0301 	orr.w	r3, r3, #1
 8005d70:	b2da      	uxtb	r2, r3
 8005d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d74:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d7c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10b      	bne.n	8005d9e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8a:	f383 8811 	msr	BASEPRI, r3
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	617b      	str	r3, [r7, #20]
}
 8005d98:	bf00      	nop
 8005d9a:	bf00      	nop
 8005d9c:	e7fd      	b.n	8005d9a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da0:	699a      	ldr	r2, [r3, #24]
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	18d1      	adds	r1, r2, r3
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005daa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005dac:	f7ff ff04 	bl	8005bb8 <prvInsertTimerInActiveList>
					break;
 8005db0:	e017      	b.n	8005de2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d103      	bne.n	8005dc8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005dc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005dc2:	f000 fbe9 	bl	8006598 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005dc6:	e00c      	b.n	8005de2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dce:	f023 0301 	bic.w	r3, r3, #1
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005dda:	e002      	b.n	8005de2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005ddc:	bf00      	nop
 8005dde:	e000      	b.n	8005de2 <prvProcessReceivedCommands+0x1a6>
					break;
 8005de0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005de2:	4b08      	ldr	r3, [pc, #32]	@ (8005e04 <prvProcessReceivedCommands+0x1c8>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	1d39      	adds	r1, r7, #4
 8005de8:	2200      	movs	r2, #0
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fbce 	bl	800458c <xQueueReceive>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f47f af26 	bne.w	8005c44 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005df8:	bf00      	nop
 8005dfa:	bf00      	nop
 8005dfc:	3730      	adds	r7, #48	@ 0x30
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	20000e5c 	.word	0x20000e5c

08005e08 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b088      	sub	sp, #32
 8005e0c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e0e:	e049      	b.n	8005ea4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e10:	4b2e      	ldr	r3, [pc, #184]	@ (8005ecc <prvSwitchTimerLists+0xc4>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8005ecc <prvSwitchTimerLists+0xc4>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3304      	adds	r3, #4
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe f8db 	bl	8003fe4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e3c:	f003 0304 	and.w	r3, r3, #4
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d02f      	beq.n	8005ea4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d90e      	bls.n	8005e74 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e62:	4b1a      	ldr	r3, [pc, #104]	@ (8005ecc <prvSwitchTimerLists+0xc4>)
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	f7fe f880 	bl	8003f72 <vListInsert>
 8005e72:	e017      	b.n	8005ea4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e74:	2300      	movs	r3, #0
 8005e76:	9300      	str	r3, [sp, #0]
 8005e78:	2300      	movs	r3, #0
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f7ff fd58 	bl	8005934 <xTimerGenericCommand>
 8005e84:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10b      	bne.n	8005ea4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e90:	f383 8811 	msr	BASEPRI, r3
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	f3bf 8f4f 	dsb	sy
 8005e9c:	603b      	str	r3, [r7, #0]
}
 8005e9e:	bf00      	nop
 8005ea0:	bf00      	nop
 8005ea2:	e7fd      	b.n	8005ea0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005ea4:	4b09      	ldr	r3, [pc, #36]	@ (8005ecc <prvSwitchTimerLists+0xc4>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1b0      	bne.n	8005e10 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005eae:	4b07      	ldr	r3, [pc, #28]	@ (8005ecc <prvSwitchTimerLists+0xc4>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005eb4:	4b06      	ldr	r3, [pc, #24]	@ (8005ed0 <prvSwitchTimerLists+0xc8>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a04      	ldr	r2, [pc, #16]	@ (8005ecc <prvSwitchTimerLists+0xc4>)
 8005eba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005ebc:	4a04      	ldr	r2, [pc, #16]	@ (8005ed0 <prvSwitchTimerLists+0xc8>)
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	6013      	str	r3, [r2, #0]
}
 8005ec2:	bf00      	nop
 8005ec4:	3718      	adds	r7, #24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	20000e54 	.word	0x20000e54
 8005ed0:	20000e58 	.word	0x20000e58

08005ed4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005eda:	f000 f96d 	bl	80061b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005ede:	4b15      	ldr	r3, [pc, #84]	@ (8005f34 <prvCheckForValidListAndQueue+0x60>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d120      	bne.n	8005f28 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005ee6:	4814      	ldr	r0, [pc, #80]	@ (8005f38 <prvCheckForValidListAndQueue+0x64>)
 8005ee8:	f7fd fff2 	bl	8003ed0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005eec:	4813      	ldr	r0, [pc, #76]	@ (8005f3c <prvCheckForValidListAndQueue+0x68>)
 8005eee:	f7fd ffef 	bl	8003ed0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005ef2:	4b13      	ldr	r3, [pc, #76]	@ (8005f40 <prvCheckForValidListAndQueue+0x6c>)
 8005ef4:	4a10      	ldr	r2, [pc, #64]	@ (8005f38 <prvCheckForValidListAndQueue+0x64>)
 8005ef6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005ef8:	4b12      	ldr	r3, [pc, #72]	@ (8005f44 <prvCheckForValidListAndQueue+0x70>)
 8005efa:	4a10      	ldr	r2, [pc, #64]	@ (8005f3c <prvCheckForValidListAndQueue+0x68>)
 8005efc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005efe:	2300      	movs	r3, #0
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	4b11      	ldr	r3, [pc, #68]	@ (8005f48 <prvCheckForValidListAndQueue+0x74>)
 8005f04:	4a11      	ldr	r2, [pc, #68]	@ (8005f4c <prvCheckForValidListAndQueue+0x78>)
 8005f06:	2110      	movs	r1, #16
 8005f08:	200a      	movs	r0, #10
 8005f0a:	f7fe f8ff 	bl	800410c <xQueueGenericCreateStatic>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	4a08      	ldr	r2, [pc, #32]	@ (8005f34 <prvCheckForValidListAndQueue+0x60>)
 8005f12:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005f14:	4b07      	ldr	r3, [pc, #28]	@ (8005f34 <prvCheckForValidListAndQueue+0x60>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d005      	beq.n	8005f28 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005f1c:	4b05      	ldr	r3, [pc, #20]	@ (8005f34 <prvCheckForValidListAndQueue+0x60>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	490b      	ldr	r1, [pc, #44]	@ (8005f50 <prvCheckForValidListAndQueue+0x7c>)
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fe fd24 	bl	8004970 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f28:	f000 f978 	bl	800621c <vPortExitCritical>
}
 8005f2c:	bf00      	nop
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	20000e5c 	.word	0x20000e5c
 8005f38:	20000e2c 	.word	0x20000e2c
 8005f3c:	20000e40 	.word	0x20000e40
 8005f40:	20000e54 	.word	0x20000e54
 8005f44:	20000e58 	.word	0x20000e58
 8005f48:	20000f08 	.word	0x20000f08
 8005f4c:	20000e68 	.word	0x20000e68
 8005f50:	08007bc8 	.word	0x08007bc8

08005f54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3b04      	subs	r3, #4
 8005f64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005f6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	3b04      	subs	r3, #4
 8005f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f023 0201 	bic.w	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	3b04      	subs	r3, #4
 8005f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f84:	4a0c      	ldr	r2, [pc, #48]	@ (8005fb8 <pxPortInitialiseStack+0x64>)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	3b14      	subs	r3, #20
 8005f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	3b04      	subs	r3, #4
 8005f9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f06f 0202 	mvn.w	r2, #2
 8005fa2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	3b20      	subs	r3, #32
 8005fa8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005faa:	68fb      	ldr	r3, [r7, #12]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	08005fbd 	.word	0x08005fbd

08005fbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005fc6:	4b13      	ldr	r3, [pc, #76]	@ (8006014 <prvTaskExitError+0x58>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fce:	d00b      	beq.n	8005fe8 <prvTaskExitError+0x2c>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	60fb      	str	r3, [r7, #12]
}
 8005fe2:	bf00      	nop
 8005fe4:	bf00      	nop
 8005fe6:	e7fd      	b.n	8005fe4 <prvTaskExitError+0x28>
	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	60bb      	str	r3, [r7, #8]
}
 8005ffa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005ffc:	bf00      	nop
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d0fc      	beq.n	8005ffe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	2000000c 	.word	0x2000000c
	...

08006020 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006020:	4b07      	ldr	r3, [pc, #28]	@ (8006040 <pxCurrentTCBConst2>)
 8006022:	6819      	ldr	r1, [r3, #0]
 8006024:	6808      	ldr	r0, [r1, #0]
 8006026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602a:	f380 8809 	msr	PSP, r0
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f04f 0000 	mov.w	r0, #0
 8006036:	f380 8811 	msr	BASEPRI, r0
 800603a:	4770      	bx	lr
 800603c:	f3af 8000 	nop.w

08006040 <pxCurrentTCBConst2>:
 8006040:	2000092c 	.word	0x2000092c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop

08006048 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006048:	4808      	ldr	r0, [pc, #32]	@ (800606c <prvPortStartFirstTask+0x24>)
 800604a:	6800      	ldr	r0, [r0, #0]
 800604c:	6800      	ldr	r0, [r0, #0]
 800604e:	f380 8808 	msr	MSP, r0
 8006052:	f04f 0000 	mov.w	r0, #0
 8006056:	f380 8814 	msr	CONTROL, r0
 800605a:	b662      	cpsie	i
 800605c:	b661      	cpsie	f
 800605e:	f3bf 8f4f 	dsb	sy
 8006062:	f3bf 8f6f 	isb	sy
 8006066:	df00      	svc	0
 8006068:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800606a:	bf00      	nop
 800606c:	e000ed08 	.word	0xe000ed08

08006070 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006076:	4b47      	ldr	r3, [pc, #284]	@ (8006194 <xPortStartScheduler+0x124>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a47      	ldr	r2, [pc, #284]	@ (8006198 <xPortStartScheduler+0x128>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d10b      	bne.n	8006098 <xPortStartScheduler+0x28>
	__asm volatile
 8006080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006084:	f383 8811 	msr	BASEPRI, r3
 8006088:	f3bf 8f6f 	isb	sy
 800608c:	f3bf 8f4f 	dsb	sy
 8006090:	60fb      	str	r3, [r7, #12]
}
 8006092:	bf00      	nop
 8006094:	bf00      	nop
 8006096:	e7fd      	b.n	8006094 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006098:	4b3e      	ldr	r3, [pc, #248]	@ (8006194 <xPortStartScheduler+0x124>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a3f      	ldr	r2, [pc, #252]	@ (800619c <xPortStartScheduler+0x12c>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d10b      	bne.n	80060ba <xPortStartScheduler+0x4a>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	613b      	str	r3, [r7, #16]
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop
 80060b8:	e7fd      	b.n	80060b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80060ba:	4b39      	ldr	r3, [pc, #228]	@ (80061a0 <xPortStartScheduler+0x130>)
 80060bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	22ff      	movs	r2, #255	@ 0xff
 80060ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80060d4:	78fb      	ldrb	r3, [r7, #3]
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	4b31      	ldr	r3, [pc, #196]	@ (80061a4 <xPortStartScheduler+0x134>)
 80060e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80060e2:	4b31      	ldr	r3, [pc, #196]	@ (80061a8 <xPortStartScheduler+0x138>)
 80060e4:	2207      	movs	r2, #7
 80060e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060e8:	e009      	b.n	80060fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80060ea:	4b2f      	ldr	r3, [pc, #188]	@ (80061a8 <xPortStartScheduler+0x138>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	3b01      	subs	r3, #1
 80060f0:	4a2d      	ldr	r2, [pc, #180]	@ (80061a8 <xPortStartScheduler+0x138>)
 80060f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80060f4:	78fb      	ldrb	r3, [r7, #3]
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060fe:	78fb      	ldrb	r3, [r7, #3]
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006106:	2b80      	cmp	r3, #128	@ 0x80
 8006108:	d0ef      	beq.n	80060ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800610a:	4b27      	ldr	r3, [pc, #156]	@ (80061a8 <xPortStartScheduler+0x138>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f1c3 0307 	rsb	r3, r3, #7
 8006112:	2b04      	cmp	r3, #4
 8006114:	d00b      	beq.n	800612e <xPortStartScheduler+0xbe>
	__asm volatile
 8006116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611a:	f383 8811 	msr	BASEPRI, r3
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	60bb      	str	r3, [r7, #8]
}
 8006128:	bf00      	nop
 800612a:	bf00      	nop
 800612c:	e7fd      	b.n	800612a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800612e:	4b1e      	ldr	r3, [pc, #120]	@ (80061a8 <xPortStartScheduler+0x138>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	021b      	lsls	r3, r3, #8
 8006134:	4a1c      	ldr	r2, [pc, #112]	@ (80061a8 <xPortStartScheduler+0x138>)
 8006136:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006138:	4b1b      	ldr	r3, [pc, #108]	@ (80061a8 <xPortStartScheduler+0x138>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006140:	4a19      	ldr	r2, [pc, #100]	@ (80061a8 <xPortStartScheduler+0x138>)
 8006142:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	b2da      	uxtb	r2, r3
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800614c:	4b17      	ldr	r3, [pc, #92]	@ (80061ac <xPortStartScheduler+0x13c>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a16      	ldr	r2, [pc, #88]	@ (80061ac <xPortStartScheduler+0x13c>)
 8006152:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006156:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006158:	4b14      	ldr	r3, [pc, #80]	@ (80061ac <xPortStartScheduler+0x13c>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a13      	ldr	r2, [pc, #76]	@ (80061ac <xPortStartScheduler+0x13c>)
 800615e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006162:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006164:	f000 f8da 	bl	800631c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006168:	4b11      	ldr	r3, [pc, #68]	@ (80061b0 <xPortStartScheduler+0x140>)
 800616a:	2200      	movs	r2, #0
 800616c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800616e:	f000 f8f9 	bl	8006364 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006172:	4b10      	ldr	r3, [pc, #64]	@ (80061b4 <xPortStartScheduler+0x144>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a0f      	ldr	r2, [pc, #60]	@ (80061b4 <xPortStartScheduler+0x144>)
 8006178:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800617c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800617e:	f7ff ff63 	bl	8006048 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006182:	f7ff f82d 	bl	80051e0 <vTaskSwitchContext>
	prvTaskExitError();
 8006186:	f7ff ff19 	bl	8005fbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3718      	adds	r7, #24
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	e000ed00 	.word	0xe000ed00
 8006198:	410fc271 	.word	0x410fc271
 800619c:	410fc270 	.word	0x410fc270
 80061a0:	e000e400 	.word	0xe000e400
 80061a4:	20000f58 	.word	0x20000f58
 80061a8:	20000f5c 	.word	0x20000f5c
 80061ac:	e000ed20 	.word	0xe000ed20
 80061b0:	2000000c 	.word	0x2000000c
 80061b4:	e000ef34 	.word	0xe000ef34

080061b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
	__asm volatile
 80061be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c2:	f383 8811 	msr	BASEPRI, r3
 80061c6:	f3bf 8f6f 	isb	sy
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	607b      	str	r3, [r7, #4]
}
 80061d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80061d2:	4b10      	ldr	r3, [pc, #64]	@ (8006214 <vPortEnterCritical+0x5c>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3301      	adds	r3, #1
 80061d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006214 <vPortEnterCritical+0x5c>)
 80061da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80061dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006214 <vPortEnterCritical+0x5c>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d110      	bne.n	8006206 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80061e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006218 <vPortEnterCritical+0x60>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00b      	beq.n	8006206 <vPortEnterCritical+0x4e>
	__asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	603b      	str	r3, [r7, #0]
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	e7fd      	b.n	8006202 <vPortEnterCritical+0x4a>
	}
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
 8006212:	bf00      	nop
 8006214:	2000000c 	.word	0x2000000c
 8006218:	e000ed04 	.word	0xe000ed04

0800621c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006222:	4b12      	ldr	r3, [pc, #72]	@ (800626c <vPortExitCritical+0x50>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10b      	bne.n	8006242 <vPortExitCritical+0x26>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	607b      	str	r3, [r7, #4]
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	e7fd      	b.n	800623e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006242:	4b0a      	ldr	r3, [pc, #40]	@ (800626c <vPortExitCritical+0x50>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	3b01      	subs	r3, #1
 8006248:	4a08      	ldr	r2, [pc, #32]	@ (800626c <vPortExitCritical+0x50>)
 800624a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800624c:	4b07      	ldr	r3, [pc, #28]	@ (800626c <vPortExitCritical+0x50>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d105      	bne.n	8006260 <vPortExitCritical+0x44>
 8006254:	2300      	movs	r3, #0
 8006256:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	f383 8811 	msr	BASEPRI, r3
}
 800625e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	2000000c 	.word	0x2000000c

08006270 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006270:	f3ef 8009 	mrs	r0, PSP
 8006274:	f3bf 8f6f 	isb	sy
 8006278:	4b15      	ldr	r3, [pc, #84]	@ (80062d0 <pxCurrentTCBConst>)
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	f01e 0f10 	tst.w	lr, #16
 8006280:	bf08      	it	eq
 8006282:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006286:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800628a:	6010      	str	r0, [r2, #0]
 800628c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006290:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006294:	f380 8811 	msr	BASEPRI, r0
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	f3bf 8f6f 	isb	sy
 80062a0:	f7fe ff9e 	bl	80051e0 <vTaskSwitchContext>
 80062a4:	f04f 0000 	mov.w	r0, #0
 80062a8:	f380 8811 	msr	BASEPRI, r0
 80062ac:	bc09      	pop	{r0, r3}
 80062ae:	6819      	ldr	r1, [r3, #0]
 80062b0:	6808      	ldr	r0, [r1, #0]
 80062b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b6:	f01e 0f10 	tst.w	lr, #16
 80062ba:	bf08      	it	eq
 80062bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80062c0:	f380 8809 	msr	PSP, r0
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	f3af 8000 	nop.w

080062d0 <pxCurrentTCBConst>:
 80062d0:	2000092c 	.word	0x2000092c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80062d4:	bf00      	nop
 80062d6:	bf00      	nop

080062d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
	__asm volatile
 80062de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e2:	f383 8811 	msr	BASEPRI, r3
 80062e6:	f3bf 8f6f 	isb	sy
 80062ea:	f3bf 8f4f 	dsb	sy
 80062ee:	607b      	str	r3, [r7, #4]
}
 80062f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80062f2:	f7fe febb 	bl	800506c <xTaskIncrementTick>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80062fc:	4b06      	ldr	r3, [pc, #24]	@ (8006318 <xPortSysTickHandler+0x40>)
 80062fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006302:	601a      	str	r2, [r3, #0]
 8006304:	2300      	movs	r3, #0
 8006306:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	f383 8811 	msr	BASEPRI, r3
}
 800630e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006310:	bf00      	nop
 8006312:	3708      	adds	r7, #8
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	e000ed04 	.word	0xe000ed04

0800631c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006320:	4b0b      	ldr	r3, [pc, #44]	@ (8006350 <vPortSetupTimerInterrupt+0x34>)
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006326:	4b0b      	ldr	r3, [pc, #44]	@ (8006354 <vPortSetupTimerInterrupt+0x38>)
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800632c:	4b0a      	ldr	r3, [pc, #40]	@ (8006358 <vPortSetupTimerInterrupt+0x3c>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a0a      	ldr	r2, [pc, #40]	@ (800635c <vPortSetupTimerInterrupt+0x40>)
 8006332:	fba2 2303 	umull	r2, r3, r2, r3
 8006336:	099b      	lsrs	r3, r3, #6
 8006338:	4a09      	ldr	r2, [pc, #36]	@ (8006360 <vPortSetupTimerInterrupt+0x44>)
 800633a:	3b01      	subs	r3, #1
 800633c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800633e:	4b04      	ldr	r3, [pc, #16]	@ (8006350 <vPortSetupTimerInterrupt+0x34>)
 8006340:	2207      	movs	r2, #7
 8006342:	601a      	str	r2, [r3, #0]
}
 8006344:	bf00      	nop
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	e000e010 	.word	0xe000e010
 8006354:	e000e018 	.word	0xe000e018
 8006358:	20000000 	.word	0x20000000
 800635c:	10624dd3 	.word	0x10624dd3
 8006360:	e000e014 	.word	0xe000e014

08006364 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006364:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006374 <vPortEnableVFP+0x10>
 8006368:	6801      	ldr	r1, [r0, #0]
 800636a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800636e:	6001      	str	r1, [r0, #0]
 8006370:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006372:	bf00      	nop
 8006374:	e000ed88 	.word	0xe000ed88

08006378 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800637e:	f3ef 8305 	mrs	r3, IPSR
 8006382:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b0f      	cmp	r3, #15
 8006388:	d915      	bls.n	80063b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800638a:	4a18      	ldr	r2, [pc, #96]	@ (80063ec <vPortValidateInterruptPriority+0x74>)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	4413      	add	r3, r2
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006394:	4b16      	ldr	r3, [pc, #88]	@ (80063f0 <vPortValidateInterruptPriority+0x78>)
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	7afa      	ldrb	r2, [r7, #11]
 800639a:	429a      	cmp	r2, r3
 800639c:	d20b      	bcs.n	80063b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	607b      	str	r3, [r7, #4]
}
 80063b0:	bf00      	nop
 80063b2:	bf00      	nop
 80063b4:	e7fd      	b.n	80063b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80063b6:	4b0f      	ldr	r3, [pc, #60]	@ (80063f4 <vPortValidateInterruptPriority+0x7c>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80063be:	4b0e      	ldr	r3, [pc, #56]	@ (80063f8 <vPortValidateInterruptPriority+0x80>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d90b      	bls.n	80063de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	603b      	str	r3, [r7, #0]
}
 80063d8:	bf00      	nop
 80063da:	bf00      	nop
 80063dc:	e7fd      	b.n	80063da <vPortValidateInterruptPriority+0x62>
	}
 80063de:	bf00      	nop
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	e000e3f0 	.word	0xe000e3f0
 80063f0:	20000f58 	.word	0x20000f58
 80063f4:	e000ed0c 	.word	0xe000ed0c
 80063f8:	20000f5c 	.word	0x20000f5c

080063fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08a      	sub	sp, #40	@ 0x28
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006404:	2300      	movs	r3, #0
 8006406:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006408:	f7fe fd74 	bl	8004ef4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800640c:	4b5c      	ldr	r3, [pc, #368]	@ (8006580 <pvPortMalloc+0x184>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006414:	f000 f924 	bl	8006660 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006418:	4b5a      	ldr	r3, [pc, #360]	@ (8006584 <pvPortMalloc+0x188>)
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4013      	ands	r3, r2
 8006420:	2b00      	cmp	r3, #0
 8006422:	f040 8095 	bne.w	8006550 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01e      	beq.n	800646a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800642c:	2208      	movs	r2, #8
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4413      	add	r3, r2
 8006432:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f003 0307 	and.w	r3, r3, #7
 800643a:	2b00      	cmp	r3, #0
 800643c:	d015      	beq.n	800646a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f023 0307 	bic.w	r3, r3, #7
 8006444:	3308      	adds	r3, #8
 8006446:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f003 0307 	and.w	r3, r3, #7
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00b      	beq.n	800646a <pvPortMalloc+0x6e>
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	617b      	str	r3, [r7, #20]
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop
 8006468:	e7fd      	b.n	8006466 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d06f      	beq.n	8006550 <pvPortMalloc+0x154>
 8006470:	4b45      	ldr	r3, [pc, #276]	@ (8006588 <pvPortMalloc+0x18c>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	429a      	cmp	r2, r3
 8006478:	d86a      	bhi.n	8006550 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800647a:	4b44      	ldr	r3, [pc, #272]	@ (800658c <pvPortMalloc+0x190>)
 800647c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800647e:	4b43      	ldr	r3, [pc, #268]	@ (800658c <pvPortMalloc+0x190>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006484:	e004      	b.n	8006490 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006488:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	429a      	cmp	r2, r3
 8006498:	d903      	bls.n	80064a2 <pvPortMalloc+0xa6>
 800649a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1f1      	bne.n	8006486 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80064a2:	4b37      	ldr	r3, [pc, #220]	@ (8006580 <pvPortMalloc+0x184>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d051      	beq.n	8006550 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2208      	movs	r2, #8
 80064b2:	4413      	add	r3, r2
 80064b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80064b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	6a3b      	ldr	r3, [r7, #32]
 80064bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	1ad2      	subs	r2, r2, r3
 80064c6:	2308      	movs	r3, #8
 80064c8:	005b      	lsls	r3, r3, #1
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d920      	bls.n	8006510 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80064ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4413      	add	r3, r2
 80064d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	f003 0307 	and.w	r3, r3, #7
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d00b      	beq.n	80064f8 <pvPortMalloc+0xfc>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	613b      	str	r3, [r7, #16]
}
 80064f2:	bf00      	nop
 80064f4:	bf00      	nop
 80064f6:	e7fd      	b.n	80064f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80064f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	1ad2      	subs	r2, r2, r3
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800650a:	69b8      	ldr	r0, [r7, #24]
 800650c:	f000 f90a 	bl	8006724 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006510:	4b1d      	ldr	r3, [pc, #116]	@ (8006588 <pvPortMalloc+0x18c>)
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	4a1b      	ldr	r2, [pc, #108]	@ (8006588 <pvPortMalloc+0x18c>)
 800651c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800651e:	4b1a      	ldr	r3, [pc, #104]	@ (8006588 <pvPortMalloc+0x18c>)
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	4b1b      	ldr	r3, [pc, #108]	@ (8006590 <pvPortMalloc+0x194>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d203      	bcs.n	8006532 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800652a:	4b17      	ldr	r3, [pc, #92]	@ (8006588 <pvPortMalloc+0x18c>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a18      	ldr	r2, [pc, #96]	@ (8006590 <pvPortMalloc+0x194>)
 8006530:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	4b13      	ldr	r3, [pc, #76]	@ (8006584 <pvPortMalloc+0x188>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	431a      	orrs	r2, r3
 800653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006542:	2200      	movs	r2, #0
 8006544:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006546:	4b13      	ldr	r3, [pc, #76]	@ (8006594 <pvPortMalloc+0x198>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3301      	adds	r3, #1
 800654c:	4a11      	ldr	r2, [pc, #68]	@ (8006594 <pvPortMalloc+0x198>)
 800654e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006550:	f7fe fcde 	bl	8004f10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	f003 0307 	and.w	r3, r3, #7
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00b      	beq.n	8006576 <pvPortMalloc+0x17a>
	__asm volatile
 800655e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006562:	f383 8811 	msr	BASEPRI, r3
 8006566:	f3bf 8f6f 	isb	sy
 800656a:	f3bf 8f4f 	dsb	sy
 800656e:	60fb      	str	r3, [r7, #12]
}
 8006570:	bf00      	nop
 8006572:	bf00      	nop
 8006574:	e7fd      	b.n	8006572 <pvPortMalloc+0x176>
	return pvReturn;
 8006576:	69fb      	ldr	r3, [r7, #28]
}
 8006578:	4618      	mov	r0, r3
 800657a:	3728      	adds	r7, #40	@ 0x28
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20004b68 	.word	0x20004b68
 8006584:	20004b7c 	.word	0x20004b7c
 8006588:	20004b6c 	.word	0x20004b6c
 800658c:	20004b60 	.word	0x20004b60
 8006590:	20004b70 	.word	0x20004b70
 8006594:	20004b74 	.word	0x20004b74

08006598 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d04f      	beq.n	800664a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80065aa:	2308      	movs	r3, #8
 80065ac:	425b      	negs	r3, r3
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	4413      	add	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	4b25      	ldr	r3, [pc, #148]	@ (8006654 <vPortFree+0xbc>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4013      	ands	r3, r2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10b      	bne.n	80065de <vPortFree+0x46>
	__asm volatile
 80065c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	60fb      	str	r3, [r7, #12]
}
 80065d8:	bf00      	nop
 80065da:	bf00      	nop
 80065dc:	e7fd      	b.n	80065da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <vPortFree+0x66>
	__asm volatile
 80065e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ea:	f383 8811 	msr	BASEPRI, r3
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	60bb      	str	r3, [r7, #8]
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	e7fd      	b.n	80065fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	4b14      	ldr	r3, [pc, #80]	@ (8006654 <vPortFree+0xbc>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4013      	ands	r3, r2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d01e      	beq.n	800664a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d11a      	bne.n	800664a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	685a      	ldr	r2, [r3, #4]
 8006618:	4b0e      	ldr	r3, [pc, #56]	@ (8006654 <vPortFree+0xbc>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	43db      	mvns	r3, r3
 800661e:	401a      	ands	r2, r3
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006624:	f7fe fc66 	bl	8004ef4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	685a      	ldr	r2, [r3, #4]
 800662c:	4b0a      	ldr	r3, [pc, #40]	@ (8006658 <vPortFree+0xc0>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4413      	add	r3, r2
 8006632:	4a09      	ldr	r2, [pc, #36]	@ (8006658 <vPortFree+0xc0>)
 8006634:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006636:	6938      	ldr	r0, [r7, #16]
 8006638:	f000 f874 	bl	8006724 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800663c:	4b07      	ldr	r3, [pc, #28]	@ (800665c <vPortFree+0xc4>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	3301      	adds	r3, #1
 8006642:	4a06      	ldr	r2, [pc, #24]	@ (800665c <vPortFree+0xc4>)
 8006644:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006646:	f7fe fc63 	bl	8004f10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800664a:	bf00      	nop
 800664c:	3718      	adds	r7, #24
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	20004b7c 	.word	0x20004b7c
 8006658:	20004b6c 	.word	0x20004b6c
 800665c:	20004b78 	.word	0x20004b78

08006660 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006666:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800666a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800666c:	4b27      	ldr	r3, [pc, #156]	@ (800670c <prvHeapInit+0xac>)
 800666e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00c      	beq.n	8006694 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	3307      	adds	r3, #7
 800667e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f023 0307 	bic.w	r3, r3, #7
 8006686:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	4a1f      	ldr	r2, [pc, #124]	@ (800670c <prvHeapInit+0xac>)
 8006690:	4413      	add	r3, r2
 8006692:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006698:	4a1d      	ldr	r2, [pc, #116]	@ (8006710 <prvHeapInit+0xb0>)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800669e:	4b1c      	ldr	r3, [pc, #112]	@ (8006710 <prvHeapInit+0xb0>)
 80066a0:	2200      	movs	r2, #0
 80066a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	4413      	add	r3, r2
 80066aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80066ac:	2208      	movs	r2, #8
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	1a9b      	subs	r3, r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 0307 	bic.w	r3, r3, #7
 80066ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	4a15      	ldr	r2, [pc, #84]	@ (8006714 <prvHeapInit+0xb4>)
 80066c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80066c2:	4b14      	ldr	r3, [pc, #80]	@ (8006714 <prvHeapInit+0xb4>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2200      	movs	r2, #0
 80066c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80066ca:	4b12      	ldr	r3, [pc, #72]	@ (8006714 <prvHeapInit+0xb4>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2200      	movs	r2, #0
 80066d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	1ad2      	subs	r2, r2, r3
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80066e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006714 <prvHeapInit+0xb4>)
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	4a0a      	ldr	r2, [pc, #40]	@ (8006718 <prvHeapInit+0xb8>)
 80066ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	4a09      	ldr	r2, [pc, #36]	@ (800671c <prvHeapInit+0xbc>)
 80066f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80066f8:	4b09      	ldr	r3, [pc, #36]	@ (8006720 <prvHeapInit+0xc0>)
 80066fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80066fe:	601a      	str	r2, [r3, #0]
}
 8006700:	bf00      	nop
 8006702:	3714      	adds	r7, #20
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	20000f60 	.word	0x20000f60
 8006710:	20004b60 	.word	0x20004b60
 8006714:	20004b68 	.word	0x20004b68
 8006718:	20004b70 	.word	0x20004b70
 800671c:	20004b6c 	.word	0x20004b6c
 8006720:	20004b7c 	.word	0x20004b7c

08006724 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800672c:	4b28      	ldr	r3, [pc, #160]	@ (80067d0 <prvInsertBlockIntoFreeList+0xac>)
 800672e:	60fb      	str	r3, [r7, #12]
 8006730:	e002      	b.n	8006738 <prvInsertBlockIntoFreeList+0x14>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	60fb      	str	r3, [r7, #12]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	687a      	ldr	r2, [r7, #4]
 800673e:	429a      	cmp	r2, r3
 8006740:	d8f7      	bhi.n	8006732 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	4413      	add	r3, r2
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	429a      	cmp	r2, r3
 8006752:	d108      	bne.n	8006766 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	441a      	add	r2, r3
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	441a      	add	r2, r3
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	429a      	cmp	r2, r3
 8006778:	d118      	bne.n	80067ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	4b15      	ldr	r3, [pc, #84]	@ (80067d4 <prvInsertBlockIntoFreeList+0xb0>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	429a      	cmp	r2, r3
 8006784:	d00d      	beq.n	80067a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	685a      	ldr	r2, [r3, #4]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	441a      	add	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	e008      	b.n	80067b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80067a2:	4b0c      	ldr	r3, [pc, #48]	@ (80067d4 <prvInsertBlockIntoFreeList+0xb0>)
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	601a      	str	r2, [r3, #0]
 80067aa:	e003      	b.n	80067b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d002      	beq.n	80067c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067c2:	bf00      	nop
 80067c4:	3714      	adds	r7, #20
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	20004b60 	.word	0x20004b60
 80067d4:	20004b68 	.word	0x20004b68

080067d8 <std>:
 80067d8:	2300      	movs	r3, #0
 80067da:	b510      	push	{r4, lr}
 80067dc:	4604      	mov	r4, r0
 80067de:	e9c0 3300 	strd	r3, r3, [r0]
 80067e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067e6:	6083      	str	r3, [r0, #8]
 80067e8:	8181      	strh	r1, [r0, #12]
 80067ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80067ec:	81c2      	strh	r2, [r0, #14]
 80067ee:	6183      	str	r3, [r0, #24]
 80067f0:	4619      	mov	r1, r3
 80067f2:	2208      	movs	r2, #8
 80067f4:	305c      	adds	r0, #92	@ 0x5c
 80067f6:	f000 fa1b 	bl	8006c30 <memset>
 80067fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006830 <std+0x58>)
 80067fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80067fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006834 <std+0x5c>)
 8006800:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006802:	4b0d      	ldr	r3, [pc, #52]	@ (8006838 <std+0x60>)
 8006804:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006806:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <std+0x64>)
 8006808:	6323      	str	r3, [r4, #48]	@ 0x30
 800680a:	4b0d      	ldr	r3, [pc, #52]	@ (8006840 <std+0x68>)
 800680c:	6224      	str	r4, [r4, #32]
 800680e:	429c      	cmp	r4, r3
 8006810:	d006      	beq.n	8006820 <std+0x48>
 8006812:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006816:	4294      	cmp	r4, r2
 8006818:	d002      	beq.n	8006820 <std+0x48>
 800681a:	33d0      	adds	r3, #208	@ 0xd0
 800681c:	429c      	cmp	r4, r3
 800681e:	d105      	bne.n	800682c <std+0x54>
 8006820:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006828:	f000 bad8 	b.w	8006ddc <__retarget_lock_init_recursive>
 800682c:	bd10      	pop	{r4, pc}
 800682e:	bf00      	nop
 8006830:	08006a81 	.word	0x08006a81
 8006834:	08006aa3 	.word	0x08006aa3
 8006838:	08006adb 	.word	0x08006adb
 800683c:	08006aff 	.word	0x08006aff
 8006840:	20004b80 	.word	0x20004b80

08006844 <stdio_exit_handler>:
 8006844:	4a02      	ldr	r2, [pc, #8]	@ (8006850 <stdio_exit_handler+0xc>)
 8006846:	4903      	ldr	r1, [pc, #12]	@ (8006854 <stdio_exit_handler+0x10>)
 8006848:	4803      	ldr	r0, [pc, #12]	@ (8006858 <stdio_exit_handler+0x14>)
 800684a:	f000 b869 	b.w	8006920 <_fwalk_sglue>
 800684e:	bf00      	nop
 8006850:	20000010 	.word	0x20000010
 8006854:	08007945 	.word	0x08007945
 8006858:	20000020 	.word	0x20000020

0800685c <cleanup_stdio>:
 800685c:	6841      	ldr	r1, [r0, #4]
 800685e:	4b0c      	ldr	r3, [pc, #48]	@ (8006890 <cleanup_stdio+0x34>)
 8006860:	4299      	cmp	r1, r3
 8006862:	b510      	push	{r4, lr}
 8006864:	4604      	mov	r4, r0
 8006866:	d001      	beq.n	800686c <cleanup_stdio+0x10>
 8006868:	f001 f86c 	bl	8007944 <_fflush_r>
 800686c:	68a1      	ldr	r1, [r4, #8]
 800686e:	4b09      	ldr	r3, [pc, #36]	@ (8006894 <cleanup_stdio+0x38>)
 8006870:	4299      	cmp	r1, r3
 8006872:	d002      	beq.n	800687a <cleanup_stdio+0x1e>
 8006874:	4620      	mov	r0, r4
 8006876:	f001 f865 	bl	8007944 <_fflush_r>
 800687a:	68e1      	ldr	r1, [r4, #12]
 800687c:	4b06      	ldr	r3, [pc, #24]	@ (8006898 <cleanup_stdio+0x3c>)
 800687e:	4299      	cmp	r1, r3
 8006880:	d004      	beq.n	800688c <cleanup_stdio+0x30>
 8006882:	4620      	mov	r0, r4
 8006884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006888:	f001 b85c 	b.w	8007944 <_fflush_r>
 800688c:	bd10      	pop	{r4, pc}
 800688e:	bf00      	nop
 8006890:	20004b80 	.word	0x20004b80
 8006894:	20004be8 	.word	0x20004be8
 8006898:	20004c50 	.word	0x20004c50

0800689c <global_stdio_init.part.0>:
 800689c:	b510      	push	{r4, lr}
 800689e:	4b0b      	ldr	r3, [pc, #44]	@ (80068cc <global_stdio_init.part.0+0x30>)
 80068a0:	4c0b      	ldr	r4, [pc, #44]	@ (80068d0 <global_stdio_init.part.0+0x34>)
 80068a2:	4a0c      	ldr	r2, [pc, #48]	@ (80068d4 <global_stdio_init.part.0+0x38>)
 80068a4:	601a      	str	r2, [r3, #0]
 80068a6:	4620      	mov	r0, r4
 80068a8:	2200      	movs	r2, #0
 80068aa:	2104      	movs	r1, #4
 80068ac:	f7ff ff94 	bl	80067d8 <std>
 80068b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068b4:	2201      	movs	r2, #1
 80068b6:	2109      	movs	r1, #9
 80068b8:	f7ff ff8e 	bl	80067d8 <std>
 80068bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068c0:	2202      	movs	r2, #2
 80068c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c6:	2112      	movs	r1, #18
 80068c8:	f7ff bf86 	b.w	80067d8 <std>
 80068cc:	20004cb8 	.word	0x20004cb8
 80068d0:	20004b80 	.word	0x20004b80
 80068d4:	08006845 	.word	0x08006845

080068d8 <__sfp_lock_acquire>:
 80068d8:	4801      	ldr	r0, [pc, #4]	@ (80068e0 <__sfp_lock_acquire+0x8>)
 80068da:	f000 ba80 	b.w	8006dde <__retarget_lock_acquire_recursive>
 80068de:	bf00      	nop
 80068e0:	20004cc1 	.word	0x20004cc1

080068e4 <__sfp_lock_release>:
 80068e4:	4801      	ldr	r0, [pc, #4]	@ (80068ec <__sfp_lock_release+0x8>)
 80068e6:	f000 ba7b 	b.w	8006de0 <__retarget_lock_release_recursive>
 80068ea:	bf00      	nop
 80068ec:	20004cc1 	.word	0x20004cc1

080068f0 <__sinit>:
 80068f0:	b510      	push	{r4, lr}
 80068f2:	4604      	mov	r4, r0
 80068f4:	f7ff fff0 	bl	80068d8 <__sfp_lock_acquire>
 80068f8:	6a23      	ldr	r3, [r4, #32]
 80068fa:	b11b      	cbz	r3, 8006904 <__sinit+0x14>
 80068fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006900:	f7ff bff0 	b.w	80068e4 <__sfp_lock_release>
 8006904:	4b04      	ldr	r3, [pc, #16]	@ (8006918 <__sinit+0x28>)
 8006906:	6223      	str	r3, [r4, #32]
 8006908:	4b04      	ldr	r3, [pc, #16]	@ (800691c <__sinit+0x2c>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1f5      	bne.n	80068fc <__sinit+0xc>
 8006910:	f7ff ffc4 	bl	800689c <global_stdio_init.part.0>
 8006914:	e7f2      	b.n	80068fc <__sinit+0xc>
 8006916:	bf00      	nop
 8006918:	0800685d 	.word	0x0800685d
 800691c:	20004cb8 	.word	0x20004cb8

08006920 <_fwalk_sglue>:
 8006920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006924:	4607      	mov	r7, r0
 8006926:	4688      	mov	r8, r1
 8006928:	4614      	mov	r4, r2
 800692a:	2600      	movs	r6, #0
 800692c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006930:	f1b9 0901 	subs.w	r9, r9, #1
 8006934:	d505      	bpl.n	8006942 <_fwalk_sglue+0x22>
 8006936:	6824      	ldr	r4, [r4, #0]
 8006938:	2c00      	cmp	r4, #0
 800693a:	d1f7      	bne.n	800692c <_fwalk_sglue+0xc>
 800693c:	4630      	mov	r0, r6
 800693e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006942:	89ab      	ldrh	r3, [r5, #12]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d907      	bls.n	8006958 <_fwalk_sglue+0x38>
 8006948:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800694c:	3301      	adds	r3, #1
 800694e:	d003      	beq.n	8006958 <_fwalk_sglue+0x38>
 8006950:	4629      	mov	r1, r5
 8006952:	4638      	mov	r0, r7
 8006954:	47c0      	blx	r8
 8006956:	4306      	orrs	r6, r0
 8006958:	3568      	adds	r5, #104	@ 0x68
 800695a:	e7e9      	b.n	8006930 <_fwalk_sglue+0x10>

0800695c <iprintf>:
 800695c:	b40f      	push	{r0, r1, r2, r3}
 800695e:	b507      	push	{r0, r1, r2, lr}
 8006960:	4906      	ldr	r1, [pc, #24]	@ (800697c <iprintf+0x20>)
 8006962:	ab04      	add	r3, sp, #16
 8006964:	6808      	ldr	r0, [r1, #0]
 8006966:	f853 2b04 	ldr.w	r2, [r3], #4
 800696a:	6881      	ldr	r1, [r0, #8]
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	f000 fcc1 	bl	80072f4 <_vfiprintf_r>
 8006972:	b003      	add	sp, #12
 8006974:	f85d eb04 	ldr.w	lr, [sp], #4
 8006978:	b004      	add	sp, #16
 800697a:	4770      	bx	lr
 800697c:	2000001c 	.word	0x2000001c

08006980 <_puts_r>:
 8006980:	6a03      	ldr	r3, [r0, #32]
 8006982:	b570      	push	{r4, r5, r6, lr}
 8006984:	6884      	ldr	r4, [r0, #8]
 8006986:	4605      	mov	r5, r0
 8006988:	460e      	mov	r6, r1
 800698a:	b90b      	cbnz	r3, 8006990 <_puts_r+0x10>
 800698c:	f7ff ffb0 	bl	80068f0 <__sinit>
 8006990:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006992:	07db      	lsls	r3, r3, #31
 8006994:	d405      	bmi.n	80069a2 <_puts_r+0x22>
 8006996:	89a3      	ldrh	r3, [r4, #12]
 8006998:	0598      	lsls	r0, r3, #22
 800699a:	d402      	bmi.n	80069a2 <_puts_r+0x22>
 800699c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800699e:	f000 fa1e 	bl	8006dde <__retarget_lock_acquire_recursive>
 80069a2:	89a3      	ldrh	r3, [r4, #12]
 80069a4:	0719      	lsls	r1, r3, #28
 80069a6:	d502      	bpl.n	80069ae <_puts_r+0x2e>
 80069a8:	6923      	ldr	r3, [r4, #16]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d135      	bne.n	8006a1a <_puts_r+0x9a>
 80069ae:	4621      	mov	r1, r4
 80069b0:	4628      	mov	r0, r5
 80069b2:	f000 f8e7 	bl	8006b84 <__swsetup_r>
 80069b6:	b380      	cbz	r0, 8006a1a <_puts_r+0x9a>
 80069b8:	f04f 35ff 	mov.w	r5, #4294967295
 80069bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069be:	07da      	lsls	r2, r3, #31
 80069c0:	d405      	bmi.n	80069ce <_puts_r+0x4e>
 80069c2:	89a3      	ldrh	r3, [r4, #12]
 80069c4:	059b      	lsls	r3, r3, #22
 80069c6:	d402      	bmi.n	80069ce <_puts_r+0x4e>
 80069c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069ca:	f000 fa09 	bl	8006de0 <__retarget_lock_release_recursive>
 80069ce:	4628      	mov	r0, r5
 80069d0:	bd70      	pop	{r4, r5, r6, pc}
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	da04      	bge.n	80069e0 <_puts_r+0x60>
 80069d6:	69a2      	ldr	r2, [r4, #24]
 80069d8:	429a      	cmp	r2, r3
 80069da:	dc17      	bgt.n	8006a0c <_puts_r+0x8c>
 80069dc:	290a      	cmp	r1, #10
 80069de:	d015      	beq.n	8006a0c <_puts_r+0x8c>
 80069e0:	6823      	ldr	r3, [r4, #0]
 80069e2:	1c5a      	adds	r2, r3, #1
 80069e4:	6022      	str	r2, [r4, #0]
 80069e6:	7019      	strb	r1, [r3, #0]
 80069e8:	68a3      	ldr	r3, [r4, #8]
 80069ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80069ee:	3b01      	subs	r3, #1
 80069f0:	60a3      	str	r3, [r4, #8]
 80069f2:	2900      	cmp	r1, #0
 80069f4:	d1ed      	bne.n	80069d2 <_puts_r+0x52>
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	da11      	bge.n	8006a1e <_puts_r+0x9e>
 80069fa:	4622      	mov	r2, r4
 80069fc:	210a      	movs	r1, #10
 80069fe:	4628      	mov	r0, r5
 8006a00:	f000 f881 	bl	8006b06 <__swbuf_r>
 8006a04:	3001      	adds	r0, #1
 8006a06:	d0d7      	beq.n	80069b8 <_puts_r+0x38>
 8006a08:	250a      	movs	r5, #10
 8006a0a:	e7d7      	b.n	80069bc <_puts_r+0x3c>
 8006a0c:	4622      	mov	r2, r4
 8006a0e:	4628      	mov	r0, r5
 8006a10:	f000 f879 	bl	8006b06 <__swbuf_r>
 8006a14:	3001      	adds	r0, #1
 8006a16:	d1e7      	bne.n	80069e8 <_puts_r+0x68>
 8006a18:	e7ce      	b.n	80069b8 <_puts_r+0x38>
 8006a1a:	3e01      	subs	r6, #1
 8006a1c:	e7e4      	b.n	80069e8 <_puts_r+0x68>
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	1c5a      	adds	r2, r3, #1
 8006a22:	6022      	str	r2, [r4, #0]
 8006a24:	220a      	movs	r2, #10
 8006a26:	701a      	strb	r2, [r3, #0]
 8006a28:	e7ee      	b.n	8006a08 <_puts_r+0x88>
	...

08006a2c <puts>:
 8006a2c:	4b02      	ldr	r3, [pc, #8]	@ (8006a38 <puts+0xc>)
 8006a2e:	4601      	mov	r1, r0
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	f7ff bfa5 	b.w	8006980 <_puts_r>
 8006a36:	bf00      	nop
 8006a38:	2000001c 	.word	0x2000001c

08006a3c <siprintf>:
 8006a3c:	b40e      	push	{r1, r2, r3}
 8006a3e:	b510      	push	{r4, lr}
 8006a40:	b09d      	sub	sp, #116	@ 0x74
 8006a42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006a44:	9002      	str	r0, [sp, #8]
 8006a46:	9006      	str	r0, [sp, #24]
 8006a48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006a4c:	480a      	ldr	r0, [pc, #40]	@ (8006a78 <siprintf+0x3c>)
 8006a4e:	9107      	str	r1, [sp, #28]
 8006a50:	9104      	str	r1, [sp, #16]
 8006a52:	490a      	ldr	r1, [pc, #40]	@ (8006a7c <siprintf+0x40>)
 8006a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a58:	9105      	str	r1, [sp, #20]
 8006a5a:	2400      	movs	r4, #0
 8006a5c:	a902      	add	r1, sp, #8
 8006a5e:	6800      	ldr	r0, [r0, #0]
 8006a60:	9301      	str	r3, [sp, #4]
 8006a62:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006a64:	f000 fb20 	bl	80070a8 <_svfiprintf_r>
 8006a68:	9b02      	ldr	r3, [sp, #8]
 8006a6a:	701c      	strb	r4, [r3, #0]
 8006a6c:	b01d      	add	sp, #116	@ 0x74
 8006a6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a72:	b003      	add	sp, #12
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	2000001c 	.word	0x2000001c
 8006a7c:	ffff0208 	.word	0xffff0208

08006a80 <__sread>:
 8006a80:	b510      	push	{r4, lr}
 8006a82:	460c      	mov	r4, r1
 8006a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a88:	f000 f95a 	bl	8006d40 <_read_r>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	bfab      	itete	ge
 8006a90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a92:	89a3      	ldrhlt	r3, [r4, #12]
 8006a94:	181b      	addge	r3, r3, r0
 8006a96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a9a:	bfac      	ite	ge
 8006a9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a9e:	81a3      	strhlt	r3, [r4, #12]
 8006aa0:	bd10      	pop	{r4, pc}

08006aa2 <__swrite>:
 8006aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aa6:	461f      	mov	r7, r3
 8006aa8:	898b      	ldrh	r3, [r1, #12]
 8006aaa:	05db      	lsls	r3, r3, #23
 8006aac:	4605      	mov	r5, r0
 8006aae:	460c      	mov	r4, r1
 8006ab0:	4616      	mov	r6, r2
 8006ab2:	d505      	bpl.n	8006ac0 <__swrite+0x1e>
 8006ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ab8:	2302      	movs	r3, #2
 8006aba:	2200      	movs	r2, #0
 8006abc:	f000 f92e 	bl	8006d1c <_lseek_r>
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ac6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006aca:	81a3      	strh	r3, [r4, #12]
 8006acc:	4632      	mov	r2, r6
 8006ace:	463b      	mov	r3, r7
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad6:	f000 b945 	b.w	8006d64 <_write_r>

08006ada <__sseek>:
 8006ada:	b510      	push	{r4, lr}
 8006adc:	460c      	mov	r4, r1
 8006ade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae2:	f000 f91b 	bl	8006d1c <_lseek_r>
 8006ae6:	1c43      	adds	r3, r0, #1
 8006ae8:	89a3      	ldrh	r3, [r4, #12]
 8006aea:	bf15      	itete	ne
 8006aec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006aee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006af2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006af6:	81a3      	strheq	r3, [r4, #12]
 8006af8:	bf18      	it	ne
 8006afa:	81a3      	strhne	r3, [r4, #12]
 8006afc:	bd10      	pop	{r4, pc}

08006afe <__sclose>:
 8006afe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b02:	f000 b89d 	b.w	8006c40 <_close_r>

08006b06 <__swbuf_r>:
 8006b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b08:	460e      	mov	r6, r1
 8006b0a:	4614      	mov	r4, r2
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	b118      	cbz	r0, 8006b18 <__swbuf_r+0x12>
 8006b10:	6a03      	ldr	r3, [r0, #32]
 8006b12:	b90b      	cbnz	r3, 8006b18 <__swbuf_r+0x12>
 8006b14:	f7ff feec 	bl	80068f0 <__sinit>
 8006b18:	69a3      	ldr	r3, [r4, #24]
 8006b1a:	60a3      	str	r3, [r4, #8]
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	071a      	lsls	r2, r3, #28
 8006b20:	d501      	bpl.n	8006b26 <__swbuf_r+0x20>
 8006b22:	6923      	ldr	r3, [r4, #16]
 8006b24:	b943      	cbnz	r3, 8006b38 <__swbuf_r+0x32>
 8006b26:	4621      	mov	r1, r4
 8006b28:	4628      	mov	r0, r5
 8006b2a:	f000 f82b 	bl	8006b84 <__swsetup_r>
 8006b2e:	b118      	cbz	r0, 8006b38 <__swbuf_r+0x32>
 8006b30:	f04f 37ff 	mov.w	r7, #4294967295
 8006b34:	4638      	mov	r0, r7
 8006b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	1a98      	subs	r0, r3, r2
 8006b3e:	6963      	ldr	r3, [r4, #20]
 8006b40:	b2f6      	uxtb	r6, r6
 8006b42:	4283      	cmp	r3, r0
 8006b44:	4637      	mov	r7, r6
 8006b46:	dc05      	bgt.n	8006b54 <__swbuf_r+0x4e>
 8006b48:	4621      	mov	r1, r4
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f000 fefa 	bl	8007944 <_fflush_r>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d1ed      	bne.n	8006b30 <__swbuf_r+0x2a>
 8006b54:	68a3      	ldr	r3, [r4, #8]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	60a3      	str	r3, [r4, #8]
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	6022      	str	r2, [r4, #0]
 8006b60:	701e      	strb	r6, [r3, #0]
 8006b62:	6962      	ldr	r2, [r4, #20]
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d004      	beq.n	8006b74 <__swbuf_r+0x6e>
 8006b6a:	89a3      	ldrh	r3, [r4, #12]
 8006b6c:	07db      	lsls	r3, r3, #31
 8006b6e:	d5e1      	bpl.n	8006b34 <__swbuf_r+0x2e>
 8006b70:	2e0a      	cmp	r6, #10
 8006b72:	d1df      	bne.n	8006b34 <__swbuf_r+0x2e>
 8006b74:	4621      	mov	r1, r4
 8006b76:	4628      	mov	r0, r5
 8006b78:	f000 fee4 	bl	8007944 <_fflush_r>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d0d9      	beq.n	8006b34 <__swbuf_r+0x2e>
 8006b80:	e7d6      	b.n	8006b30 <__swbuf_r+0x2a>
	...

08006b84 <__swsetup_r>:
 8006b84:	b538      	push	{r3, r4, r5, lr}
 8006b86:	4b29      	ldr	r3, [pc, #164]	@ (8006c2c <__swsetup_r+0xa8>)
 8006b88:	4605      	mov	r5, r0
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	b118      	cbz	r0, 8006b98 <__swsetup_r+0x14>
 8006b90:	6a03      	ldr	r3, [r0, #32]
 8006b92:	b90b      	cbnz	r3, 8006b98 <__swsetup_r+0x14>
 8006b94:	f7ff feac 	bl	80068f0 <__sinit>
 8006b98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b9c:	0719      	lsls	r1, r3, #28
 8006b9e:	d422      	bmi.n	8006be6 <__swsetup_r+0x62>
 8006ba0:	06da      	lsls	r2, r3, #27
 8006ba2:	d407      	bmi.n	8006bb4 <__swsetup_r+0x30>
 8006ba4:	2209      	movs	r2, #9
 8006ba6:	602a      	str	r2, [r5, #0]
 8006ba8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bac:	81a3      	strh	r3, [r4, #12]
 8006bae:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb2:	e033      	b.n	8006c1c <__swsetup_r+0x98>
 8006bb4:	0758      	lsls	r0, r3, #29
 8006bb6:	d512      	bpl.n	8006bde <__swsetup_r+0x5a>
 8006bb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bba:	b141      	cbz	r1, 8006bce <__swsetup_r+0x4a>
 8006bbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bc0:	4299      	cmp	r1, r3
 8006bc2:	d002      	beq.n	8006bca <__swsetup_r+0x46>
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	f000 f91b 	bl	8006e00 <_free_r>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006bd4:	81a3      	strh	r3, [r4, #12]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	6063      	str	r3, [r4, #4]
 8006bda:	6923      	ldr	r3, [r4, #16]
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	f043 0308 	orr.w	r3, r3, #8
 8006be4:	81a3      	strh	r3, [r4, #12]
 8006be6:	6923      	ldr	r3, [r4, #16]
 8006be8:	b94b      	cbnz	r3, 8006bfe <__swsetup_r+0x7a>
 8006bea:	89a3      	ldrh	r3, [r4, #12]
 8006bec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bf4:	d003      	beq.n	8006bfe <__swsetup_r+0x7a>
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f000 fef1 	bl	80079e0 <__smakebuf_r>
 8006bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c02:	f013 0201 	ands.w	r2, r3, #1
 8006c06:	d00a      	beq.n	8006c1e <__swsetup_r+0x9a>
 8006c08:	2200      	movs	r2, #0
 8006c0a:	60a2      	str	r2, [r4, #8]
 8006c0c:	6962      	ldr	r2, [r4, #20]
 8006c0e:	4252      	negs	r2, r2
 8006c10:	61a2      	str	r2, [r4, #24]
 8006c12:	6922      	ldr	r2, [r4, #16]
 8006c14:	b942      	cbnz	r2, 8006c28 <__swsetup_r+0xa4>
 8006c16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c1a:	d1c5      	bne.n	8006ba8 <__swsetup_r+0x24>
 8006c1c:	bd38      	pop	{r3, r4, r5, pc}
 8006c1e:	0799      	lsls	r1, r3, #30
 8006c20:	bf58      	it	pl
 8006c22:	6962      	ldrpl	r2, [r4, #20]
 8006c24:	60a2      	str	r2, [r4, #8]
 8006c26:	e7f4      	b.n	8006c12 <__swsetup_r+0x8e>
 8006c28:	2000      	movs	r0, #0
 8006c2a:	e7f7      	b.n	8006c1c <__swsetup_r+0x98>
 8006c2c:	2000001c 	.word	0x2000001c

08006c30 <memset>:
 8006c30:	4402      	add	r2, r0
 8006c32:	4603      	mov	r3, r0
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d100      	bne.n	8006c3a <memset+0xa>
 8006c38:	4770      	bx	lr
 8006c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c3e:	e7f9      	b.n	8006c34 <memset+0x4>

08006c40 <_close_r>:
 8006c40:	b538      	push	{r3, r4, r5, lr}
 8006c42:	4d06      	ldr	r5, [pc, #24]	@ (8006c5c <_close_r+0x1c>)
 8006c44:	2300      	movs	r3, #0
 8006c46:	4604      	mov	r4, r0
 8006c48:	4608      	mov	r0, r1
 8006c4a:	602b      	str	r3, [r5, #0]
 8006c4c:	f7fa fa69 	bl	8001122 <_close>
 8006c50:	1c43      	adds	r3, r0, #1
 8006c52:	d102      	bne.n	8006c5a <_close_r+0x1a>
 8006c54:	682b      	ldr	r3, [r5, #0]
 8006c56:	b103      	cbz	r3, 8006c5a <_close_r+0x1a>
 8006c58:	6023      	str	r3, [r4, #0]
 8006c5a:	bd38      	pop	{r3, r4, r5, pc}
 8006c5c:	20004cbc 	.word	0x20004cbc

08006c60 <_reclaim_reent>:
 8006c60:	4b2d      	ldr	r3, [pc, #180]	@ (8006d18 <_reclaim_reent+0xb8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4283      	cmp	r3, r0
 8006c66:	b570      	push	{r4, r5, r6, lr}
 8006c68:	4604      	mov	r4, r0
 8006c6a:	d053      	beq.n	8006d14 <_reclaim_reent+0xb4>
 8006c6c:	69c3      	ldr	r3, [r0, #28]
 8006c6e:	b31b      	cbz	r3, 8006cb8 <_reclaim_reent+0x58>
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	b163      	cbz	r3, 8006c8e <_reclaim_reent+0x2e>
 8006c74:	2500      	movs	r5, #0
 8006c76:	69e3      	ldr	r3, [r4, #28]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	5959      	ldr	r1, [r3, r5]
 8006c7c:	b9b1      	cbnz	r1, 8006cac <_reclaim_reent+0x4c>
 8006c7e:	3504      	adds	r5, #4
 8006c80:	2d80      	cmp	r5, #128	@ 0x80
 8006c82:	d1f8      	bne.n	8006c76 <_reclaim_reent+0x16>
 8006c84:	69e3      	ldr	r3, [r4, #28]
 8006c86:	4620      	mov	r0, r4
 8006c88:	68d9      	ldr	r1, [r3, #12]
 8006c8a:	f000 f8b9 	bl	8006e00 <_free_r>
 8006c8e:	69e3      	ldr	r3, [r4, #28]
 8006c90:	6819      	ldr	r1, [r3, #0]
 8006c92:	b111      	cbz	r1, 8006c9a <_reclaim_reent+0x3a>
 8006c94:	4620      	mov	r0, r4
 8006c96:	f000 f8b3 	bl	8006e00 <_free_r>
 8006c9a:	69e3      	ldr	r3, [r4, #28]
 8006c9c:	689d      	ldr	r5, [r3, #8]
 8006c9e:	b15d      	cbz	r5, 8006cb8 <_reclaim_reent+0x58>
 8006ca0:	4629      	mov	r1, r5
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	682d      	ldr	r5, [r5, #0]
 8006ca6:	f000 f8ab 	bl	8006e00 <_free_r>
 8006caa:	e7f8      	b.n	8006c9e <_reclaim_reent+0x3e>
 8006cac:	680e      	ldr	r6, [r1, #0]
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 f8a6 	bl	8006e00 <_free_r>
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	e7e1      	b.n	8006c7c <_reclaim_reent+0x1c>
 8006cb8:	6961      	ldr	r1, [r4, #20]
 8006cba:	b111      	cbz	r1, 8006cc2 <_reclaim_reent+0x62>
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f000 f89f 	bl	8006e00 <_free_r>
 8006cc2:	69e1      	ldr	r1, [r4, #28]
 8006cc4:	b111      	cbz	r1, 8006ccc <_reclaim_reent+0x6c>
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	f000 f89a 	bl	8006e00 <_free_r>
 8006ccc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006cce:	b111      	cbz	r1, 8006cd6 <_reclaim_reent+0x76>
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f000 f895 	bl	8006e00 <_free_r>
 8006cd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cd8:	b111      	cbz	r1, 8006ce0 <_reclaim_reent+0x80>
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f000 f890 	bl	8006e00 <_free_r>
 8006ce0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006ce2:	b111      	cbz	r1, 8006cea <_reclaim_reent+0x8a>
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 f88b 	bl	8006e00 <_free_r>
 8006cea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006cec:	b111      	cbz	r1, 8006cf4 <_reclaim_reent+0x94>
 8006cee:	4620      	mov	r0, r4
 8006cf0:	f000 f886 	bl	8006e00 <_free_r>
 8006cf4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006cf6:	b111      	cbz	r1, 8006cfe <_reclaim_reent+0x9e>
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f000 f881 	bl	8006e00 <_free_r>
 8006cfe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006d00:	b111      	cbz	r1, 8006d08 <_reclaim_reent+0xa8>
 8006d02:	4620      	mov	r0, r4
 8006d04:	f000 f87c 	bl	8006e00 <_free_r>
 8006d08:	6a23      	ldr	r3, [r4, #32]
 8006d0a:	b11b      	cbz	r3, 8006d14 <_reclaim_reent+0xb4>
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006d12:	4718      	bx	r3
 8006d14:	bd70      	pop	{r4, r5, r6, pc}
 8006d16:	bf00      	nop
 8006d18:	2000001c 	.word	0x2000001c

08006d1c <_lseek_r>:
 8006d1c:	b538      	push	{r3, r4, r5, lr}
 8006d1e:	4d07      	ldr	r5, [pc, #28]	@ (8006d3c <_lseek_r+0x20>)
 8006d20:	4604      	mov	r4, r0
 8006d22:	4608      	mov	r0, r1
 8006d24:	4611      	mov	r1, r2
 8006d26:	2200      	movs	r2, #0
 8006d28:	602a      	str	r2, [r5, #0]
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	f7fa fa20 	bl	8001170 <_lseek>
 8006d30:	1c43      	adds	r3, r0, #1
 8006d32:	d102      	bne.n	8006d3a <_lseek_r+0x1e>
 8006d34:	682b      	ldr	r3, [r5, #0]
 8006d36:	b103      	cbz	r3, 8006d3a <_lseek_r+0x1e>
 8006d38:	6023      	str	r3, [r4, #0]
 8006d3a:	bd38      	pop	{r3, r4, r5, pc}
 8006d3c:	20004cbc 	.word	0x20004cbc

08006d40 <_read_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4d07      	ldr	r5, [pc, #28]	@ (8006d60 <_read_r+0x20>)
 8006d44:	4604      	mov	r4, r0
 8006d46:	4608      	mov	r0, r1
 8006d48:	4611      	mov	r1, r2
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	602a      	str	r2, [r5, #0]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f7fa f9ca 	bl	80010e8 <_read>
 8006d54:	1c43      	adds	r3, r0, #1
 8006d56:	d102      	bne.n	8006d5e <_read_r+0x1e>
 8006d58:	682b      	ldr	r3, [r5, #0]
 8006d5a:	b103      	cbz	r3, 8006d5e <_read_r+0x1e>
 8006d5c:	6023      	str	r3, [r4, #0]
 8006d5e:	bd38      	pop	{r3, r4, r5, pc}
 8006d60:	20004cbc 	.word	0x20004cbc

08006d64 <_write_r>:
 8006d64:	b538      	push	{r3, r4, r5, lr}
 8006d66:	4d07      	ldr	r5, [pc, #28]	@ (8006d84 <_write_r+0x20>)
 8006d68:	4604      	mov	r4, r0
 8006d6a:	4608      	mov	r0, r1
 8006d6c:	4611      	mov	r1, r2
 8006d6e:	2200      	movs	r2, #0
 8006d70:	602a      	str	r2, [r5, #0]
 8006d72:	461a      	mov	r2, r3
 8006d74:	f7f9 ffdc 	bl	8000d30 <_write>
 8006d78:	1c43      	adds	r3, r0, #1
 8006d7a:	d102      	bne.n	8006d82 <_write_r+0x1e>
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	b103      	cbz	r3, 8006d82 <_write_r+0x1e>
 8006d80:	6023      	str	r3, [r4, #0]
 8006d82:	bd38      	pop	{r3, r4, r5, pc}
 8006d84:	20004cbc 	.word	0x20004cbc

08006d88 <__errno>:
 8006d88:	4b01      	ldr	r3, [pc, #4]	@ (8006d90 <__errno+0x8>)
 8006d8a:	6818      	ldr	r0, [r3, #0]
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	2000001c 	.word	0x2000001c

08006d94 <__libc_init_array>:
 8006d94:	b570      	push	{r4, r5, r6, lr}
 8006d96:	4d0d      	ldr	r5, [pc, #52]	@ (8006dcc <__libc_init_array+0x38>)
 8006d98:	4c0d      	ldr	r4, [pc, #52]	@ (8006dd0 <__libc_init_array+0x3c>)
 8006d9a:	1b64      	subs	r4, r4, r5
 8006d9c:	10a4      	asrs	r4, r4, #2
 8006d9e:	2600      	movs	r6, #0
 8006da0:	42a6      	cmp	r6, r4
 8006da2:	d109      	bne.n	8006db8 <__libc_init_array+0x24>
 8006da4:	4d0b      	ldr	r5, [pc, #44]	@ (8006dd4 <__libc_init_array+0x40>)
 8006da6:	4c0c      	ldr	r4, [pc, #48]	@ (8006dd8 <__libc_init_array+0x44>)
 8006da8:	f000 fed8 	bl	8007b5c <_init>
 8006dac:	1b64      	subs	r4, r4, r5
 8006dae:	10a4      	asrs	r4, r4, #2
 8006db0:	2600      	movs	r6, #0
 8006db2:	42a6      	cmp	r6, r4
 8006db4:	d105      	bne.n	8006dc2 <__libc_init_array+0x2e>
 8006db6:	bd70      	pop	{r4, r5, r6, pc}
 8006db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dbc:	4798      	blx	r3
 8006dbe:	3601      	adds	r6, #1
 8006dc0:	e7ee      	b.n	8006da0 <__libc_init_array+0xc>
 8006dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dc6:	4798      	blx	r3
 8006dc8:	3601      	adds	r6, #1
 8006dca:	e7f2      	b.n	8006db2 <__libc_init_array+0x1e>
 8006dcc:	08007cd8 	.word	0x08007cd8
 8006dd0:	08007cd8 	.word	0x08007cd8
 8006dd4:	08007cd8 	.word	0x08007cd8
 8006dd8:	08007cdc 	.word	0x08007cdc

08006ddc <__retarget_lock_init_recursive>:
 8006ddc:	4770      	bx	lr

08006dde <__retarget_lock_acquire_recursive>:
 8006dde:	4770      	bx	lr

08006de0 <__retarget_lock_release_recursive>:
 8006de0:	4770      	bx	lr

08006de2 <memcpy>:
 8006de2:	440a      	add	r2, r1
 8006de4:	4291      	cmp	r1, r2
 8006de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dea:	d100      	bne.n	8006dee <memcpy+0xc>
 8006dec:	4770      	bx	lr
 8006dee:	b510      	push	{r4, lr}
 8006df0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006df4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006df8:	4291      	cmp	r1, r2
 8006dfa:	d1f9      	bne.n	8006df0 <memcpy+0xe>
 8006dfc:	bd10      	pop	{r4, pc}
	...

08006e00 <_free_r>:
 8006e00:	b538      	push	{r3, r4, r5, lr}
 8006e02:	4605      	mov	r5, r0
 8006e04:	2900      	cmp	r1, #0
 8006e06:	d041      	beq.n	8006e8c <_free_r+0x8c>
 8006e08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e0c:	1f0c      	subs	r4, r1, #4
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	bfb8      	it	lt
 8006e12:	18e4      	addlt	r4, r4, r3
 8006e14:	f000 f8e0 	bl	8006fd8 <__malloc_lock>
 8006e18:	4a1d      	ldr	r2, [pc, #116]	@ (8006e90 <_free_r+0x90>)
 8006e1a:	6813      	ldr	r3, [r2, #0]
 8006e1c:	b933      	cbnz	r3, 8006e2c <_free_r+0x2c>
 8006e1e:	6063      	str	r3, [r4, #4]
 8006e20:	6014      	str	r4, [r2, #0]
 8006e22:	4628      	mov	r0, r5
 8006e24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e28:	f000 b8dc 	b.w	8006fe4 <__malloc_unlock>
 8006e2c:	42a3      	cmp	r3, r4
 8006e2e:	d908      	bls.n	8006e42 <_free_r+0x42>
 8006e30:	6820      	ldr	r0, [r4, #0]
 8006e32:	1821      	adds	r1, r4, r0
 8006e34:	428b      	cmp	r3, r1
 8006e36:	bf01      	itttt	eq
 8006e38:	6819      	ldreq	r1, [r3, #0]
 8006e3a:	685b      	ldreq	r3, [r3, #4]
 8006e3c:	1809      	addeq	r1, r1, r0
 8006e3e:	6021      	streq	r1, [r4, #0]
 8006e40:	e7ed      	b.n	8006e1e <_free_r+0x1e>
 8006e42:	461a      	mov	r2, r3
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	b10b      	cbz	r3, 8006e4c <_free_r+0x4c>
 8006e48:	42a3      	cmp	r3, r4
 8006e4a:	d9fa      	bls.n	8006e42 <_free_r+0x42>
 8006e4c:	6811      	ldr	r1, [r2, #0]
 8006e4e:	1850      	adds	r0, r2, r1
 8006e50:	42a0      	cmp	r0, r4
 8006e52:	d10b      	bne.n	8006e6c <_free_r+0x6c>
 8006e54:	6820      	ldr	r0, [r4, #0]
 8006e56:	4401      	add	r1, r0
 8006e58:	1850      	adds	r0, r2, r1
 8006e5a:	4283      	cmp	r3, r0
 8006e5c:	6011      	str	r1, [r2, #0]
 8006e5e:	d1e0      	bne.n	8006e22 <_free_r+0x22>
 8006e60:	6818      	ldr	r0, [r3, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	6053      	str	r3, [r2, #4]
 8006e66:	4408      	add	r0, r1
 8006e68:	6010      	str	r0, [r2, #0]
 8006e6a:	e7da      	b.n	8006e22 <_free_r+0x22>
 8006e6c:	d902      	bls.n	8006e74 <_free_r+0x74>
 8006e6e:	230c      	movs	r3, #12
 8006e70:	602b      	str	r3, [r5, #0]
 8006e72:	e7d6      	b.n	8006e22 <_free_r+0x22>
 8006e74:	6820      	ldr	r0, [r4, #0]
 8006e76:	1821      	adds	r1, r4, r0
 8006e78:	428b      	cmp	r3, r1
 8006e7a:	bf04      	itt	eq
 8006e7c:	6819      	ldreq	r1, [r3, #0]
 8006e7e:	685b      	ldreq	r3, [r3, #4]
 8006e80:	6063      	str	r3, [r4, #4]
 8006e82:	bf04      	itt	eq
 8006e84:	1809      	addeq	r1, r1, r0
 8006e86:	6021      	streq	r1, [r4, #0]
 8006e88:	6054      	str	r4, [r2, #4]
 8006e8a:	e7ca      	b.n	8006e22 <_free_r+0x22>
 8006e8c:	bd38      	pop	{r3, r4, r5, pc}
 8006e8e:	bf00      	nop
 8006e90:	20004cc8 	.word	0x20004cc8

08006e94 <sbrk_aligned>:
 8006e94:	b570      	push	{r4, r5, r6, lr}
 8006e96:	4e0f      	ldr	r6, [pc, #60]	@ (8006ed4 <sbrk_aligned+0x40>)
 8006e98:	460c      	mov	r4, r1
 8006e9a:	6831      	ldr	r1, [r6, #0]
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	b911      	cbnz	r1, 8006ea6 <sbrk_aligned+0x12>
 8006ea0:	f000 fe16 	bl	8007ad0 <_sbrk_r>
 8006ea4:	6030      	str	r0, [r6, #0]
 8006ea6:	4621      	mov	r1, r4
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	f000 fe11 	bl	8007ad0 <_sbrk_r>
 8006eae:	1c43      	adds	r3, r0, #1
 8006eb0:	d103      	bne.n	8006eba <sbrk_aligned+0x26>
 8006eb2:	f04f 34ff 	mov.w	r4, #4294967295
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	bd70      	pop	{r4, r5, r6, pc}
 8006eba:	1cc4      	adds	r4, r0, #3
 8006ebc:	f024 0403 	bic.w	r4, r4, #3
 8006ec0:	42a0      	cmp	r0, r4
 8006ec2:	d0f8      	beq.n	8006eb6 <sbrk_aligned+0x22>
 8006ec4:	1a21      	subs	r1, r4, r0
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f000 fe02 	bl	8007ad0 <_sbrk_r>
 8006ecc:	3001      	adds	r0, #1
 8006ece:	d1f2      	bne.n	8006eb6 <sbrk_aligned+0x22>
 8006ed0:	e7ef      	b.n	8006eb2 <sbrk_aligned+0x1e>
 8006ed2:	bf00      	nop
 8006ed4:	20004cc4 	.word	0x20004cc4

08006ed8 <_malloc_r>:
 8006ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006edc:	1ccd      	adds	r5, r1, #3
 8006ede:	f025 0503 	bic.w	r5, r5, #3
 8006ee2:	3508      	adds	r5, #8
 8006ee4:	2d0c      	cmp	r5, #12
 8006ee6:	bf38      	it	cc
 8006ee8:	250c      	movcc	r5, #12
 8006eea:	2d00      	cmp	r5, #0
 8006eec:	4606      	mov	r6, r0
 8006eee:	db01      	blt.n	8006ef4 <_malloc_r+0x1c>
 8006ef0:	42a9      	cmp	r1, r5
 8006ef2:	d904      	bls.n	8006efe <_malloc_r+0x26>
 8006ef4:	230c      	movs	r3, #12
 8006ef6:	6033      	str	r3, [r6, #0]
 8006ef8:	2000      	movs	r0, #0
 8006efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006efe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006fd4 <_malloc_r+0xfc>
 8006f02:	f000 f869 	bl	8006fd8 <__malloc_lock>
 8006f06:	f8d8 3000 	ldr.w	r3, [r8]
 8006f0a:	461c      	mov	r4, r3
 8006f0c:	bb44      	cbnz	r4, 8006f60 <_malloc_r+0x88>
 8006f0e:	4629      	mov	r1, r5
 8006f10:	4630      	mov	r0, r6
 8006f12:	f7ff ffbf 	bl	8006e94 <sbrk_aligned>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	4604      	mov	r4, r0
 8006f1a:	d158      	bne.n	8006fce <_malloc_r+0xf6>
 8006f1c:	f8d8 4000 	ldr.w	r4, [r8]
 8006f20:	4627      	mov	r7, r4
 8006f22:	2f00      	cmp	r7, #0
 8006f24:	d143      	bne.n	8006fae <_malloc_r+0xd6>
 8006f26:	2c00      	cmp	r4, #0
 8006f28:	d04b      	beq.n	8006fc2 <_malloc_r+0xea>
 8006f2a:	6823      	ldr	r3, [r4, #0]
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	4630      	mov	r0, r6
 8006f30:	eb04 0903 	add.w	r9, r4, r3
 8006f34:	f000 fdcc 	bl	8007ad0 <_sbrk_r>
 8006f38:	4581      	cmp	r9, r0
 8006f3a:	d142      	bne.n	8006fc2 <_malloc_r+0xea>
 8006f3c:	6821      	ldr	r1, [r4, #0]
 8006f3e:	1a6d      	subs	r5, r5, r1
 8006f40:	4629      	mov	r1, r5
 8006f42:	4630      	mov	r0, r6
 8006f44:	f7ff ffa6 	bl	8006e94 <sbrk_aligned>
 8006f48:	3001      	adds	r0, #1
 8006f4a:	d03a      	beq.n	8006fc2 <_malloc_r+0xea>
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	442b      	add	r3, r5
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	f8d8 3000 	ldr.w	r3, [r8]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	bb62      	cbnz	r2, 8006fb4 <_malloc_r+0xdc>
 8006f5a:	f8c8 7000 	str.w	r7, [r8]
 8006f5e:	e00f      	b.n	8006f80 <_malloc_r+0xa8>
 8006f60:	6822      	ldr	r2, [r4, #0]
 8006f62:	1b52      	subs	r2, r2, r5
 8006f64:	d420      	bmi.n	8006fa8 <_malloc_r+0xd0>
 8006f66:	2a0b      	cmp	r2, #11
 8006f68:	d917      	bls.n	8006f9a <_malloc_r+0xc2>
 8006f6a:	1961      	adds	r1, r4, r5
 8006f6c:	42a3      	cmp	r3, r4
 8006f6e:	6025      	str	r5, [r4, #0]
 8006f70:	bf18      	it	ne
 8006f72:	6059      	strne	r1, [r3, #4]
 8006f74:	6863      	ldr	r3, [r4, #4]
 8006f76:	bf08      	it	eq
 8006f78:	f8c8 1000 	streq.w	r1, [r8]
 8006f7c:	5162      	str	r2, [r4, r5]
 8006f7e:	604b      	str	r3, [r1, #4]
 8006f80:	4630      	mov	r0, r6
 8006f82:	f000 f82f 	bl	8006fe4 <__malloc_unlock>
 8006f86:	f104 000b 	add.w	r0, r4, #11
 8006f8a:	1d23      	adds	r3, r4, #4
 8006f8c:	f020 0007 	bic.w	r0, r0, #7
 8006f90:	1ac2      	subs	r2, r0, r3
 8006f92:	bf1c      	itt	ne
 8006f94:	1a1b      	subne	r3, r3, r0
 8006f96:	50a3      	strne	r3, [r4, r2]
 8006f98:	e7af      	b.n	8006efa <_malloc_r+0x22>
 8006f9a:	6862      	ldr	r2, [r4, #4]
 8006f9c:	42a3      	cmp	r3, r4
 8006f9e:	bf0c      	ite	eq
 8006fa0:	f8c8 2000 	streq.w	r2, [r8]
 8006fa4:	605a      	strne	r2, [r3, #4]
 8006fa6:	e7eb      	b.n	8006f80 <_malloc_r+0xa8>
 8006fa8:	4623      	mov	r3, r4
 8006faa:	6864      	ldr	r4, [r4, #4]
 8006fac:	e7ae      	b.n	8006f0c <_malloc_r+0x34>
 8006fae:	463c      	mov	r4, r7
 8006fb0:	687f      	ldr	r7, [r7, #4]
 8006fb2:	e7b6      	b.n	8006f22 <_malloc_r+0x4a>
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	42a3      	cmp	r3, r4
 8006fba:	d1fb      	bne.n	8006fb4 <_malloc_r+0xdc>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	6053      	str	r3, [r2, #4]
 8006fc0:	e7de      	b.n	8006f80 <_malloc_r+0xa8>
 8006fc2:	230c      	movs	r3, #12
 8006fc4:	6033      	str	r3, [r6, #0]
 8006fc6:	4630      	mov	r0, r6
 8006fc8:	f000 f80c 	bl	8006fe4 <__malloc_unlock>
 8006fcc:	e794      	b.n	8006ef8 <_malloc_r+0x20>
 8006fce:	6005      	str	r5, [r0, #0]
 8006fd0:	e7d6      	b.n	8006f80 <_malloc_r+0xa8>
 8006fd2:	bf00      	nop
 8006fd4:	20004cc8 	.word	0x20004cc8

08006fd8 <__malloc_lock>:
 8006fd8:	4801      	ldr	r0, [pc, #4]	@ (8006fe0 <__malloc_lock+0x8>)
 8006fda:	f7ff bf00 	b.w	8006dde <__retarget_lock_acquire_recursive>
 8006fde:	bf00      	nop
 8006fe0:	20004cc0 	.word	0x20004cc0

08006fe4 <__malloc_unlock>:
 8006fe4:	4801      	ldr	r0, [pc, #4]	@ (8006fec <__malloc_unlock+0x8>)
 8006fe6:	f7ff befb 	b.w	8006de0 <__retarget_lock_release_recursive>
 8006fea:	bf00      	nop
 8006fec:	20004cc0 	.word	0x20004cc0

08006ff0 <__ssputs_r>:
 8006ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ff4:	688e      	ldr	r6, [r1, #8]
 8006ff6:	461f      	mov	r7, r3
 8006ff8:	42be      	cmp	r6, r7
 8006ffa:	680b      	ldr	r3, [r1, #0]
 8006ffc:	4682      	mov	sl, r0
 8006ffe:	460c      	mov	r4, r1
 8007000:	4690      	mov	r8, r2
 8007002:	d82d      	bhi.n	8007060 <__ssputs_r+0x70>
 8007004:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007008:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800700c:	d026      	beq.n	800705c <__ssputs_r+0x6c>
 800700e:	6965      	ldr	r5, [r4, #20]
 8007010:	6909      	ldr	r1, [r1, #16]
 8007012:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007016:	eba3 0901 	sub.w	r9, r3, r1
 800701a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800701e:	1c7b      	adds	r3, r7, #1
 8007020:	444b      	add	r3, r9
 8007022:	106d      	asrs	r5, r5, #1
 8007024:	429d      	cmp	r5, r3
 8007026:	bf38      	it	cc
 8007028:	461d      	movcc	r5, r3
 800702a:	0553      	lsls	r3, r2, #21
 800702c:	d527      	bpl.n	800707e <__ssputs_r+0x8e>
 800702e:	4629      	mov	r1, r5
 8007030:	f7ff ff52 	bl	8006ed8 <_malloc_r>
 8007034:	4606      	mov	r6, r0
 8007036:	b360      	cbz	r0, 8007092 <__ssputs_r+0xa2>
 8007038:	6921      	ldr	r1, [r4, #16]
 800703a:	464a      	mov	r2, r9
 800703c:	f7ff fed1 	bl	8006de2 <memcpy>
 8007040:	89a3      	ldrh	r3, [r4, #12]
 8007042:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800704a:	81a3      	strh	r3, [r4, #12]
 800704c:	6126      	str	r6, [r4, #16]
 800704e:	6165      	str	r5, [r4, #20]
 8007050:	444e      	add	r6, r9
 8007052:	eba5 0509 	sub.w	r5, r5, r9
 8007056:	6026      	str	r6, [r4, #0]
 8007058:	60a5      	str	r5, [r4, #8]
 800705a:	463e      	mov	r6, r7
 800705c:	42be      	cmp	r6, r7
 800705e:	d900      	bls.n	8007062 <__ssputs_r+0x72>
 8007060:	463e      	mov	r6, r7
 8007062:	6820      	ldr	r0, [r4, #0]
 8007064:	4632      	mov	r2, r6
 8007066:	4641      	mov	r1, r8
 8007068:	f000 fcf6 	bl	8007a58 <memmove>
 800706c:	68a3      	ldr	r3, [r4, #8]
 800706e:	1b9b      	subs	r3, r3, r6
 8007070:	60a3      	str	r3, [r4, #8]
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	4433      	add	r3, r6
 8007076:	6023      	str	r3, [r4, #0]
 8007078:	2000      	movs	r0, #0
 800707a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800707e:	462a      	mov	r2, r5
 8007080:	f000 fd36 	bl	8007af0 <_realloc_r>
 8007084:	4606      	mov	r6, r0
 8007086:	2800      	cmp	r0, #0
 8007088:	d1e0      	bne.n	800704c <__ssputs_r+0x5c>
 800708a:	6921      	ldr	r1, [r4, #16]
 800708c:	4650      	mov	r0, sl
 800708e:	f7ff feb7 	bl	8006e00 <_free_r>
 8007092:	230c      	movs	r3, #12
 8007094:	f8ca 3000 	str.w	r3, [sl]
 8007098:	89a3      	ldrh	r3, [r4, #12]
 800709a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800709e:	81a3      	strh	r3, [r4, #12]
 80070a0:	f04f 30ff 	mov.w	r0, #4294967295
 80070a4:	e7e9      	b.n	800707a <__ssputs_r+0x8a>
	...

080070a8 <_svfiprintf_r>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	4698      	mov	r8, r3
 80070ae:	898b      	ldrh	r3, [r1, #12]
 80070b0:	061b      	lsls	r3, r3, #24
 80070b2:	b09d      	sub	sp, #116	@ 0x74
 80070b4:	4607      	mov	r7, r0
 80070b6:	460d      	mov	r5, r1
 80070b8:	4614      	mov	r4, r2
 80070ba:	d510      	bpl.n	80070de <_svfiprintf_r+0x36>
 80070bc:	690b      	ldr	r3, [r1, #16]
 80070be:	b973      	cbnz	r3, 80070de <_svfiprintf_r+0x36>
 80070c0:	2140      	movs	r1, #64	@ 0x40
 80070c2:	f7ff ff09 	bl	8006ed8 <_malloc_r>
 80070c6:	6028      	str	r0, [r5, #0]
 80070c8:	6128      	str	r0, [r5, #16]
 80070ca:	b930      	cbnz	r0, 80070da <_svfiprintf_r+0x32>
 80070cc:	230c      	movs	r3, #12
 80070ce:	603b      	str	r3, [r7, #0]
 80070d0:	f04f 30ff 	mov.w	r0, #4294967295
 80070d4:	b01d      	add	sp, #116	@ 0x74
 80070d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070da:	2340      	movs	r3, #64	@ 0x40
 80070dc:	616b      	str	r3, [r5, #20]
 80070de:	2300      	movs	r3, #0
 80070e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80070e2:	2320      	movs	r3, #32
 80070e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80070ec:	2330      	movs	r3, #48	@ 0x30
 80070ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800728c <_svfiprintf_r+0x1e4>
 80070f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070f6:	f04f 0901 	mov.w	r9, #1
 80070fa:	4623      	mov	r3, r4
 80070fc:	469a      	mov	sl, r3
 80070fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007102:	b10a      	cbz	r2, 8007108 <_svfiprintf_r+0x60>
 8007104:	2a25      	cmp	r2, #37	@ 0x25
 8007106:	d1f9      	bne.n	80070fc <_svfiprintf_r+0x54>
 8007108:	ebba 0b04 	subs.w	fp, sl, r4
 800710c:	d00b      	beq.n	8007126 <_svfiprintf_r+0x7e>
 800710e:	465b      	mov	r3, fp
 8007110:	4622      	mov	r2, r4
 8007112:	4629      	mov	r1, r5
 8007114:	4638      	mov	r0, r7
 8007116:	f7ff ff6b 	bl	8006ff0 <__ssputs_r>
 800711a:	3001      	adds	r0, #1
 800711c:	f000 80a7 	beq.w	800726e <_svfiprintf_r+0x1c6>
 8007120:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007122:	445a      	add	r2, fp
 8007124:	9209      	str	r2, [sp, #36]	@ 0x24
 8007126:	f89a 3000 	ldrb.w	r3, [sl]
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 809f 	beq.w	800726e <_svfiprintf_r+0x1c6>
 8007130:	2300      	movs	r3, #0
 8007132:	f04f 32ff 	mov.w	r2, #4294967295
 8007136:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800713a:	f10a 0a01 	add.w	sl, sl, #1
 800713e:	9304      	str	r3, [sp, #16]
 8007140:	9307      	str	r3, [sp, #28]
 8007142:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007146:	931a      	str	r3, [sp, #104]	@ 0x68
 8007148:	4654      	mov	r4, sl
 800714a:	2205      	movs	r2, #5
 800714c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007150:	484e      	ldr	r0, [pc, #312]	@ (800728c <_svfiprintf_r+0x1e4>)
 8007152:	f7f9 f83d 	bl	80001d0 <memchr>
 8007156:	9a04      	ldr	r2, [sp, #16]
 8007158:	b9d8      	cbnz	r0, 8007192 <_svfiprintf_r+0xea>
 800715a:	06d0      	lsls	r0, r2, #27
 800715c:	bf44      	itt	mi
 800715e:	2320      	movmi	r3, #32
 8007160:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007164:	0711      	lsls	r1, r2, #28
 8007166:	bf44      	itt	mi
 8007168:	232b      	movmi	r3, #43	@ 0x2b
 800716a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800716e:	f89a 3000 	ldrb.w	r3, [sl]
 8007172:	2b2a      	cmp	r3, #42	@ 0x2a
 8007174:	d015      	beq.n	80071a2 <_svfiprintf_r+0xfa>
 8007176:	9a07      	ldr	r2, [sp, #28]
 8007178:	4654      	mov	r4, sl
 800717a:	2000      	movs	r0, #0
 800717c:	f04f 0c0a 	mov.w	ip, #10
 8007180:	4621      	mov	r1, r4
 8007182:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007186:	3b30      	subs	r3, #48	@ 0x30
 8007188:	2b09      	cmp	r3, #9
 800718a:	d94b      	bls.n	8007224 <_svfiprintf_r+0x17c>
 800718c:	b1b0      	cbz	r0, 80071bc <_svfiprintf_r+0x114>
 800718e:	9207      	str	r2, [sp, #28]
 8007190:	e014      	b.n	80071bc <_svfiprintf_r+0x114>
 8007192:	eba0 0308 	sub.w	r3, r0, r8
 8007196:	fa09 f303 	lsl.w	r3, r9, r3
 800719a:	4313      	orrs	r3, r2
 800719c:	9304      	str	r3, [sp, #16]
 800719e:	46a2      	mov	sl, r4
 80071a0:	e7d2      	b.n	8007148 <_svfiprintf_r+0xa0>
 80071a2:	9b03      	ldr	r3, [sp, #12]
 80071a4:	1d19      	adds	r1, r3, #4
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	9103      	str	r1, [sp, #12]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	bfbb      	ittet	lt
 80071ae:	425b      	neglt	r3, r3
 80071b0:	f042 0202 	orrlt.w	r2, r2, #2
 80071b4:	9307      	strge	r3, [sp, #28]
 80071b6:	9307      	strlt	r3, [sp, #28]
 80071b8:	bfb8      	it	lt
 80071ba:	9204      	strlt	r2, [sp, #16]
 80071bc:	7823      	ldrb	r3, [r4, #0]
 80071be:	2b2e      	cmp	r3, #46	@ 0x2e
 80071c0:	d10a      	bne.n	80071d8 <_svfiprintf_r+0x130>
 80071c2:	7863      	ldrb	r3, [r4, #1]
 80071c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80071c6:	d132      	bne.n	800722e <_svfiprintf_r+0x186>
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	1d1a      	adds	r2, r3, #4
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	9203      	str	r2, [sp, #12]
 80071d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071d4:	3402      	adds	r4, #2
 80071d6:	9305      	str	r3, [sp, #20]
 80071d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800729c <_svfiprintf_r+0x1f4>
 80071dc:	7821      	ldrb	r1, [r4, #0]
 80071de:	2203      	movs	r2, #3
 80071e0:	4650      	mov	r0, sl
 80071e2:	f7f8 fff5 	bl	80001d0 <memchr>
 80071e6:	b138      	cbz	r0, 80071f8 <_svfiprintf_r+0x150>
 80071e8:	9b04      	ldr	r3, [sp, #16]
 80071ea:	eba0 000a 	sub.w	r0, r0, sl
 80071ee:	2240      	movs	r2, #64	@ 0x40
 80071f0:	4082      	lsls	r2, r0
 80071f2:	4313      	orrs	r3, r2
 80071f4:	3401      	adds	r4, #1
 80071f6:	9304      	str	r3, [sp, #16]
 80071f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071fc:	4824      	ldr	r0, [pc, #144]	@ (8007290 <_svfiprintf_r+0x1e8>)
 80071fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007202:	2206      	movs	r2, #6
 8007204:	f7f8 ffe4 	bl	80001d0 <memchr>
 8007208:	2800      	cmp	r0, #0
 800720a:	d036      	beq.n	800727a <_svfiprintf_r+0x1d2>
 800720c:	4b21      	ldr	r3, [pc, #132]	@ (8007294 <_svfiprintf_r+0x1ec>)
 800720e:	bb1b      	cbnz	r3, 8007258 <_svfiprintf_r+0x1b0>
 8007210:	9b03      	ldr	r3, [sp, #12]
 8007212:	3307      	adds	r3, #7
 8007214:	f023 0307 	bic.w	r3, r3, #7
 8007218:	3308      	adds	r3, #8
 800721a:	9303      	str	r3, [sp, #12]
 800721c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800721e:	4433      	add	r3, r6
 8007220:	9309      	str	r3, [sp, #36]	@ 0x24
 8007222:	e76a      	b.n	80070fa <_svfiprintf_r+0x52>
 8007224:	fb0c 3202 	mla	r2, ip, r2, r3
 8007228:	460c      	mov	r4, r1
 800722a:	2001      	movs	r0, #1
 800722c:	e7a8      	b.n	8007180 <_svfiprintf_r+0xd8>
 800722e:	2300      	movs	r3, #0
 8007230:	3401      	adds	r4, #1
 8007232:	9305      	str	r3, [sp, #20]
 8007234:	4619      	mov	r1, r3
 8007236:	f04f 0c0a 	mov.w	ip, #10
 800723a:	4620      	mov	r0, r4
 800723c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007240:	3a30      	subs	r2, #48	@ 0x30
 8007242:	2a09      	cmp	r2, #9
 8007244:	d903      	bls.n	800724e <_svfiprintf_r+0x1a6>
 8007246:	2b00      	cmp	r3, #0
 8007248:	d0c6      	beq.n	80071d8 <_svfiprintf_r+0x130>
 800724a:	9105      	str	r1, [sp, #20]
 800724c:	e7c4      	b.n	80071d8 <_svfiprintf_r+0x130>
 800724e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007252:	4604      	mov	r4, r0
 8007254:	2301      	movs	r3, #1
 8007256:	e7f0      	b.n	800723a <_svfiprintf_r+0x192>
 8007258:	ab03      	add	r3, sp, #12
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	462a      	mov	r2, r5
 800725e:	4b0e      	ldr	r3, [pc, #56]	@ (8007298 <_svfiprintf_r+0x1f0>)
 8007260:	a904      	add	r1, sp, #16
 8007262:	4638      	mov	r0, r7
 8007264:	f3af 8000 	nop.w
 8007268:	1c42      	adds	r2, r0, #1
 800726a:	4606      	mov	r6, r0
 800726c:	d1d6      	bne.n	800721c <_svfiprintf_r+0x174>
 800726e:	89ab      	ldrh	r3, [r5, #12]
 8007270:	065b      	lsls	r3, r3, #25
 8007272:	f53f af2d 	bmi.w	80070d0 <_svfiprintf_r+0x28>
 8007276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007278:	e72c      	b.n	80070d4 <_svfiprintf_r+0x2c>
 800727a:	ab03      	add	r3, sp, #12
 800727c:	9300      	str	r3, [sp, #0]
 800727e:	462a      	mov	r2, r5
 8007280:	4b05      	ldr	r3, [pc, #20]	@ (8007298 <_svfiprintf_r+0x1f0>)
 8007282:	a904      	add	r1, sp, #16
 8007284:	4638      	mov	r0, r7
 8007286:	f000 f9bb 	bl	8007600 <_printf_i>
 800728a:	e7ed      	b.n	8007268 <_svfiprintf_r+0x1c0>
 800728c:	08007c9c 	.word	0x08007c9c
 8007290:	08007ca6 	.word	0x08007ca6
 8007294:	00000000 	.word	0x00000000
 8007298:	08006ff1 	.word	0x08006ff1
 800729c:	08007ca2 	.word	0x08007ca2

080072a0 <__sfputc_r>:
 80072a0:	6893      	ldr	r3, [r2, #8]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	b410      	push	{r4}
 80072a8:	6093      	str	r3, [r2, #8]
 80072aa:	da08      	bge.n	80072be <__sfputc_r+0x1e>
 80072ac:	6994      	ldr	r4, [r2, #24]
 80072ae:	42a3      	cmp	r3, r4
 80072b0:	db01      	blt.n	80072b6 <__sfputc_r+0x16>
 80072b2:	290a      	cmp	r1, #10
 80072b4:	d103      	bne.n	80072be <__sfputc_r+0x1e>
 80072b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072ba:	f7ff bc24 	b.w	8006b06 <__swbuf_r>
 80072be:	6813      	ldr	r3, [r2, #0]
 80072c0:	1c58      	adds	r0, r3, #1
 80072c2:	6010      	str	r0, [r2, #0]
 80072c4:	7019      	strb	r1, [r3, #0]
 80072c6:	4608      	mov	r0, r1
 80072c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <__sfputs_r>:
 80072ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d0:	4606      	mov	r6, r0
 80072d2:	460f      	mov	r7, r1
 80072d4:	4614      	mov	r4, r2
 80072d6:	18d5      	adds	r5, r2, r3
 80072d8:	42ac      	cmp	r4, r5
 80072da:	d101      	bne.n	80072e0 <__sfputs_r+0x12>
 80072dc:	2000      	movs	r0, #0
 80072de:	e007      	b.n	80072f0 <__sfputs_r+0x22>
 80072e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072e4:	463a      	mov	r2, r7
 80072e6:	4630      	mov	r0, r6
 80072e8:	f7ff ffda 	bl	80072a0 <__sfputc_r>
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	d1f3      	bne.n	80072d8 <__sfputs_r+0xa>
 80072f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072f4 <_vfiprintf_r>:
 80072f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f8:	460d      	mov	r5, r1
 80072fa:	b09d      	sub	sp, #116	@ 0x74
 80072fc:	4614      	mov	r4, r2
 80072fe:	4698      	mov	r8, r3
 8007300:	4606      	mov	r6, r0
 8007302:	b118      	cbz	r0, 800730c <_vfiprintf_r+0x18>
 8007304:	6a03      	ldr	r3, [r0, #32]
 8007306:	b90b      	cbnz	r3, 800730c <_vfiprintf_r+0x18>
 8007308:	f7ff faf2 	bl	80068f0 <__sinit>
 800730c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800730e:	07d9      	lsls	r1, r3, #31
 8007310:	d405      	bmi.n	800731e <_vfiprintf_r+0x2a>
 8007312:	89ab      	ldrh	r3, [r5, #12]
 8007314:	059a      	lsls	r2, r3, #22
 8007316:	d402      	bmi.n	800731e <_vfiprintf_r+0x2a>
 8007318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800731a:	f7ff fd60 	bl	8006dde <__retarget_lock_acquire_recursive>
 800731e:	89ab      	ldrh	r3, [r5, #12]
 8007320:	071b      	lsls	r3, r3, #28
 8007322:	d501      	bpl.n	8007328 <_vfiprintf_r+0x34>
 8007324:	692b      	ldr	r3, [r5, #16]
 8007326:	b99b      	cbnz	r3, 8007350 <_vfiprintf_r+0x5c>
 8007328:	4629      	mov	r1, r5
 800732a:	4630      	mov	r0, r6
 800732c:	f7ff fc2a 	bl	8006b84 <__swsetup_r>
 8007330:	b170      	cbz	r0, 8007350 <_vfiprintf_r+0x5c>
 8007332:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007334:	07dc      	lsls	r4, r3, #31
 8007336:	d504      	bpl.n	8007342 <_vfiprintf_r+0x4e>
 8007338:	f04f 30ff 	mov.w	r0, #4294967295
 800733c:	b01d      	add	sp, #116	@ 0x74
 800733e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007342:	89ab      	ldrh	r3, [r5, #12]
 8007344:	0598      	lsls	r0, r3, #22
 8007346:	d4f7      	bmi.n	8007338 <_vfiprintf_r+0x44>
 8007348:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800734a:	f7ff fd49 	bl	8006de0 <__retarget_lock_release_recursive>
 800734e:	e7f3      	b.n	8007338 <_vfiprintf_r+0x44>
 8007350:	2300      	movs	r3, #0
 8007352:	9309      	str	r3, [sp, #36]	@ 0x24
 8007354:	2320      	movs	r3, #32
 8007356:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800735a:	f8cd 800c 	str.w	r8, [sp, #12]
 800735e:	2330      	movs	r3, #48	@ 0x30
 8007360:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007510 <_vfiprintf_r+0x21c>
 8007364:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007368:	f04f 0901 	mov.w	r9, #1
 800736c:	4623      	mov	r3, r4
 800736e:	469a      	mov	sl, r3
 8007370:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007374:	b10a      	cbz	r2, 800737a <_vfiprintf_r+0x86>
 8007376:	2a25      	cmp	r2, #37	@ 0x25
 8007378:	d1f9      	bne.n	800736e <_vfiprintf_r+0x7a>
 800737a:	ebba 0b04 	subs.w	fp, sl, r4
 800737e:	d00b      	beq.n	8007398 <_vfiprintf_r+0xa4>
 8007380:	465b      	mov	r3, fp
 8007382:	4622      	mov	r2, r4
 8007384:	4629      	mov	r1, r5
 8007386:	4630      	mov	r0, r6
 8007388:	f7ff ffa1 	bl	80072ce <__sfputs_r>
 800738c:	3001      	adds	r0, #1
 800738e:	f000 80a7 	beq.w	80074e0 <_vfiprintf_r+0x1ec>
 8007392:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007394:	445a      	add	r2, fp
 8007396:	9209      	str	r2, [sp, #36]	@ 0x24
 8007398:	f89a 3000 	ldrb.w	r3, [sl]
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 809f 	beq.w	80074e0 <_vfiprintf_r+0x1ec>
 80073a2:	2300      	movs	r3, #0
 80073a4:	f04f 32ff 	mov.w	r2, #4294967295
 80073a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ac:	f10a 0a01 	add.w	sl, sl, #1
 80073b0:	9304      	str	r3, [sp, #16]
 80073b2:	9307      	str	r3, [sp, #28]
 80073b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80073ba:	4654      	mov	r4, sl
 80073bc:	2205      	movs	r2, #5
 80073be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073c2:	4853      	ldr	r0, [pc, #332]	@ (8007510 <_vfiprintf_r+0x21c>)
 80073c4:	f7f8 ff04 	bl	80001d0 <memchr>
 80073c8:	9a04      	ldr	r2, [sp, #16]
 80073ca:	b9d8      	cbnz	r0, 8007404 <_vfiprintf_r+0x110>
 80073cc:	06d1      	lsls	r1, r2, #27
 80073ce:	bf44      	itt	mi
 80073d0:	2320      	movmi	r3, #32
 80073d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073d6:	0713      	lsls	r3, r2, #28
 80073d8:	bf44      	itt	mi
 80073da:	232b      	movmi	r3, #43	@ 0x2b
 80073dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073e0:	f89a 3000 	ldrb.w	r3, [sl]
 80073e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80073e6:	d015      	beq.n	8007414 <_vfiprintf_r+0x120>
 80073e8:	9a07      	ldr	r2, [sp, #28]
 80073ea:	4654      	mov	r4, sl
 80073ec:	2000      	movs	r0, #0
 80073ee:	f04f 0c0a 	mov.w	ip, #10
 80073f2:	4621      	mov	r1, r4
 80073f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073f8:	3b30      	subs	r3, #48	@ 0x30
 80073fa:	2b09      	cmp	r3, #9
 80073fc:	d94b      	bls.n	8007496 <_vfiprintf_r+0x1a2>
 80073fe:	b1b0      	cbz	r0, 800742e <_vfiprintf_r+0x13a>
 8007400:	9207      	str	r2, [sp, #28]
 8007402:	e014      	b.n	800742e <_vfiprintf_r+0x13a>
 8007404:	eba0 0308 	sub.w	r3, r0, r8
 8007408:	fa09 f303 	lsl.w	r3, r9, r3
 800740c:	4313      	orrs	r3, r2
 800740e:	9304      	str	r3, [sp, #16]
 8007410:	46a2      	mov	sl, r4
 8007412:	e7d2      	b.n	80073ba <_vfiprintf_r+0xc6>
 8007414:	9b03      	ldr	r3, [sp, #12]
 8007416:	1d19      	adds	r1, r3, #4
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	9103      	str	r1, [sp, #12]
 800741c:	2b00      	cmp	r3, #0
 800741e:	bfbb      	ittet	lt
 8007420:	425b      	neglt	r3, r3
 8007422:	f042 0202 	orrlt.w	r2, r2, #2
 8007426:	9307      	strge	r3, [sp, #28]
 8007428:	9307      	strlt	r3, [sp, #28]
 800742a:	bfb8      	it	lt
 800742c:	9204      	strlt	r2, [sp, #16]
 800742e:	7823      	ldrb	r3, [r4, #0]
 8007430:	2b2e      	cmp	r3, #46	@ 0x2e
 8007432:	d10a      	bne.n	800744a <_vfiprintf_r+0x156>
 8007434:	7863      	ldrb	r3, [r4, #1]
 8007436:	2b2a      	cmp	r3, #42	@ 0x2a
 8007438:	d132      	bne.n	80074a0 <_vfiprintf_r+0x1ac>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	1d1a      	adds	r2, r3, #4
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	9203      	str	r2, [sp, #12]
 8007442:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007446:	3402      	adds	r4, #2
 8007448:	9305      	str	r3, [sp, #20]
 800744a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007520 <_vfiprintf_r+0x22c>
 800744e:	7821      	ldrb	r1, [r4, #0]
 8007450:	2203      	movs	r2, #3
 8007452:	4650      	mov	r0, sl
 8007454:	f7f8 febc 	bl	80001d0 <memchr>
 8007458:	b138      	cbz	r0, 800746a <_vfiprintf_r+0x176>
 800745a:	9b04      	ldr	r3, [sp, #16]
 800745c:	eba0 000a 	sub.w	r0, r0, sl
 8007460:	2240      	movs	r2, #64	@ 0x40
 8007462:	4082      	lsls	r2, r0
 8007464:	4313      	orrs	r3, r2
 8007466:	3401      	adds	r4, #1
 8007468:	9304      	str	r3, [sp, #16]
 800746a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800746e:	4829      	ldr	r0, [pc, #164]	@ (8007514 <_vfiprintf_r+0x220>)
 8007470:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007474:	2206      	movs	r2, #6
 8007476:	f7f8 feab 	bl	80001d0 <memchr>
 800747a:	2800      	cmp	r0, #0
 800747c:	d03f      	beq.n	80074fe <_vfiprintf_r+0x20a>
 800747e:	4b26      	ldr	r3, [pc, #152]	@ (8007518 <_vfiprintf_r+0x224>)
 8007480:	bb1b      	cbnz	r3, 80074ca <_vfiprintf_r+0x1d6>
 8007482:	9b03      	ldr	r3, [sp, #12]
 8007484:	3307      	adds	r3, #7
 8007486:	f023 0307 	bic.w	r3, r3, #7
 800748a:	3308      	adds	r3, #8
 800748c:	9303      	str	r3, [sp, #12]
 800748e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007490:	443b      	add	r3, r7
 8007492:	9309      	str	r3, [sp, #36]	@ 0x24
 8007494:	e76a      	b.n	800736c <_vfiprintf_r+0x78>
 8007496:	fb0c 3202 	mla	r2, ip, r2, r3
 800749a:	460c      	mov	r4, r1
 800749c:	2001      	movs	r0, #1
 800749e:	e7a8      	b.n	80073f2 <_vfiprintf_r+0xfe>
 80074a0:	2300      	movs	r3, #0
 80074a2:	3401      	adds	r4, #1
 80074a4:	9305      	str	r3, [sp, #20]
 80074a6:	4619      	mov	r1, r3
 80074a8:	f04f 0c0a 	mov.w	ip, #10
 80074ac:	4620      	mov	r0, r4
 80074ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074b2:	3a30      	subs	r2, #48	@ 0x30
 80074b4:	2a09      	cmp	r2, #9
 80074b6:	d903      	bls.n	80074c0 <_vfiprintf_r+0x1cc>
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d0c6      	beq.n	800744a <_vfiprintf_r+0x156>
 80074bc:	9105      	str	r1, [sp, #20]
 80074be:	e7c4      	b.n	800744a <_vfiprintf_r+0x156>
 80074c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80074c4:	4604      	mov	r4, r0
 80074c6:	2301      	movs	r3, #1
 80074c8:	e7f0      	b.n	80074ac <_vfiprintf_r+0x1b8>
 80074ca:	ab03      	add	r3, sp, #12
 80074cc:	9300      	str	r3, [sp, #0]
 80074ce:	462a      	mov	r2, r5
 80074d0:	4b12      	ldr	r3, [pc, #72]	@ (800751c <_vfiprintf_r+0x228>)
 80074d2:	a904      	add	r1, sp, #16
 80074d4:	4630      	mov	r0, r6
 80074d6:	f3af 8000 	nop.w
 80074da:	4607      	mov	r7, r0
 80074dc:	1c78      	adds	r0, r7, #1
 80074de:	d1d6      	bne.n	800748e <_vfiprintf_r+0x19a>
 80074e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074e2:	07d9      	lsls	r1, r3, #31
 80074e4:	d405      	bmi.n	80074f2 <_vfiprintf_r+0x1fe>
 80074e6:	89ab      	ldrh	r3, [r5, #12]
 80074e8:	059a      	lsls	r2, r3, #22
 80074ea:	d402      	bmi.n	80074f2 <_vfiprintf_r+0x1fe>
 80074ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074ee:	f7ff fc77 	bl	8006de0 <__retarget_lock_release_recursive>
 80074f2:	89ab      	ldrh	r3, [r5, #12]
 80074f4:	065b      	lsls	r3, r3, #25
 80074f6:	f53f af1f 	bmi.w	8007338 <_vfiprintf_r+0x44>
 80074fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074fc:	e71e      	b.n	800733c <_vfiprintf_r+0x48>
 80074fe:	ab03      	add	r3, sp, #12
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	462a      	mov	r2, r5
 8007504:	4b05      	ldr	r3, [pc, #20]	@ (800751c <_vfiprintf_r+0x228>)
 8007506:	a904      	add	r1, sp, #16
 8007508:	4630      	mov	r0, r6
 800750a:	f000 f879 	bl	8007600 <_printf_i>
 800750e:	e7e4      	b.n	80074da <_vfiprintf_r+0x1e6>
 8007510:	08007c9c 	.word	0x08007c9c
 8007514:	08007ca6 	.word	0x08007ca6
 8007518:	00000000 	.word	0x00000000
 800751c:	080072cf 	.word	0x080072cf
 8007520:	08007ca2 	.word	0x08007ca2

08007524 <_printf_common>:
 8007524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007528:	4616      	mov	r6, r2
 800752a:	4698      	mov	r8, r3
 800752c:	688a      	ldr	r2, [r1, #8]
 800752e:	690b      	ldr	r3, [r1, #16]
 8007530:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007534:	4293      	cmp	r3, r2
 8007536:	bfb8      	it	lt
 8007538:	4613      	movlt	r3, r2
 800753a:	6033      	str	r3, [r6, #0]
 800753c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007540:	4607      	mov	r7, r0
 8007542:	460c      	mov	r4, r1
 8007544:	b10a      	cbz	r2, 800754a <_printf_common+0x26>
 8007546:	3301      	adds	r3, #1
 8007548:	6033      	str	r3, [r6, #0]
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	0699      	lsls	r1, r3, #26
 800754e:	bf42      	ittt	mi
 8007550:	6833      	ldrmi	r3, [r6, #0]
 8007552:	3302      	addmi	r3, #2
 8007554:	6033      	strmi	r3, [r6, #0]
 8007556:	6825      	ldr	r5, [r4, #0]
 8007558:	f015 0506 	ands.w	r5, r5, #6
 800755c:	d106      	bne.n	800756c <_printf_common+0x48>
 800755e:	f104 0a19 	add.w	sl, r4, #25
 8007562:	68e3      	ldr	r3, [r4, #12]
 8007564:	6832      	ldr	r2, [r6, #0]
 8007566:	1a9b      	subs	r3, r3, r2
 8007568:	42ab      	cmp	r3, r5
 800756a:	dc26      	bgt.n	80075ba <_printf_common+0x96>
 800756c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007570:	6822      	ldr	r2, [r4, #0]
 8007572:	3b00      	subs	r3, #0
 8007574:	bf18      	it	ne
 8007576:	2301      	movne	r3, #1
 8007578:	0692      	lsls	r2, r2, #26
 800757a:	d42b      	bmi.n	80075d4 <_printf_common+0xb0>
 800757c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007580:	4641      	mov	r1, r8
 8007582:	4638      	mov	r0, r7
 8007584:	47c8      	blx	r9
 8007586:	3001      	adds	r0, #1
 8007588:	d01e      	beq.n	80075c8 <_printf_common+0xa4>
 800758a:	6823      	ldr	r3, [r4, #0]
 800758c:	6922      	ldr	r2, [r4, #16]
 800758e:	f003 0306 	and.w	r3, r3, #6
 8007592:	2b04      	cmp	r3, #4
 8007594:	bf02      	ittt	eq
 8007596:	68e5      	ldreq	r5, [r4, #12]
 8007598:	6833      	ldreq	r3, [r6, #0]
 800759a:	1aed      	subeq	r5, r5, r3
 800759c:	68a3      	ldr	r3, [r4, #8]
 800759e:	bf0c      	ite	eq
 80075a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075a4:	2500      	movne	r5, #0
 80075a6:	4293      	cmp	r3, r2
 80075a8:	bfc4      	itt	gt
 80075aa:	1a9b      	subgt	r3, r3, r2
 80075ac:	18ed      	addgt	r5, r5, r3
 80075ae:	2600      	movs	r6, #0
 80075b0:	341a      	adds	r4, #26
 80075b2:	42b5      	cmp	r5, r6
 80075b4:	d11a      	bne.n	80075ec <_printf_common+0xc8>
 80075b6:	2000      	movs	r0, #0
 80075b8:	e008      	b.n	80075cc <_printf_common+0xa8>
 80075ba:	2301      	movs	r3, #1
 80075bc:	4652      	mov	r2, sl
 80075be:	4641      	mov	r1, r8
 80075c0:	4638      	mov	r0, r7
 80075c2:	47c8      	blx	r9
 80075c4:	3001      	adds	r0, #1
 80075c6:	d103      	bne.n	80075d0 <_printf_common+0xac>
 80075c8:	f04f 30ff 	mov.w	r0, #4294967295
 80075cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d0:	3501      	adds	r5, #1
 80075d2:	e7c6      	b.n	8007562 <_printf_common+0x3e>
 80075d4:	18e1      	adds	r1, r4, r3
 80075d6:	1c5a      	adds	r2, r3, #1
 80075d8:	2030      	movs	r0, #48	@ 0x30
 80075da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075de:	4422      	add	r2, r4
 80075e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075e8:	3302      	adds	r3, #2
 80075ea:	e7c7      	b.n	800757c <_printf_common+0x58>
 80075ec:	2301      	movs	r3, #1
 80075ee:	4622      	mov	r2, r4
 80075f0:	4641      	mov	r1, r8
 80075f2:	4638      	mov	r0, r7
 80075f4:	47c8      	blx	r9
 80075f6:	3001      	adds	r0, #1
 80075f8:	d0e6      	beq.n	80075c8 <_printf_common+0xa4>
 80075fa:	3601      	adds	r6, #1
 80075fc:	e7d9      	b.n	80075b2 <_printf_common+0x8e>
	...

08007600 <_printf_i>:
 8007600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007604:	7e0f      	ldrb	r7, [r1, #24]
 8007606:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007608:	2f78      	cmp	r7, #120	@ 0x78
 800760a:	4691      	mov	r9, r2
 800760c:	4680      	mov	r8, r0
 800760e:	460c      	mov	r4, r1
 8007610:	469a      	mov	sl, r3
 8007612:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007616:	d807      	bhi.n	8007628 <_printf_i+0x28>
 8007618:	2f62      	cmp	r7, #98	@ 0x62
 800761a:	d80a      	bhi.n	8007632 <_printf_i+0x32>
 800761c:	2f00      	cmp	r7, #0
 800761e:	f000 80d1 	beq.w	80077c4 <_printf_i+0x1c4>
 8007622:	2f58      	cmp	r7, #88	@ 0x58
 8007624:	f000 80b8 	beq.w	8007798 <_printf_i+0x198>
 8007628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800762c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007630:	e03a      	b.n	80076a8 <_printf_i+0xa8>
 8007632:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007636:	2b15      	cmp	r3, #21
 8007638:	d8f6      	bhi.n	8007628 <_printf_i+0x28>
 800763a:	a101      	add	r1, pc, #4	@ (adr r1, 8007640 <_printf_i+0x40>)
 800763c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007640:	08007699 	.word	0x08007699
 8007644:	080076ad 	.word	0x080076ad
 8007648:	08007629 	.word	0x08007629
 800764c:	08007629 	.word	0x08007629
 8007650:	08007629 	.word	0x08007629
 8007654:	08007629 	.word	0x08007629
 8007658:	080076ad 	.word	0x080076ad
 800765c:	08007629 	.word	0x08007629
 8007660:	08007629 	.word	0x08007629
 8007664:	08007629 	.word	0x08007629
 8007668:	08007629 	.word	0x08007629
 800766c:	080077ab 	.word	0x080077ab
 8007670:	080076d7 	.word	0x080076d7
 8007674:	08007765 	.word	0x08007765
 8007678:	08007629 	.word	0x08007629
 800767c:	08007629 	.word	0x08007629
 8007680:	080077cd 	.word	0x080077cd
 8007684:	08007629 	.word	0x08007629
 8007688:	080076d7 	.word	0x080076d7
 800768c:	08007629 	.word	0x08007629
 8007690:	08007629 	.word	0x08007629
 8007694:	0800776d 	.word	0x0800776d
 8007698:	6833      	ldr	r3, [r6, #0]
 800769a:	1d1a      	adds	r2, r3, #4
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	6032      	str	r2, [r6, #0]
 80076a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076a8:	2301      	movs	r3, #1
 80076aa:	e09c      	b.n	80077e6 <_printf_i+0x1e6>
 80076ac:	6833      	ldr	r3, [r6, #0]
 80076ae:	6820      	ldr	r0, [r4, #0]
 80076b0:	1d19      	adds	r1, r3, #4
 80076b2:	6031      	str	r1, [r6, #0]
 80076b4:	0606      	lsls	r6, r0, #24
 80076b6:	d501      	bpl.n	80076bc <_printf_i+0xbc>
 80076b8:	681d      	ldr	r5, [r3, #0]
 80076ba:	e003      	b.n	80076c4 <_printf_i+0xc4>
 80076bc:	0645      	lsls	r5, r0, #25
 80076be:	d5fb      	bpl.n	80076b8 <_printf_i+0xb8>
 80076c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076c4:	2d00      	cmp	r5, #0
 80076c6:	da03      	bge.n	80076d0 <_printf_i+0xd0>
 80076c8:	232d      	movs	r3, #45	@ 0x2d
 80076ca:	426d      	negs	r5, r5
 80076cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d0:	4858      	ldr	r0, [pc, #352]	@ (8007834 <_printf_i+0x234>)
 80076d2:	230a      	movs	r3, #10
 80076d4:	e011      	b.n	80076fa <_printf_i+0xfa>
 80076d6:	6821      	ldr	r1, [r4, #0]
 80076d8:	6833      	ldr	r3, [r6, #0]
 80076da:	0608      	lsls	r0, r1, #24
 80076dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80076e0:	d402      	bmi.n	80076e8 <_printf_i+0xe8>
 80076e2:	0649      	lsls	r1, r1, #25
 80076e4:	bf48      	it	mi
 80076e6:	b2ad      	uxthmi	r5, r5
 80076e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80076ea:	4852      	ldr	r0, [pc, #328]	@ (8007834 <_printf_i+0x234>)
 80076ec:	6033      	str	r3, [r6, #0]
 80076ee:	bf14      	ite	ne
 80076f0:	230a      	movne	r3, #10
 80076f2:	2308      	moveq	r3, #8
 80076f4:	2100      	movs	r1, #0
 80076f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076fa:	6866      	ldr	r6, [r4, #4]
 80076fc:	60a6      	str	r6, [r4, #8]
 80076fe:	2e00      	cmp	r6, #0
 8007700:	db05      	blt.n	800770e <_printf_i+0x10e>
 8007702:	6821      	ldr	r1, [r4, #0]
 8007704:	432e      	orrs	r6, r5
 8007706:	f021 0104 	bic.w	r1, r1, #4
 800770a:	6021      	str	r1, [r4, #0]
 800770c:	d04b      	beq.n	80077a6 <_printf_i+0x1a6>
 800770e:	4616      	mov	r6, r2
 8007710:	fbb5 f1f3 	udiv	r1, r5, r3
 8007714:	fb03 5711 	mls	r7, r3, r1, r5
 8007718:	5dc7      	ldrb	r7, [r0, r7]
 800771a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800771e:	462f      	mov	r7, r5
 8007720:	42bb      	cmp	r3, r7
 8007722:	460d      	mov	r5, r1
 8007724:	d9f4      	bls.n	8007710 <_printf_i+0x110>
 8007726:	2b08      	cmp	r3, #8
 8007728:	d10b      	bne.n	8007742 <_printf_i+0x142>
 800772a:	6823      	ldr	r3, [r4, #0]
 800772c:	07df      	lsls	r7, r3, #31
 800772e:	d508      	bpl.n	8007742 <_printf_i+0x142>
 8007730:	6923      	ldr	r3, [r4, #16]
 8007732:	6861      	ldr	r1, [r4, #4]
 8007734:	4299      	cmp	r1, r3
 8007736:	bfde      	ittt	le
 8007738:	2330      	movle	r3, #48	@ 0x30
 800773a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800773e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007742:	1b92      	subs	r2, r2, r6
 8007744:	6122      	str	r2, [r4, #16]
 8007746:	f8cd a000 	str.w	sl, [sp]
 800774a:	464b      	mov	r3, r9
 800774c:	aa03      	add	r2, sp, #12
 800774e:	4621      	mov	r1, r4
 8007750:	4640      	mov	r0, r8
 8007752:	f7ff fee7 	bl	8007524 <_printf_common>
 8007756:	3001      	adds	r0, #1
 8007758:	d14a      	bne.n	80077f0 <_printf_i+0x1f0>
 800775a:	f04f 30ff 	mov.w	r0, #4294967295
 800775e:	b004      	add	sp, #16
 8007760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007764:	6823      	ldr	r3, [r4, #0]
 8007766:	f043 0320 	orr.w	r3, r3, #32
 800776a:	6023      	str	r3, [r4, #0]
 800776c:	4832      	ldr	r0, [pc, #200]	@ (8007838 <_printf_i+0x238>)
 800776e:	2778      	movs	r7, #120	@ 0x78
 8007770:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	6831      	ldr	r1, [r6, #0]
 8007778:	061f      	lsls	r7, r3, #24
 800777a:	f851 5b04 	ldr.w	r5, [r1], #4
 800777e:	d402      	bmi.n	8007786 <_printf_i+0x186>
 8007780:	065f      	lsls	r7, r3, #25
 8007782:	bf48      	it	mi
 8007784:	b2ad      	uxthmi	r5, r5
 8007786:	6031      	str	r1, [r6, #0]
 8007788:	07d9      	lsls	r1, r3, #31
 800778a:	bf44      	itt	mi
 800778c:	f043 0320 	orrmi.w	r3, r3, #32
 8007790:	6023      	strmi	r3, [r4, #0]
 8007792:	b11d      	cbz	r5, 800779c <_printf_i+0x19c>
 8007794:	2310      	movs	r3, #16
 8007796:	e7ad      	b.n	80076f4 <_printf_i+0xf4>
 8007798:	4826      	ldr	r0, [pc, #152]	@ (8007834 <_printf_i+0x234>)
 800779a:	e7e9      	b.n	8007770 <_printf_i+0x170>
 800779c:	6823      	ldr	r3, [r4, #0]
 800779e:	f023 0320 	bic.w	r3, r3, #32
 80077a2:	6023      	str	r3, [r4, #0]
 80077a4:	e7f6      	b.n	8007794 <_printf_i+0x194>
 80077a6:	4616      	mov	r6, r2
 80077a8:	e7bd      	b.n	8007726 <_printf_i+0x126>
 80077aa:	6833      	ldr	r3, [r6, #0]
 80077ac:	6825      	ldr	r5, [r4, #0]
 80077ae:	6961      	ldr	r1, [r4, #20]
 80077b0:	1d18      	adds	r0, r3, #4
 80077b2:	6030      	str	r0, [r6, #0]
 80077b4:	062e      	lsls	r6, r5, #24
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	d501      	bpl.n	80077be <_printf_i+0x1be>
 80077ba:	6019      	str	r1, [r3, #0]
 80077bc:	e002      	b.n	80077c4 <_printf_i+0x1c4>
 80077be:	0668      	lsls	r0, r5, #25
 80077c0:	d5fb      	bpl.n	80077ba <_printf_i+0x1ba>
 80077c2:	8019      	strh	r1, [r3, #0]
 80077c4:	2300      	movs	r3, #0
 80077c6:	6123      	str	r3, [r4, #16]
 80077c8:	4616      	mov	r6, r2
 80077ca:	e7bc      	b.n	8007746 <_printf_i+0x146>
 80077cc:	6833      	ldr	r3, [r6, #0]
 80077ce:	1d1a      	adds	r2, r3, #4
 80077d0:	6032      	str	r2, [r6, #0]
 80077d2:	681e      	ldr	r6, [r3, #0]
 80077d4:	6862      	ldr	r2, [r4, #4]
 80077d6:	2100      	movs	r1, #0
 80077d8:	4630      	mov	r0, r6
 80077da:	f7f8 fcf9 	bl	80001d0 <memchr>
 80077de:	b108      	cbz	r0, 80077e4 <_printf_i+0x1e4>
 80077e0:	1b80      	subs	r0, r0, r6
 80077e2:	6060      	str	r0, [r4, #4]
 80077e4:	6863      	ldr	r3, [r4, #4]
 80077e6:	6123      	str	r3, [r4, #16]
 80077e8:	2300      	movs	r3, #0
 80077ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077ee:	e7aa      	b.n	8007746 <_printf_i+0x146>
 80077f0:	6923      	ldr	r3, [r4, #16]
 80077f2:	4632      	mov	r2, r6
 80077f4:	4649      	mov	r1, r9
 80077f6:	4640      	mov	r0, r8
 80077f8:	47d0      	blx	sl
 80077fa:	3001      	adds	r0, #1
 80077fc:	d0ad      	beq.n	800775a <_printf_i+0x15a>
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	079b      	lsls	r3, r3, #30
 8007802:	d413      	bmi.n	800782c <_printf_i+0x22c>
 8007804:	68e0      	ldr	r0, [r4, #12]
 8007806:	9b03      	ldr	r3, [sp, #12]
 8007808:	4298      	cmp	r0, r3
 800780a:	bfb8      	it	lt
 800780c:	4618      	movlt	r0, r3
 800780e:	e7a6      	b.n	800775e <_printf_i+0x15e>
 8007810:	2301      	movs	r3, #1
 8007812:	4632      	mov	r2, r6
 8007814:	4649      	mov	r1, r9
 8007816:	4640      	mov	r0, r8
 8007818:	47d0      	blx	sl
 800781a:	3001      	adds	r0, #1
 800781c:	d09d      	beq.n	800775a <_printf_i+0x15a>
 800781e:	3501      	adds	r5, #1
 8007820:	68e3      	ldr	r3, [r4, #12]
 8007822:	9903      	ldr	r1, [sp, #12]
 8007824:	1a5b      	subs	r3, r3, r1
 8007826:	42ab      	cmp	r3, r5
 8007828:	dcf2      	bgt.n	8007810 <_printf_i+0x210>
 800782a:	e7eb      	b.n	8007804 <_printf_i+0x204>
 800782c:	2500      	movs	r5, #0
 800782e:	f104 0619 	add.w	r6, r4, #25
 8007832:	e7f5      	b.n	8007820 <_printf_i+0x220>
 8007834:	08007cad 	.word	0x08007cad
 8007838:	08007cbe 	.word	0x08007cbe

0800783c <__sflush_r>:
 800783c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007844:	0716      	lsls	r6, r2, #28
 8007846:	4605      	mov	r5, r0
 8007848:	460c      	mov	r4, r1
 800784a:	d454      	bmi.n	80078f6 <__sflush_r+0xba>
 800784c:	684b      	ldr	r3, [r1, #4]
 800784e:	2b00      	cmp	r3, #0
 8007850:	dc02      	bgt.n	8007858 <__sflush_r+0x1c>
 8007852:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007854:	2b00      	cmp	r3, #0
 8007856:	dd48      	ble.n	80078ea <__sflush_r+0xae>
 8007858:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800785a:	2e00      	cmp	r6, #0
 800785c:	d045      	beq.n	80078ea <__sflush_r+0xae>
 800785e:	2300      	movs	r3, #0
 8007860:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007864:	682f      	ldr	r7, [r5, #0]
 8007866:	6a21      	ldr	r1, [r4, #32]
 8007868:	602b      	str	r3, [r5, #0]
 800786a:	d030      	beq.n	80078ce <__sflush_r+0x92>
 800786c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800786e:	89a3      	ldrh	r3, [r4, #12]
 8007870:	0759      	lsls	r1, r3, #29
 8007872:	d505      	bpl.n	8007880 <__sflush_r+0x44>
 8007874:	6863      	ldr	r3, [r4, #4]
 8007876:	1ad2      	subs	r2, r2, r3
 8007878:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800787a:	b10b      	cbz	r3, 8007880 <__sflush_r+0x44>
 800787c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800787e:	1ad2      	subs	r2, r2, r3
 8007880:	2300      	movs	r3, #0
 8007882:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007884:	6a21      	ldr	r1, [r4, #32]
 8007886:	4628      	mov	r0, r5
 8007888:	47b0      	blx	r6
 800788a:	1c43      	adds	r3, r0, #1
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	d106      	bne.n	800789e <__sflush_r+0x62>
 8007890:	6829      	ldr	r1, [r5, #0]
 8007892:	291d      	cmp	r1, #29
 8007894:	d82b      	bhi.n	80078ee <__sflush_r+0xb2>
 8007896:	4a2a      	ldr	r2, [pc, #168]	@ (8007940 <__sflush_r+0x104>)
 8007898:	40ca      	lsrs	r2, r1
 800789a:	07d6      	lsls	r6, r2, #31
 800789c:	d527      	bpl.n	80078ee <__sflush_r+0xb2>
 800789e:	2200      	movs	r2, #0
 80078a0:	6062      	str	r2, [r4, #4]
 80078a2:	04d9      	lsls	r1, r3, #19
 80078a4:	6922      	ldr	r2, [r4, #16]
 80078a6:	6022      	str	r2, [r4, #0]
 80078a8:	d504      	bpl.n	80078b4 <__sflush_r+0x78>
 80078aa:	1c42      	adds	r2, r0, #1
 80078ac:	d101      	bne.n	80078b2 <__sflush_r+0x76>
 80078ae:	682b      	ldr	r3, [r5, #0]
 80078b0:	b903      	cbnz	r3, 80078b4 <__sflush_r+0x78>
 80078b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80078b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078b6:	602f      	str	r7, [r5, #0]
 80078b8:	b1b9      	cbz	r1, 80078ea <__sflush_r+0xae>
 80078ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078be:	4299      	cmp	r1, r3
 80078c0:	d002      	beq.n	80078c8 <__sflush_r+0x8c>
 80078c2:	4628      	mov	r0, r5
 80078c4:	f7ff fa9c 	bl	8006e00 <_free_r>
 80078c8:	2300      	movs	r3, #0
 80078ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80078cc:	e00d      	b.n	80078ea <__sflush_r+0xae>
 80078ce:	2301      	movs	r3, #1
 80078d0:	4628      	mov	r0, r5
 80078d2:	47b0      	blx	r6
 80078d4:	4602      	mov	r2, r0
 80078d6:	1c50      	adds	r0, r2, #1
 80078d8:	d1c9      	bne.n	800786e <__sflush_r+0x32>
 80078da:	682b      	ldr	r3, [r5, #0]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0c6      	beq.n	800786e <__sflush_r+0x32>
 80078e0:	2b1d      	cmp	r3, #29
 80078e2:	d001      	beq.n	80078e8 <__sflush_r+0xac>
 80078e4:	2b16      	cmp	r3, #22
 80078e6:	d11e      	bne.n	8007926 <__sflush_r+0xea>
 80078e8:	602f      	str	r7, [r5, #0]
 80078ea:	2000      	movs	r0, #0
 80078ec:	e022      	b.n	8007934 <__sflush_r+0xf8>
 80078ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078f2:	b21b      	sxth	r3, r3
 80078f4:	e01b      	b.n	800792e <__sflush_r+0xf2>
 80078f6:	690f      	ldr	r7, [r1, #16]
 80078f8:	2f00      	cmp	r7, #0
 80078fa:	d0f6      	beq.n	80078ea <__sflush_r+0xae>
 80078fc:	0793      	lsls	r3, r2, #30
 80078fe:	680e      	ldr	r6, [r1, #0]
 8007900:	bf08      	it	eq
 8007902:	694b      	ldreq	r3, [r1, #20]
 8007904:	600f      	str	r7, [r1, #0]
 8007906:	bf18      	it	ne
 8007908:	2300      	movne	r3, #0
 800790a:	eba6 0807 	sub.w	r8, r6, r7
 800790e:	608b      	str	r3, [r1, #8]
 8007910:	f1b8 0f00 	cmp.w	r8, #0
 8007914:	dde9      	ble.n	80078ea <__sflush_r+0xae>
 8007916:	6a21      	ldr	r1, [r4, #32]
 8007918:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800791a:	4643      	mov	r3, r8
 800791c:	463a      	mov	r2, r7
 800791e:	4628      	mov	r0, r5
 8007920:	47b0      	blx	r6
 8007922:	2800      	cmp	r0, #0
 8007924:	dc08      	bgt.n	8007938 <__sflush_r+0xfc>
 8007926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800792a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800792e:	81a3      	strh	r3, [r4, #12]
 8007930:	f04f 30ff 	mov.w	r0, #4294967295
 8007934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007938:	4407      	add	r7, r0
 800793a:	eba8 0800 	sub.w	r8, r8, r0
 800793e:	e7e7      	b.n	8007910 <__sflush_r+0xd4>
 8007940:	20400001 	.word	0x20400001

08007944 <_fflush_r>:
 8007944:	b538      	push	{r3, r4, r5, lr}
 8007946:	690b      	ldr	r3, [r1, #16]
 8007948:	4605      	mov	r5, r0
 800794a:	460c      	mov	r4, r1
 800794c:	b913      	cbnz	r3, 8007954 <_fflush_r+0x10>
 800794e:	2500      	movs	r5, #0
 8007950:	4628      	mov	r0, r5
 8007952:	bd38      	pop	{r3, r4, r5, pc}
 8007954:	b118      	cbz	r0, 800795e <_fflush_r+0x1a>
 8007956:	6a03      	ldr	r3, [r0, #32]
 8007958:	b90b      	cbnz	r3, 800795e <_fflush_r+0x1a>
 800795a:	f7fe ffc9 	bl	80068f0 <__sinit>
 800795e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0f3      	beq.n	800794e <_fflush_r+0xa>
 8007966:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007968:	07d0      	lsls	r0, r2, #31
 800796a:	d404      	bmi.n	8007976 <_fflush_r+0x32>
 800796c:	0599      	lsls	r1, r3, #22
 800796e:	d402      	bmi.n	8007976 <_fflush_r+0x32>
 8007970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007972:	f7ff fa34 	bl	8006dde <__retarget_lock_acquire_recursive>
 8007976:	4628      	mov	r0, r5
 8007978:	4621      	mov	r1, r4
 800797a:	f7ff ff5f 	bl	800783c <__sflush_r>
 800797e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007980:	07da      	lsls	r2, r3, #31
 8007982:	4605      	mov	r5, r0
 8007984:	d4e4      	bmi.n	8007950 <_fflush_r+0xc>
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	059b      	lsls	r3, r3, #22
 800798a:	d4e1      	bmi.n	8007950 <_fflush_r+0xc>
 800798c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800798e:	f7ff fa27 	bl	8006de0 <__retarget_lock_release_recursive>
 8007992:	e7dd      	b.n	8007950 <_fflush_r+0xc>

08007994 <__swhatbuf_r>:
 8007994:	b570      	push	{r4, r5, r6, lr}
 8007996:	460c      	mov	r4, r1
 8007998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799c:	2900      	cmp	r1, #0
 800799e:	b096      	sub	sp, #88	@ 0x58
 80079a0:	4615      	mov	r5, r2
 80079a2:	461e      	mov	r6, r3
 80079a4:	da0d      	bge.n	80079c2 <__swhatbuf_r+0x2e>
 80079a6:	89a3      	ldrh	r3, [r4, #12]
 80079a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80079ac:	f04f 0100 	mov.w	r1, #0
 80079b0:	bf14      	ite	ne
 80079b2:	2340      	movne	r3, #64	@ 0x40
 80079b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80079b8:	2000      	movs	r0, #0
 80079ba:	6031      	str	r1, [r6, #0]
 80079bc:	602b      	str	r3, [r5, #0]
 80079be:	b016      	add	sp, #88	@ 0x58
 80079c0:	bd70      	pop	{r4, r5, r6, pc}
 80079c2:	466a      	mov	r2, sp
 80079c4:	f000 f862 	bl	8007a8c <_fstat_r>
 80079c8:	2800      	cmp	r0, #0
 80079ca:	dbec      	blt.n	80079a6 <__swhatbuf_r+0x12>
 80079cc:	9901      	ldr	r1, [sp, #4]
 80079ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80079d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80079d6:	4259      	negs	r1, r3
 80079d8:	4159      	adcs	r1, r3
 80079da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80079de:	e7eb      	b.n	80079b8 <__swhatbuf_r+0x24>

080079e0 <__smakebuf_r>:
 80079e0:	898b      	ldrh	r3, [r1, #12]
 80079e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079e4:	079d      	lsls	r5, r3, #30
 80079e6:	4606      	mov	r6, r0
 80079e8:	460c      	mov	r4, r1
 80079ea:	d507      	bpl.n	80079fc <__smakebuf_r+0x1c>
 80079ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80079f0:	6023      	str	r3, [r4, #0]
 80079f2:	6123      	str	r3, [r4, #16]
 80079f4:	2301      	movs	r3, #1
 80079f6:	6163      	str	r3, [r4, #20]
 80079f8:	b003      	add	sp, #12
 80079fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079fc:	ab01      	add	r3, sp, #4
 80079fe:	466a      	mov	r2, sp
 8007a00:	f7ff ffc8 	bl	8007994 <__swhatbuf_r>
 8007a04:	9f00      	ldr	r7, [sp, #0]
 8007a06:	4605      	mov	r5, r0
 8007a08:	4639      	mov	r1, r7
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	f7ff fa64 	bl	8006ed8 <_malloc_r>
 8007a10:	b948      	cbnz	r0, 8007a26 <__smakebuf_r+0x46>
 8007a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a16:	059a      	lsls	r2, r3, #22
 8007a18:	d4ee      	bmi.n	80079f8 <__smakebuf_r+0x18>
 8007a1a:	f023 0303 	bic.w	r3, r3, #3
 8007a1e:	f043 0302 	orr.w	r3, r3, #2
 8007a22:	81a3      	strh	r3, [r4, #12]
 8007a24:	e7e2      	b.n	80079ec <__smakebuf_r+0xc>
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	6020      	str	r0, [r4, #0]
 8007a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a2e:	81a3      	strh	r3, [r4, #12]
 8007a30:	9b01      	ldr	r3, [sp, #4]
 8007a32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007a36:	b15b      	cbz	r3, 8007a50 <__smakebuf_r+0x70>
 8007a38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	f000 f837 	bl	8007ab0 <_isatty_r>
 8007a42:	b128      	cbz	r0, 8007a50 <__smakebuf_r+0x70>
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	f023 0303 	bic.w	r3, r3, #3
 8007a4a:	f043 0301 	orr.w	r3, r3, #1
 8007a4e:	81a3      	strh	r3, [r4, #12]
 8007a50:	89a3      	ldrh	r3, [r4, #12]
 8007a52:	431d      	orrs	r5, r3
 8007a54:	81a5      	strh	r5, [r4, #12]
 8007a56:	e7cf      	b.n	80079f8 <__smakebuf_r+0x18>

08007a58 <memmove>:
 8007a58:	4288      	cmp	r0, r1
 8007a5a:	b510      	push	{r4, lr}
 8007a5c:	eb01 0402 	add.w	r4, r1, r2
 8007a60:	d902      	bls.n	8007a68 <memmove+0x10>
 8007a62:	4284      	cmp	r4, r0
 8007a64:	4623      	mov	r3, r4
 8007a66:	d807      	bhi.n	8007a78 <memmove+0x20>
 8007a68:	1e43      	subs	r3, r0, #1
 8007a6a:	42a1      	cmp	r1, r4
 8007a6c:	d008      	beq.n	8007a80 <memmove+0x28>
 8007a6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a76:	e7f8      	b.n	8007a6a <memmove+0x12>
 8007a78:	4402      	add	r2, r0
 8007a7a:	4601      	mov	r1, r0
 8007a7c:	428a      	cmp	r2, r1
 8007a7e:	d100      	bne.n	8007a82 <memmove+0x2a>
 8007a80:	bd10      	pop	{r4, pc}
 8007a82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a8a:	e7f7      	b.n	8007a7c <memmove+0x24>

08007a8c <_fstat_r>:
 8007a8c:	b538      	push	{r3, r4, r5, lr}
 8007a8e:	4d07      	ldr	r5, [pc, #28]	@ (8007aac <_fstat_r+0x20>)
 8007a90:	2300      	movs	r3, #0
 8007a92:	4604      	mov	r4, r0
 8007a94:	4608      	mov	r0, r1
 8007a96:	4611      	mov	r1, r2
 8007a98:	602b      	str	r3, [r5, #0]
 8007a9a:	f7f9 fb4e 	bl	800113a <_fstat>
 8007a9e:	1c43      	adds	r3, r0, #1
 8007aa0:	d102      	bne.n	8007aa8 <_fstat_r+0x1c>
 8007aa2:	682b      	ldr	r3, [r5, #0]
 8007aa4:	b103      	cbz	r3, 8007aa8 <_fstat_r+0x1c>
 8007aa6:	6023      	str	r3, [r4, #0]
 8007aa8:	bd38      	pop	{r3, r4, r5, pc}
 8007aaa:	bf00      	nop
 8007aac:	20004cbc 	.word	0x20004cbc

08007ab0 <_isatty_r>:
 8007ab0:	b538      	push	{r3, r4, r5, lr}
 8007ab2:	4d06      	ldr	r5, [pc, #24]	@ (8007acc <_isatty_r+0x1c>)
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	4604      	mov	r4, r0
 8007ab8:	4608      	mov	r0, r1
 8007aba:	602b      	str	r3, [r5, #0]
 8007abc:	f7f9 fb4d 	bl	800115a <_isatty>
 8007ac0:	1c43      	adds	r3, r0, #1
 8007ac2:	d102      	bne.n	8007aca <_isatty_r+0x1a>
 8007ac4:	682b      	ldr	r3, [r5, #0]
 8007ac6:	b103      	cbz	r3, 8007aca <_isatty_r+0x1a>
 8007ac8:	6023      	str	r3, [r4, #0]
 8007aca:	bd38      	pop	{r3, r4, r5, pc}
 8007acc:	20004cbc 	.word	0x20004cbc

08007ad0 <_sbrk_r>:
 8007ad0:	b538      	push	{r3, r4, r5, lr}
 8007ad2:	4d06      	ldr	r5, [pc, #24]	@ (8007aec <_sbrk_r+0x1c>)
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	4604      	mov	r4, r0
 8007ad8:	4608      	mov	r0, r1
 8007ada:	602b      	str	r3, [r5, #0]
 8007adc:	f7f9 fb56 	bl	800118c <_sbrk>
 8007ae0:	1c43      	adds	r3, r0, #1
 8007ae2:	d102      	bne.n	8007aea <_sbrk_r+0x1a>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	b103      	cbz	r3, 8007aea <_sbrk_r+0x1a>
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	bd38      	pop	{r3, r4, r5, pc}
 8007aec:	20004cbc 	.word	0x20004cbc

08007af0 <_realloc_r>:
 8007af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007af4:	4607      	mov	r7, r0
 8007af6:	4614      	mov	r4, r2
 8007af8:	460d      	mov	r5, r1
 8007afa:	b921      	cbnz	r1, 8007b06 <_realloc_r+0x16>
 8007afc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b00:	4611      	mov	r1, r2
 8007b02:	f7ff b9e9 	b.w	8006ed8 <_malloc_r>
 8007b06:	b92a      	cbnz	r2, 8007b14 <_realloc_r+0x24>
 8007b08:	f7ff f97a 	bl	8006e00 <_free_r>
 8007b0c:	4625      	mov	r5, r4
 8007b0e:	4628      	mov	r0, r5
 8007b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b14:	f000 f81a 	bl	8007b4c <_malloc_usable_size_r>
 8007b18:	4284      	cmp	r4, r0
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	d802      	bhi.n	8007b24 <_realloc_r+0x34>
 8007b1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b22:	d8f4      	bhi.n	8007b0e <_realloc_r+0x1e>
 8007b24:	4621      	mov	r1, r4
 8007b26:	4638      	mov	r0, r7
 8007b28:	f7ff f9d6 	bl	8006ed8 <_malloc_r>
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	b908      	cbnz	r0, 8007b34 <_realloc_r+0x44>
 8007b30:	4645      	mov	r5, r8
 8007b32:	e7ec      	b.n	8007b0e <_realloc_r+0x1e>
 8007b34:	42b4      	cmp	r4, r6
 8007b36:	4622      	mov	r2, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	bf28      	it	cs
 8007b3c:	4632      	movcs	r2, r6
 8007b3e:	f7ff f950 	bl	8006de2 <memcpy>
 8007b42:	4629      	mov	r1, r5
 8007b44:	4638      	mov	r0, r7
 8007b46:	f7ff f95b 	bl	8006e00 <_free_r>
 8007b4a:	e7f1      	b.n	8007b30 <_realloc_r+0x40>

08007b4c <_malloc_usable_size_r>:
 8007b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b50:	1f18      	subs	r0, r3, #4
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	bfbc      	itt	lt
 8007b56:	580b      	ldrlt	r3, [r1, r0]
 8007b58:	18c0      	addlt	r0, r0, r3
 8007b5a:	4770      	bx	lr

08007b5c <_init>:
 8007b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b5e:	bf00      	nop
 8007b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b62:	bc08      	pop	{r3}
 8007b64:	469e      	mov	lr, r3
 8007b66:	4770      	bx	lr

08007b68 <_fini>:
 8007b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6a:	bf00      	nop
 8007b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b6e:	bc08      	pop	{r3}
 8007b70:	469e      	mov	lr, r3
 8007b72:	4770      	bx	lr
