#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55978b7f2d80 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
v0x55978b815d30_0 .net "P2", 0 0, L_0x55978b7c28a0;  1 drivers
v0x55978b815df0_0 .net "Pulse", 0 0, L_0x55978b7c29b0;  1 drivers
o0x7ff5eec1ac18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55978b815f00_0 .net "RS232_Rx", 0 0, o0x7ff5eec1ac18;  0 drivers
o0x7ff5eec1ac48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55978b815fa0_0 .net "RS232_Tx", 0 0, o0x7ff5eec1ac48;  0 drivers
v0x55978b816070_0 .net "Sync", 0 0, L_0x55978b7c2420;  1 drivers
v0x55978b8161b0_0 .var "clk", 0 0;
v0x55978b8162a0_0 .var "clk_pll", 0 0;
v0x55978b816390_0 .var "resetn", 0 0;
S_0x55978b7f2f00 .scope module, "test" "pulse_gen" 2 10, 3 2 0, S_0x55978b7f2d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "RS232_Rx"
    .port_info 3 /INPUT 1 "resetn"
    .port_info 4 /OUTPUT 1 "RS232_Tx"
    .port_info 5 /OUTPUT 1 "Pulse"
    .port_info 6 /OUTPUT 1 "Sync"
    .port_info 7 /OUTPUT 1 "P2"
P_0x55978b7f3080 .param/l "att_off_val" 0 3 73, C4<0000000>;
P_0x55978b7f30c0 .param/l "att_on_val" 0 3 72, C4<1111111>;
P_0x55978b7f3100 .param/l "stblock" 0 3 79, +C4<00000000000000000000000000110010>;
P_0x55978b7f3140 .param/l "stblockoff" 0 3 80, +C4<00000000000000000000000001100100>;
P_0x55978b7f3180 .param/l "stcpmg" 0 3 78, +C4<00000000000000000000000000000011>;
P_0x55978b7f31c0 .param/l "stdelay" 0 3 77, +C4<00000000000000000000000011001000>;
P_0x55978b7f3200 .param/l "stnutdel" 0 3 82, +C4<00000000000000000000000000000000>;
P_0x55978b7f3240 .param/l "stnutwid" 0 3 81, +C4<00000000000000000000000000000000>;
P_0x55978b7f3280 .param/l "stp1width" 0 3 75, +C4<00000000000000000000000000011110>;
P_0x55978b7f32c0 .param/l "stp2width" 0 3 76, +C4<00000000000000000000000000111100>;
P_0x55978b7f3300 .param/l "stperiod" 0 3 74, +C4<00000000000000000000011111010000>;
v0x55978b814e10_0 .net "P2", 0 0, L_0x55978b7c28a0;  alias, 1 drivers
v0x55978b814ed0_0 .net "Pulse", 0 0, L_0x55978b7c29b0;  alias, 1 drivers
v0x55978b814fa0_0 .net "RS232_Rx", 0 0, o0x7ff5eec1ac18;  alias, 0 drivers
v0x55978b815070_0 .net "RS232_Tx", 0 0, o0x7ff5eec1ac48;  alias, 0 drivers
v0x55978b815110_0 .net "Sync", 0 0, L_0x55978b7c2420;  alias, 1 drivers
v0x55978b8151b0_0 .var "block", 0 0;
v0x55978b815280_0 .net "clk", 0 0, v0x55978b8161b0_0;  1 drivers
v0x55978b815350_0 .net "clk_pll", 0 0, v0x55978b8162a0_0;  1 drivers
v0x55978b815420_0 .var "cpmg", 7 0;
v0x55978b8154f0_0 .var "delay", 15 0;
v0x55978b8155c0_0 .var "nut_del", 15 0;
v0x55978b815690_0 .var "nut_wid", 7 0;
v0x55978b815760_0 .var "p1width", 15 0;
v0x55978b815830_0 .var "p2width", 15 0;
v0x55978b815900_0 .var "period", 31 0;
v0x55978b8159d0_0 .var "pulse_block", 7 0;
v0x55978b815aa0_0 .var "pulse_block_off", 15 0;
v0x55978b815b70_0 .net "resetn", 0 0, v0x55978b816390_0;  1 drivers
v0x55978b815c40_0 .var "rx_done", 0 0;
S_0x55978b7f3560 .scope module, "pulses" "pulses" 3 47, 4 1 0, S_0x55978b7f2f00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 32 "per"
    .port_info 4 /INPUT 16 "p1wid"
    .port_info 5 /INPUT 16 "del"
    .port_info 6 /INPUT 16 "p2wid"
    .port_info 7 /INPUT 8 "nut_w"
    .port_info 8 /INPUT 16 "nut_d"
    .port_info 9 /INPUT 8 "cp"
    .port_info 10 /INPUT 8 "p_bl"
    .port_info 11 /INPUT 16 "p_bl_off"
    .port_info 12 /INPUT 1 "bl"
    .port_info 13 /INPUT 1 "rxd"
    .port_info 14 /OUTPUT 1 "sync_on"
    .port_info 15 /OUTPUT 1 "pulse_on"
    .port_info 16 /OUTPUT 1 "inhib"
L_0x55978b7c2420 .functor BUFZ 1, v0x55978b8148b0_0, C4<0>, C4<0>, C4<0>;
L_0x55978b7c29b0 .functor BUFZ 1, v0x55978b814270_0, C4<0>, C4<0>, C4<0>;
L_0x55978b7c28a0 .functor BUFZ 1, v0x55978b813310_0, C4<0>, C4<0>, C4<0>;
v0x55978b7f0a90_0 .net "bl", 0 0, v0x55978b8151b0_0;  1 drivers
v0x55978b812530_0 .var "block", 0 0;
v0x55978b8125f0_0 .var "block_off", 15 0;
v0x55978b8126e0_0 .var "block_on", 15 0;
v0x55978b8127c0_0 .var "cblock_delay", 31 0;
v0x55978b8128f0_0 .var "cblock_on", 31 0;
v0x55978b8129d0_0 .var "ccount", 7 0;
v0x55978b812ab0_0 .var "cdelay", 31 0;
v0x55978b812b90_0 .net "clk", 0 0, v0x55978b8161b0_0;  alias, 1 drivers
v0x55978b812c50_0 .net "clk_pll", 0 0, v0x55978b8162a0_0;  alias, 1 drivers
v0x55978b812d10_0 .var "counter", 31 0;
v0x55978b812df0_0 .net "cp", 7 0, v0x55978b815420_0;  1 drivers
v0x55978b812ed0_0 .var "cpmg", 7 0;
v0x55978b812fb0_0 .var "cpulse", 31 0;
v0x55978b813090_0 .var "cw", 0 0;
v0x55978b813150_0 .net "del", 15 0, v0x55978b8154f0_0;  1 drivers
v0x55978b813230_0 .var "delay", 15 0;
v0x55978b813310_0 .var "inh", 0 0;
v0x55978b8133d0_0 .net "inhib", 0 0, L_0x55978b7c28a0;  alias, 1 drivers
v0x55978b813490_0 .net "nut_d", 15 0, v0x55978b8155c0_0;  1 drivers
v0x55978b813570_0 .var "nut_pulse", 0 0;
v0x55978b813630_0 .net "nut_w", 7 0, v0x55978b815690_0;  1 drivers
v0x55978b813710_0 .var "nutation_pulse_delay", 15 0;
v0x55978b8137f0_0 .var "nutation_pulse_start", 23 0;
v0x55978b8138d0_0 .var "nutation_pulse_stop", 23 0;
v0x55978b8139b0_0 .var "nutation_pulse_width", 7 0;
v0x55978b813a90_0 .net "p1wid", 15 0, v0x55978b815760_0;  1 drivers
v0x55978b813b70_0 .var "p1width", 15 0;
v0x55978b813c50_0 .var "p2start", 15 0;
v0x55978b813d30_0 .net "p2wid", 15 0, v0x55978b815830_0;  1 drivers
v0x55978b813e10_0 .var "p2width", 15 0;
v0x55978b813ef0_0 .net "p_bl", 7 0, v0x55978b8159d0_0;  1 drivers
v0x55978b813fd0_0 .net "p_bl_off", 15 0, v0x55978b815aa0_0;  1 drivers
v0x55978b8140b0_0 .net "per", 31 0, v0x55978b815900_0;  1 drivers
v0x55978b814190_0 .var "period", 31 0;
v0x55978b814270_0 .var "pulse", 0 0;
v0x55978b814330_0 .var "pulse_block", 7 0;
v0x55978b814410_0 .var "pulse_block_off", 15 0;
v0x55978b8144f0_0 .net "pulse_on", 0 0, L_0x55978b7c29b0;  alias, 1 drivers
v0x55978b8145b0_0 .var "pulses", 0 0;
v0x55978b814670_0 .var "rec", 0 0;
v0x55978b814730_0 .net "reset", 0 0, v0x55978b816390_0;  alias, 1 drivers
v0x55978b8147f0_0 .net "rxd", 0 0, v0x55978b815c40_0;  1 drivers
v0x55978b8148b0_0 .var "sync", 0 0;
v0x55978b814970_0 .var "sync_down", 15 0;
v0x55978b814a50_0 .net "sync_on", 0 0, L_0x55978b7c2420;  alias, 1 drivers
v0x55978b814b10_0 .var "xfer_bits", 1 0;
E_0x55978b7c0560 .event posedge, v0x55978b812c50_0;
E_0x55978b7c0850 .event posedge, v0x55978b812b90_0;
    .scope S_0x55978b7f3560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55978b812d10_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55978b7f3560;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55978b814670_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55978b7f3560;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55978b813090_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55978b7f3560;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55978b8129d0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55978b7f3560;
T_4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55978b814b10_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0x55978b7f3560;
T_5 ;
    %wait E_0x55978b7c0850;
    %pushi/vec4 4000, 0, 32;
    %assign/vec4 v0x55978b814190_0, 0;
    %pushi/vec4 30, 0, 16;
    %assign/vec4 v0x55978b813b70_0, 0;
    %pushi/vec4 60, 0, 16;
    %assign/vec4 v0x55978b813e10_0, 0;
    %pushi/vec4 200, 0, 16;
    %assign/vec4 v0x55978b813230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55978b813710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55978b8139b0_0, 0;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v0x55978b814330_0, 0;
    %pushi/vec4 100, 0, 16;
    %assign/vec4 v0x55978b814410_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x55978b812ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55978b812530_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %load/vec4 v0x55978b813230_0;
    %add;
    %assign/vec4 v0x55978b813c50_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %load/vec4 v0x55978b813230_0;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %add;
    %assign/vec4 v0x55978b814970_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %load/vec4 v0x55978b813230_0;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %add;
    %load/vec4 v0x55978b813230_0;
    %add;
    %load/vec4 v0x55978b814330_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0x55978b8125f0_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %load/vec4 v0x55978b813230_0;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %add;
    %load/vec4 v0x55978b813230_0;
    %add;
    %assign/vec4 v0x55978b8126e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55978b812ed0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %pad/s 1;
    %assign/vec4 v0x55978b813090_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55978b7f3560;
T_6 ;
    %wait E_0x55978b7c0560;
    %load/vec4 v0x55978b8140b0_0;
    %load/vec4 v0x55978b813710_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x55978b8139b0_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x55978b8137f0_0, 0;
    %load/vec4 v0x55978b8140b0_0;
    %load/vec4 v0x55978b813710_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x55978b8138d0_0, 0;
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b8137f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b8138d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_6.2, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %pad/s 1;
    %assign/vec4 v0x55978b813570_0, 0;
    %load/vec4 v0x55978b812ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %load/vec4 v0x55978b812d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %load/vec4 v0x55978b813b70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %load/vec4 v0x55978b812ab0_0;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %load/vec4 v0x55978b812fb0_0;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %load/vec4 v0x55978b8127c0_0;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %load/vec4 v0x55978b8128f0_0;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %jmp T_6.14;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55978b8148b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55978b8145b0_0, 0;
    %load/vec4 v0x55978b812530_0;
    %assign/vec4 v0x55978b813310_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %pad/u 32;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b812ab0_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %pad/u 32;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b812fb0_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %pad/u 32;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b814330_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b8127c0_0, 0;
    %load/vec4 v0x55978b813b70_0;
    %pad/u 32;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b814410_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b8128f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55978b8129d0_0, 0;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55978b8145b0_0, 0;
    %jmp T_6.14;
T_6.10 ;
    %load/vec4 v0x55978b8129d0_0;
    %load/vec4 v0x55978b812ed0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %load/vec4 v0x55978b8145b0_0;
    %pad/u 2;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %pad/u 1;
    %assign/vec4 v0x55978b8145b0_0, 0;
    %jmp T_6.14;
T_6.11 ;
    %load/vec4 v0x55978b8129d0_0;
    %load/vec4 v0x55978b812ed0_0;
    %cmp/u;
    %jmp/0xz  T_6.17, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55978b8145b0_0, 0;
    %load/vec4 v0x55978b812fb0_0;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b812ab0_0, 0;
    %load/vec4 v0x55978b812fb0_0;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b813230_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x55978b813e10_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b812fb0_0, 0;
T_6.17 ;
    %load/vec4 v0x55978b8129d0_0;
    %pad/u 32;
    %load/vec4 v0x55978b812ed0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %load/vec4 v0x55978b8148b0_0;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %assign/vec4 v0x55978b8148b0_0, 0;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v0x55978b8129d0_0;
    %load/vec4 v0x55978b812ed0_0;
    %cmp/u;
    %jmp/0xz  T_6.21, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55978b813310_0, 0;
T_6.21 ;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x55978b8129d0_0;
    %load/vec4 v0x55978b812ed0_0;
    %cmp/u;
    %jmp/0xz  T_6.23, 5;
    %load/vec4 v0x55978b812530_0;
    %assign/vec4 v0x55978b813310_0, 0;
    %load/vec4 v0x55978b812fb0_0;
    %load/vec4 v0x55978b814330_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b8127c0_0, 0;
    %load/vec4 v0x55978b812fb0_0;
    %load/vec4 v0x55978b814410_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55978b8128f0_0, 0;
    %load/vec4 v0x55978b8129d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55978b8129d0_0, 0;
T_6.23 ;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55978b814270_0, 0;
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b8140b0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_6.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55978b8148b0_0, 0;
T_6.25 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b813b70_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.27, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.28, 8;
T_6.27 ; End of true expr.
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b813c50_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_6.29, 9;
    %load/vec4 v0x55978b813090_0;
    %pad/u 2;
    %jmp/1 T_6.30, 9;
T_6.29 ; End of true expr.
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b814970_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_6.31, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.32, 10;
T_6.31 ; End of true expr.
    %load/vec4 v0x55978b813090_0;
    %pad/u 2;
    %jmp/0 T_6.32, 10;
 ; End of false expr.
    %blend;
T_6.32;
    %jmp/0 T_6.30, 9;
 ; End of false expr.
    %blend;
T_6.30;
    %jmp/0 T_6.28, 8;
 ; End of false expr.
    %blend;
T_6.28;
    %pad/u 1;
    %assign/vec4 v0x55978b8145b0_0, 0;
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b8125f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.33, 8;
    %load/vec4 v0x55978b812530_0;
    %jmp/1 T_6.34, 8;
T_6.33 ; End of true expr.
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b8126e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_6.35, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.36, 9;
T_6.35 ; End of true expr.
    %load/vec4 v0x55978b812530_0;
    %jmp/0 T_6.36, 9;
 ; End of false expr.
    %blend;
T_6.36;
    %jmp/0 T_6.34, 8;
 ; End of false expr.
    %blend;
T_6.34;
    %assign/vec4 v0x55978b813310_0, 0;
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b814970_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.38, 8;
T_6.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.38, 8;
 ; End of false expr.
    %blend;
T_6.38;
    %pad/s 1;
    %assign/vec4 v0x55978b8148b0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55978b812d10_0;
    %load/vec4 v0x55978b814190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.39, 8;
    %load/vec4 v0x55978b812d10_0;
    %addi 1, 0, 32;
    %jmp/1 T_6.40, 8;
T_6.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.40, 8;
 ; End of false expr.
    %blend;
T_6.40;
    %assign/vec4 v0x55978b812d10_0, 0;
    %load/vec4 v0x55978b8145b0_0;
    %load/vec4 v0x55978b813570_0;
    %or;
    %assign/vec4 v0x55978b814270_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55978b7f2f00;
T_7 ;
    %wait E_0x55978b7c0850;
    %load/vec4 v0x55978b815b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x55978b815900_0, 0, 32;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x55978b815760_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x55978b8154f0_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x55978b815830_0, 0, 16;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55978b8159d0_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x55978b815aa0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55978b8151b0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55978b815420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55978b815690_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55978b8155c0_0, 0, 16;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55978b7f2d80;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55978b816390_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55978b7f2d80;
T_9 ;
    %vpi_call 2 36 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55978b7f2f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55978b8161b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55978b8162a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55978b816390_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55978b816390_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55978b7f2d80;
T_10 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55978b816390_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55978b7f2d80;
T_11 ;
    %delay 30000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55978b7f2d80;
T_12 ;
    %delay 50, 0;
    %load/vec4 v0x55978b8162a0_0;
    %inv;
    %assign/vec4 v0x55978b8162a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55978b7f2d80;
T_13 ;
    %delay 100, 0;
    %load/vec4 v0x55978b8161b0_0;
    %inv;
    %assign/vec4 v0x55978b8161b0_0, 0;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulses.v";
