<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64RegisterBankInfo.h source code [llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64GenRegisterBankInfo,llvm::AArch64RegisterBankInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64RegisterBankInfo.h.html'>AArch64RegisterBankInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64RegisterBankInfo -----------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the RegisterBankInfo class for AArch64.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/GET_REGBANK_DECLARATIONS" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</dfn></u></td></tr>
<tr><th id="19">19</th><td><u>#include <span class='error' title="&apos;AArch64GenRegisterBank.inc&apos; file not found">"AArch64GenRegisterBank.inc"</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> {</td></tr>
<tr><th id="26">26</th><td><b>protected</b>:</td></tr>
<tr><th id="27">27</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</dfn> {</td></tr>
<tr><th id="28">28</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_None" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_None' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_None">PMI_None</dfn> = -<var>1</var>,</td></tr>
<tr><th id="29">29</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16">PMI_FPR16</dfn> = <var>1</var>,</td></tr>
<tr><th id="30">30</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR32" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR32' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR32">PMI_FPR32</dfn>,</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR64" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR64' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR64">PMI_FPR64</dfn>,</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR128" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR128' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR128">PMI_FPR128</dfn>,</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR256" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR256' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR256">PMI_FPR256</dfn>,</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512">PMI_FPR512</dfn>,</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32">PMI_GPR32</dfn>,</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64">PMI_GPR64</dfn>,</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstGPR">PMI_FirstGPR</dfn> = <a class="enum" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR32">PMI_GPR32</a>,</td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastGPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastGPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastGPR">PMI_LastGPR</dfn> = <a class="enum" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_GPR64">PMI_GPR64</a>,</td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</dfn> = <a class="enum" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR16">PMI_FPR16</a>,</td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_LastFPR">PMI_LastFPR</dfn> = <a class="enum" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FPR512">PMI_FPR512</a>,</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_Min">PMI_Min</dfn> = <a class="enum" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx::PMI_FirstFPR">PMI_FirstFPR</a>,</td></tr>
<tr><th id="42">42</th><td>  };</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> <dfn class="decl" id="llvm::AArch64GenRegisterBankInfo::PartMappings" title='llvm::AArch64GenRegisterBankInfo::PartMappings' data-ref="llvm::AArch64GenRegisterBankInfo::PartMappings">PartMappings</dfn>[];</td></tr>
<tr><th id="45">45</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> <dfn class="decl" id="llvm::AArch64GenRegisterBankInfo::ValMappings" title='llvm::AArch64GenRegisterBankInfo::ValMappings' data-ref="llvm::AArch64GenRegisterBankInfo::ValMappings">ValMappings</dfn>[];</td></tr>
<tr><th id="46">46</th><td>  <em>static</em> <a class="type" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="decl" id="llvm::AArch64GenRegisterBankInfo::BankIDToCopyMapIdx" title='llvm::AArch64GenRegisterBankInfo::BankIDToCopyMapIdx' data-ref="llvm::AArch64GenRegisterBankInfo::BankIDToCopyMapIdx">BankIDToCopyMapIdx</dfn>[];</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx">ValueMappingIdx</dfn> {</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::InvalidIdx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::InvalidIdx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::InvalidIdx">InvalidIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::First3OpsIdx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::First3OpsIdx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::First3OpsIdx">First3OpsIdx</dfn> = <var>1</var>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::Last3OpsIdx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::Last3OpsIdx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::Last3OpsIdx">Last3OpsIdx</dfn> = <var>22</var>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::DistanceBetweenRegBanks" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::DistanceBetweenRegBanks' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::DistanceBetweenRegBanks">DistanceBetweenRegBanks</dfn> = <var>3</var>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FirstCrossRegCpyIdx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FirstCrossRegCpyIdx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FirstCrossRegCpyIdx">FirstCrossRegCpyIdx</dfn> = <var>25</var>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::LastCrossRegCpyIdx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::LastCrossRegCpyIdx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::LastCrossRegCpyIdx">LastCrossRegCpyIdx</dfn> = <var>39</var>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::DistanceBetweenCrossRegCpy" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::DistanceBetweenCrossRegCpy' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::DistanceBetweenCrossRegCpy">DistanceBetweenCrossRegCpy</dfn> = <var>2</var>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt16To32Idx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt16To32Idx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt16To32Idx">FPExt16To32Idx</dfn> = <var>41</var>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt16To64Idx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt16To64Idx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt16To64Idx">FPExt16To64Idx</dfn> = <var>43</var>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt32To64Idx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt32To64Idx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt32To64Idx">FPExt32To64Idx</dfn> = <var>45</var>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt64To128Idx" title='llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt64To128Idx' data-ref="llvm::AArch64GenRegisterBankInfo::ValueMappingIdx::FPExt64To128Idx">FPExt64To128Idx</dfn> = <var>47</var>,</td></tr>
<tr><th id="60">60</th><td>  };</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo15checkPartialMapEjjjRKNS_12RegisterBankE" title='llvm::AArch64GenRegisterBankInfo::checkPartialMap' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15checkPartialMapEjjjRKNS_12RegisterBankE">checkPartialMap</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Idx" title='Idx' data-type='unsigned int' data-ref="1Idx">Idx</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2ValStartIdx" title='ValStartIdx' data-type='unsigned int' data-ref="2ValStartIdx">ValStartIdx</dfn>,</td></tr>
<tr><th id="63">63</th><td>                              <em>unsigned</em> <dfn class="local col3 decl" id="3ValLength" title='ValLength' data-type='unsigned int' data-ref="3ValLength">ValLength</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="4RB" title='RB' data-type='const llvm::RegisterBank &amp;' data-ref="4RB">RB</dfn>);</td></tr>
<tr><th id="64">64</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj" title='llvm::AArch64GenRegisterBankInfo::checkValueMapImpl' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj">checkValueMapImpl</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5Idx" title='Idx' data-type='unsigned int' data-ref="5Idx">Idx</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6FirstInBank" title='FirstInBank' data-type='unsigned int' data-ref="6FirstInBank">FirstInBank</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                <em>unsigned</em> <dfn class="local col7 decl" id="7Size" title='Size' data-type='unsigned int' data-ref="7Size">Size</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Offset" title='Offset' data-type='unsigned int' data-ref="8Offset">Offset</dfn>);</td></tr>
<tr><th id="66">66</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo22checkPartialMappingIdxENS0_17PartialMappingIdxES1_NS_8ArrayRefIS1_EE" title='llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo22checkPartialMappingIdxENS0_17PartialMappingIdxES1_NS_8ArrayRefIS1_EE">checkPartialMappingIdx</dfn>(<a class="type" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="local col9 decl" id="9FirstAlias" title='FirstAlias' data-type='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="9FirstAlias">FirstAlias</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                     <a class="type" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="local col0 decl" id="10LastAlias" title='LastAlias' data-type='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="10LastAlias">LastAlias</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>&gt; <dfn class="local col1 decl" id="11Order" title='Order' data-type='ArrayRef&lt;llvm::AArch64GenRegisterBankInfo::PartialMappingIdx&gt;' data-ref="11Order">Order</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo23getRegBankBaseIdxOffsetEjj" title='llvm::AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo23getRegBankBaseIdxOffsetEjj">getRegBankBaseIdxOffset</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12RBIdx" title='RBIdx' data-type='unsigned int' data-ref="12RBIdx">RBIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13Size" title='Size' data-type='unsigned int' data-ref="13Size">Size</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc">/// Get the pointer to the ValueMapping representing the RegisterBank</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// at<span class="command"> \p</span> <span class="arg">RBIdx</span> with a size of<span class="command"> \p</span> <span class="arg">Size.</span></i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  /// The returned mapping works for instructions with the same kind of</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// operands for up to 3 operands.</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// <span class="command">\pre</span><span class="command"> \p</span> <span class="arg">RBIdx</span> != PartialMappingIdx::None</i></td></tr>
<tr><th id="79">79</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="80">80</th><td>  <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::AArch64GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</dfn>(<a class="type" href="#llvm::AArch64GenRegisterBankInfo::PartialMappingIdx" title='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::AArch64GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="local col4 decl" id="14RBIdx" title='RBIdx' data-type='llvm::AArch64GenRegisterBankInfo::PartialMappingIdx' data-ref="14RBIdx">RBIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15Size" title='Size' data-type='unsigned int' data-ref="15Size">Size</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Get the pointer to the ValueMapping of the operands of a copy</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// instruction from the<span class="command"> \p</span> <span class="arg">SrcBankID</span> register bank to the<span class="command"> \p</span> <span class="arg">DstBankID</span></i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// register bank with a size of<span class="command"> \p</span> <span class="arg">Size.</span></i></td></tr>
<tr><th id="85">85</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="86">86</th><td>  <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj" title='llvm::AArch64GenRegisterBankInfo::getCopyMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj">getCopyMapping</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16DstBankID" title='DstBankID' data-type='unsigned int' data-ref="16DstBankID">DstBankID</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17SrcBankID" title='SrcBankID' data-type='unsigned int' data-ref="17SrcBankID">SrcBankID</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18Size" title='Size' data-type='unsigned int' data-ref="18Size">Size</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Get the instruction mapping for G_FPEXT.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// <span class="command">\pre</span> (DstSize, SrcSize) pair is one of the following:</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  ///      (32, 16), (64, 16), (64, 32), (128, 64)</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// <span class="command">\return</span> An InstructionMapping with statically allocated OperandsMapping.</i></td></tr>
<tr><th id="94">94</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="95">95</th><td>  <dfn class="decl" id="_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj" title='llvm::AArch64GenRegisterBankInfo::getFPExtMapping' data-ref="_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj">getFPExtMapping</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19DstSize" title='DstSize' data-type='unsigned int' data-ref="19DstSize">DstSize</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20SrcSize" title='SrcSize' data-type='unsigned int' data-ref="20SrcSize">SrcSize</dfn>);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_CLASS" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</dfn></u></td></tr>
<tr><th id="98">98</th><td><u>#include "AArch64GenRegisterBank.inc"</u></td></tr>
<tr><th id="99">99</th><td>};</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// This class provides the information for the target register banks.</i></td></tr>
<tr><th id="102">102</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo">AArch64RegisterBankInfo</dfn> final : <b>public</b> <a class="type" href="#llvm::AArch64GenRegisterBankInfo" title='llvm::AArch64GenRegisterBankInfo' data-ref="llvm::AArch64GenRegisterBankInfo">AArch64GenRegisterBankInfo</a> {</td></tr>
<tr><th id="103">103</th><td>  <i class="doc">/// See RegisterBankInfo::applyMapping.</i></td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm23AArch64RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AArch64RegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm23AArch64RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col1 decl" id="21OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="21OpdMapper">OpdMapper</dfn>) <em>const</em> override;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// Get an instruction mapping where all the operands map to</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// the same register bank and have similar size.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">  /// <span class="command">\pre</span> MI.getNumOperands() &lt;= 3</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// <span class="command">\return</span> An InstructionMappings with a statically allocated</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// OperandsMapping.</i></td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="114">114</th><td>  <dfn class="decl" id="_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getSameKindOfOperandsMapping' data-ref="_ZNK4llvm23AArch64RegisterBankInfo28getSameKindOfOperandsMappingERKNS_12MachineInstrE">getSameKindOfOperandsMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="22MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// Returns true if the output of<span class="command"> \p</span> <span class="arg">MI</span> must be stored on a FPR register.</i></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::hasFPConstraints' data-ref="_ZNK4llvm23AArch64RegisterBankInfo16hasFPConstraintsERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">hasFPConstraints</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="24MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="24MRI">MRI</dfn>,</td></tr>
<tr><th id="118">118</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="25TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="25TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i class="doc">/// Returns true if the source registers of<span class="command"> \p</span> <span class="arg">MI</span> must all be FPRs.</i></td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyUsesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo10onlyUsesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyUsesFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="27MRI">MRI</dfn>,</td></tr>
<tr><th id="122">122</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="28TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc">/// Returns true if the destination register of<span class="command"> \p</span> <span class="arg">MI</span> must be a FPR.</i></td></tr>
<tr><th id="125">125</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::onlyDefinesFP' data-ref="_ZNK4llvm23AArch64RegisterBankInfo13onlyDefinesFPERKNS_12MachineInstrERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">onlyDefinesFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="29MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="30MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="30MRI">MRI</dfn>,</td></tr>
<tr><th id="126">126</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="31TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>public</b>:</td></tr>
<tr><th id="129">129</th><td>  <dfn class="decl" id="_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo' data-ref="_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE">AArch64RegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="32TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="32TRI">TRI</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AArch64RegisterBankInfo::copyCost' data-ref="_ZNK4llvm23AArch64RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="33A" title='A' data-type='const llvm::RegisterBank &amp;' data-ref="33A">A</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="34B" title='B' data-type='const llvm::RegisterBank &amp;' data-ref="34B">B</dfn>,</td></tr>
<tr><th id="132">132</th><td>                    <em>unsigned</em> <dfn class="local col5 decl" id="35Size" title='Size' data-type='unsigned int' data-ref="35Size">Size</dfn>) <em>const</em> override;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;</td></tr>
<tr><th id="135">135</th><td>  <dfn class="virtual decl" id="_ZNK4llvm23AArch64RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::AArch64RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm23AArch64RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="36RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="36RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="138">138</th><td>  <dfn class="virtual decl" id="_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="37MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="141">141</th><td>  <dfn class="virtual decl" id="_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::AArch64RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="38MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="142">142</th><td>};</td></tr>
<tr><th id="143">143</th><td>} <i>// End llvm namespace.</i></td></tr>
<tr><th id="144">144</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="145">145</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64InstructionSelector.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
