// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module down (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ntiles_V,
        cp_V_i,
        cp_V_o,
        cp_V_o_ap_vld,
        avail_V_i,
        avail_V_o,
        avail_V_o_ap_vld,
        side_V,
        pp_tile_V_address0,
        pp_tile_V_ce0,
        pp_tile_V_we0,
        pp_tile_V_d0,
        pp_tile_V_q0,
        pp_rot_V_address0,
        pp_rot_V_ce0,
        pp_rot_V_we0,
        pp_rot_V_d0,
        pp_rot_V_q0,
        tiles_V_address0,
        tiles_V_ce0,
        tiles_V_q0,
        colours_V_address0,
        colours_V_ce0,
        colours_V_q0,
        ap_return
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] ntiles_V;
input  [7:0] cp_V_i;
output  [7:0] cp_V_o;
output   cp_V_o_ap_vld;
input  [35:0] avail_V_i;
output  [35:0] avail_V_o;
output   avail_V_o_ap_vld;
input  [7:0] side_V;
output  [5:0] pp_tile_V_address0;
output   pp_tile_V_ce0;
output   pp_tile_V_we0;
output  [7:0] pp_tile_V_d0;
input  [7:0] pp_tile_V_q0;
output  [5:0] pp_rot_V_address0;
output   pp_rot_V_ce0;
output   pp_rot_V_we0;
output  [1:0] pp_rot_V_d0;
input  [1:0] pp_rot_V_q0;
output  [7:0] tiles_V_address0;
output   tiles_V_ce0;
input  [3:0] tiles_V_q0;
output  [3:0] colours_V_address0;
output   colours_V_ce0;
input  [35:0] colours_V_q0;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] cp_V_o;
reg cp_V_o_ap_vld;
reg[35:0] avail_V_o;
reg avail_V_o_ap_vld;
reg[5:0] pp_tile_V_address0;
reg pp_tile_V_ce0;
reg pp_tile_V_we0;
reg[5:0] pp_rot_V_address0;
reg pp_rot_V_ce0;
reg pp_rot_V_we0;
reg[7:0] tiles_V_address0;
reg tiles_V_ce0;
reg[3:0] colours_V_address0;
reg colours_V_ce0;
reg[0:0] ap_return;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [7:0] t_V_reg_425;
wire   [8:0] tmp_cast_25_fu_211_p1;
wire   [0:0] tmp_7_fu_215_p2;
reg   [0:0] tmp_7_reg_435;
wire   [7:0] p_4_fu_221_p2;
reg   [7:0] p_4_reg_439;
reg   [35:0] possible_V_reg_445;
wire   [0:0] tmp_i_fu_237_p2;
reg   [0:0] tmp_i_reg_451;
wire   [8:0] tmp_40_tr_i_fu_243_p1;
wire   [0:0] tmp_i_26_fu_271_p2;
reg   [0:0] tmp_i_26_reg_466;
reg   [0:0] tmp_36_reg_495;
wire   [35:0] agg_result_V_i2_fu_349_p3;
reg   [35:0] agg_result_V_i2_reg_520;
wire   [35:0] tmp2_fu_356_p2;
reg   [35:0] tmp2_reg_525;
wire   [7:0] t_fu_366_p2;
reg   [35:0] agg_result_V_i_reg_147;
reg   [7:0] op2_assign_reg_161;
wire   [0:0] tmp_2_fu_392_p2;
wire   [0:0] tmp_9_fu_361_p2;
reg   [0:0] p_s_phi_fu_177_p6;
reg   [0:0] p_s_reg_173;
wire   [63:0] tmp_i_i_fu_277_p1;
wire   [63:0] tmp_30_fu_296_p1;
wire   [63:0] tmp_30_i_fu_301_p1;
wire   [63:0] tmp_i_i3_fu_319_p1;
wire   [63:0] tmp_32_fu_339_p1;
wire   [63:0] tmp_i7_fu_344_p1;
wire   [63:0] tmp_3_fu_398_p1;
wire   [35:0] tmp_4_fu_409_p2;
wire   [8:0] tmp_cast_fu_197_p1;
wire   [8:0] tmp_7_fu_215_p0;
wire   [8:0] op2_assign_4_fu_201_p2;
wire   [8:0] grp_fu_247_p0;
wire   [8:0] grp_fu_247_p1;
wire   [8:0] grp_fu_257_p0;
wire   [8:0] grp_fu_257_p1;
wire   [8:0] grp_fu_247_p2;
wire   [8:0] grp_fu_257_p2;
wire   [7:0] r_V_11_fu_263_p1;
wire   [7:0] r_V_12_fu_267_p1;
wire   [1:0] r_V_s_fu_282_p2;
wire   [9:0] tmp_fu_288_p3;
wire   [7:0] up_V_fu_306_p2;
wire   [1:0] r_V_2_fu_325_p2;
wire   [9:0] tmp_31_fu_331_p3;
wire   [35:0] tmp_s_fu_372_p1;
wire   [35:0] r_V_13_fu_376_p2;
wire   [35:0] tmp3_fu_382_p2;
wire   [35:0] r_V_fu_387_p2;
wire   [35:0] p_3_fu_403_p2;
reg    toplevel_sdiv_9s_9ns_9_12_U1_ap_start;
wire    grp_fu_247_ce;
reg    toplevel_sdiv_9s_9ns_9_12_U2_ap_start;
wire    grp_fu_257_ce;
reg   [0:0] ap_return_preg = 1'b0;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_bdd_374;
reg    ap_sig_bdd_149;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_st6_fsm_5 = 5'b101;
parameter    ap_ST_st7_fsm_6 = 5'b110;
parameter    ap_ST_st8_fsm_7 = 5'b111;
parameter    ap_ST_st9_fsm_8 = 5'b1000;
parameter    ap_ST_st10_fsm_9 = 5'b1001;
parameter    ap_ST_st11_fsm_10 = 5'b1010;
parameter    ap_ST_st12_fsm_11 = 5'b1011;
parameter    ap_ST_st13_fsm_12 = 5'b1100;
parameter    ap_ST_st14_fsm_13 = 5'b1101;
parameter    ap_ST_st15_fsm_14 = 5'b1110;
parameter    ap_ST_st16_fsm_15 = 5'b1111;
parameter    ap_ST_st17_fsm_16 = 5'b10000;
parameter    ap_ST_st18_fsm_17 = 5'b10001;
parameter    ap_ST_st19_fsm_18 = 5'b10010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv36_FFFFFFFFF = 36'b111111111111111111111111111111111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv36_1 = 36'b1;
parameter    ap_const_lv36_0 = 36'b000000000000000000000000000000000000;
parameter    ap_true = 1'b1;


toplevel_sdiv_9s_9ns_9_12 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
toplevel_sdiv_9s_9ns_9_12_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_sdiv_9s_9ns_9_12_U1_ap_start ),
    .din0( grp_fu_247_p0 ),
    .din1( grp_fu_247_p1 ),
    .ce( grp_fu_247_ce ),
    .dout( grp_fu_247_p2 )
);

toplevel_sdiv_9s_9ns_9_12 #(
    .ID( 2 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
toplevel_sdiv_9s_9ns_9_12_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( toplevel_sdiv_9s_9ns_9_12_U2_ap_start ),
    .din0( grp_fu_257_p0 ),
    .din1( grp_fu_257_p1 ),
    .ce( grp_fu_257_ce ),
    .dout( grp_fu_257_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_return_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_preg
    if (ap_rst == 1'b1) begin
        ap_return_preg <= ap_const_lv1_0;
    end else begin
        if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ((tmp_7_reg_435 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_2_fu_392_p2) | (ap_const_lv1_0 == tmp_9_fu_361_p2)))) begin
            ap_return_preg <= p_s_phi_fu_177_p6;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_fu_237_p2)) | ((ap_ST_st12_fsm_11 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_26_fu_271_p2)))) begin
        agg_result_V_i_reg_147 <= ap_const_lv36_FFFFFFFFF;
    end else if (((ap_ST_st15_fsm_14 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_i_reg_451) & ~(ap_const_lv1_0 == tmp_i_26_reg_466))) begin
        agg_result_V_i_reg_147 <= colours_V_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
        op2_assign_reg_161 <= t_fu_366_p2;
    end else if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        op2_assign_reg_161 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & (tmp_7_fu_215_p2 == ap_const_lv1_0)) | ((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_9_fu_361_p2)))) begin
        p_s_reg_173 <= ap_const_lv1_0;
    end else if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
        p_s_reg_173 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        agg_result_V_i2_reg_520 <= agg_result_V_i2_fu_349_p3;
        tmp2_reg_525 <= tmp2_fu_356_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0))) begin
        p_4_reg_439 <= p_4_fu_221_p2;
        possible_V_reg_445 <= avail_V_i;
        tmp_i_reg_451 <= tmp_i_fu_237_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        t_V_reg_425 <= cp_V_i;
        tmp_7_reg_435 <= tmp_7_fu_215_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        tmp_36_reg_495 <= up_V_fu_306_p2[ap_const_lv32_7];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st12_fsm_11 == ap_CS_fsm)) begin
        tmp_i_26_reg_466 <= tmp_i_26_fu_271_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st19_fsm_18 == ap_CS_fsm) & ((tmp_7_reg_435 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_2_fu_392_p2) | (ap_const_lv1_0 == tmp_9_fu_361_p2))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ((tmp_7_reg_435 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_2_fu_392_p2) | (ap_const_lv1_0 == tmp_9_fu_361_p2)))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_return assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2 or p_s_phi_fu_177_p6 or ap_return_preg)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ((tmp_7_reg_435 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_2_fu_392_p2) | (ap_const_lv1_0 == tmp_9_fu_361_p2)))) begin
        ap_return = p_s_phi_fu_177_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

/// avail_V_o assign process. ///
always @ (ap_CS_fsm or avail_V_i or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2 or tmp_4_fu_409_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
        avail_V_o = tmp_4_fu_409_p2;
    end else begin
        avail_V_o = avail_V_i;
    end
end

/// avail_V_o_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
        avail_V_o_ap_vld = ap_const_logic_1;
    end else begin
        avail_V_o_ap_vld = ap_const_logic_0;
    end
end

/// colours_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_30_i_fu_301_p1 or tmp_i7_fu_344_p1)
begin
    if ((ap_ST_st17_fsm_16 == ap_CS_fsm)) begin
        colours_V_address0 = tmp_i7_fu_344_p1;
    end else if ((ap_ST_st14_fsm_13 == ap_CS_fsm)) begin
        colours_V_address0 = tmp_30_i_fu_301_p1;
    end else begin
        colours_V_address0 = 'bx;
    end
end

/// colours_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st17_fsm_16 == ap_CS_fsm))) begin
        colours_V_ce0 = ap_const_logic_1;
    end else begin
        colours_V_ce0 = ap_const_logic_0;
    end
end

/// cp_V_o assign process. ///
always @ (ap_start or ap_CS_fsm or cp_V_i or tmp_7_fu_215_p2 or p_4_fu_221_p2)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0))) begin
        cp_V_o = p_4_fu_221_p2;
    end else begin
        cp_V_o = cp_V_i;
    end
end

/// cp_V_o_ap_vld assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_7_fu_215_p2)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0))) begin
        cp_V_o_ap_vld = ap_const_logic_1;
    end else begin
        cp_V_o_ap_vld = ap_const_logic_0;
    end
end

/// p_s_phi_fu_177_p6 assign process. ///
always @ (tmp_9_fu_361_p2 or p_s_reg_173 or ap_sig_bdd_374 or ap_sig_bdd_149)
begin
    if (ap_sig_bdd_149) begin
        if ((ap_const_lv1_0 == tmp_9_fu_361_p2)) begin
            p_s_phi_fu_177_p6 = ap_const_lv1_0;
        end else if (ap_sig_bdd_374) begin
            p_s_phi_fu_177_p6 = ap_const_lv1_1;
        end else begin
            p_s_phi_fu_177_p6 = p_s_reg_173;
        end
    end else begin
        p_s_phi_fu_177_p6 = p_s_reg_173;
    end
end

/// pp_rot_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_i_i_fu_277_p1 or tmp_i_i3_fu_319_p1 or tmp_3_fu_398_p1)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_3_fu_398_p1;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i_i3_fu_319_p1;
    end else if ((ap_ST_st12_fsm_11 == ap_CS_fsm)) begin
        pp_rot_V_address0 = tmp_i_i_fu_277_p1;
    end else begin
        pp_rot_V_address0 = 'bx;
    end
end

/// pp_rot_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm))) begin
        pp_rot_V_ce0 = ap_const_logic_1;
    end else begin
        pp_rot_V_ce0 = ap_const_logic_0;
    end
end

/// pp_rot_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
        pp_rot_V_we0 = ap_const_logic_1;
    end else begin
        pp_rot_V_we0 = ap_const_logic_0;
    end
end

/// pp_tile_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_i_i_fu_277_p1 or tmp_i_i3_fu_319_p1 or tmp_3_fu_398_p1)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_3_fu_398_p1;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i_i3_fu_319_p1;
    end else if ((ap_ST_st12_fsm_11 == ap_CS_fsm)) begin
        pp_tile_V_address0 = tmp_i_i_fu_277_p1;
    end else begin
        pp_tile_V_address0 = 'bx;
    end
end

/// pp_tile_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st12_fsm_11 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm))) begin
        pp_tile_V_ce0 = ap_const_logic_1;
    end else begin
        pp_tile_V_ce0 = ap_const_logic_0;
    end
end

/// pp_tile_V_we0 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_435 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
        pp_tile_V_we0 = ap_const_logic_1;
    end else begin
        pp_tile_V_we0 = ap_const_logic_0;
    end
end

/// tiles_V_address0 assign process. ///
always @ (ap_CS_fsm or tmp_30_fu_296_p1 or tmp_32_fu_339_p1)
begin
    if ((ap_ST_st16_fsm_15 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_32_fu_339_p1;
    end else if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        tiles_V_address0 = tmp_30_fu_296_p1;
    end else begin
        tiles_V_address0 = 'bx;
    end
end

/// tiles_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm))) begin
        tiles_V_ce0 = ap_const_logic_1;
    end else begin
        tiles_V_ce0 = ap_const_logic_0;
    end
end

/// toplevel_sdiv_9s_9ns_9_12_U1_ap_start assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_7_fu_215_p2 or tmp_i_fu_237_p2)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_fu_237_p2))) begin
        toplevel_sdiv_9s_9ns_9_12_U1_ap_start = ap_const_logic_1;
    end else begin
        toplevel_sdiv_9s_9ns_9_12_U1_ap_start = ap_const_logic_0;
    end
end

/// toplevel_sdiv_9s_9ns_9_12_U2_ap_start assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_7_fu_215_p2 or tmp_i_fu_237_p2)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_fu_237_p2))) begin
        toplevel_sdiv_9s_9ns_9_12_U2_ap_start = ap_const_logic_1;
    end else begin
        toplevel_sdiv_9s_9ns_9_12_U2_ap_start = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_7_fu_215_p2 or tmp_7_reg_435 or tmp_i_fu_237_p2 or tmp_i_26_fu_271_p2 or tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if ((~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i_fu_237_p2))) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else if ((~(ap_start == ap_const_logic_0) & ~(tmp_7_fu_215_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_i_fu_237_p2))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_7_fu_215_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            if ((ap_const_lv1_0 == tmp_i_26_fu_271_p2)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            if (((tmp_7_reg_435 == ap_const_lv1_0) | (ap_const_lv1_0 == tmp_2_fu_392_p2) | (ap_const_lv1_0 == tmp_9_fu_361_p2))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign agg_result_V_i2_fu_349_p3 = ((tmp_36_reg_495)? ap_const_lv36_FFFFFFFFF: colours_V_q0);

/// ap_sig_bdd_149 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_435)
begin
    ap_sig_bdd_149 = ((ap_ST_st19_fsm_18 == ap_CS_fsm) & ~(tmp_7_reg_435 == ap_const_lv1_0));
end

/// ap_sig_bdd_374 assign process. ///
always @ (tmp_2_fu_392_p2 or tmp_9_fu_361_p2)
begin
    ap_sig_bdd_374 = ((ap_const_lv1_0 == tmp_2_fu_392_p2) & ~(ap_const_lv1_0 == tmp_9_fu_361_p2));
end
assign grp_fu_247_ce = ap_const_logic_1;
assign grp_fu_247_p0 = tmp_cast_25_fu_211_p1;
assign grp_fu_247_p1 = tmp_40_tr_i_fu_243_p1;
assign grp_fu_257_ce = ap_const_logic_1;
assign grp_fu_257_p0 = $signed(p_4_fu_221_p2);
assign grp_fu_257_p1 = tmp_40_tr_i_fu_243_p1;
assign op2_assign_4_fu_201_p2 = (tmp_cast_fu_197_p1 + ap_const_lv9_1FF);
assign p_3_fu_403_p2 = (r_V_13_fu_376_p2 ^ ap_const_lv36_FFFFFFFFF);
assign p_4_fu_221_p2 = (cp_V_i + ap_const_lv8_1);
assign pp_rot_V_d0 = ap_const_lv2_0;
assign pp_tile_V_d0 = op2_assign_reg_161;
assign r_V_11_fu_263_p1 = grp_fu_247_p2[7:0];
assign r_V_12_fu_267_p1 = grp_fu_257_p2[7:0];
assign r_V_13_fu_376_p2 = ap_const_lv36_1 << tmp_s_fu_372_p1;
assign r_V_2_fu_325_p2 = (pp_rot_V_q0 ^ ap_const_lv2_2);
assign r_V_fu_387_p2 = (tmp3_fu_382_p2 & tmp2_reg_525);
assign r_V_s_fu_282_p2 = (pp_rot_V_q0 + ap_const_lv2_1);
assign t_fu_366_p2 = (op2_assign_reg_161 + ap_const_lv8_1);
assign tmp2_fu_356_p2 = (agg_result_V_i_reg_147 & possible_V_reg_445);
assign tmp3_fu_382_p2 = (agg_result_V_i2_reg_520 & r_V_13_fu_376_p2);
assign tmp_2_fu_392_p2 = (r_V_fu_387_p2 == ap_const_lv36_0? 1'b1: 1'b0);
assign tmp_30_fu_296_p1 = $unsigned(tmp_fu_288_p3);
assign tmp_30_i_fu_301_p1 = $unsigned(tiles_V_q0);
assign tmp_31_fu_331_p3 = {{pp_tile_V_q0}, {r_V_2_fu_325_p2}};
assign tmp_32_fu_339_p1 = $unsigned(tmp_31_fu_331_p3);
assign tmp_3_fu_398_p1 = $signed(p_4_reg_439);
assign tmp_40_tr_i_fu_243_p1 = $unsigned(side_V);
assign tmp_4_fu_409_p2 = (possible_V_reg_445 & p_3_fu_403_p2);
assign tmp_7_fu_215_p0 = tmp_cast_25_fu_211_p1;
assign tmp_7_fu_215_p2 = (tmp_7_fu_215_p0 < op2_assign_4_fu_201_p2? 1'b1: 1'b0);
assign tmp_9_fu_361_p2 = (op2_assign_reg_161 < ntiles_V? 1'b1: 1'b0);
assign tmp_cast_25_fu_211_p1 = $signed(cp_V_i);
assign tmp_cast_fu_197_p1 = $unsigned(ntiles_V);
assign tmp_fu_288_p3 = {{pp_tile_V_q0}, {r_V_s_fu_282_p2}};
assign tmp_i7_fu_344_p1 = $unsigned(tiles_V_q0);
assign tmp_i_26_fu_271_p2 = (r_V_11_fu_263_p1 == r_V_12_fu_267_p1? 1'b1: 1'b0);
assign tmp_i_fu_237_p2 = (p_4_fu_221_p2 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_i_i3_fu_319_p1 = $unsigned(up_V_fu_306_p2);
assign tmp_i_i_fu_277_p1 = $unsigned(t_V_reg_425);
assign tmp_s_fu_372_p1 = $unsigned(op2_assign_reg_161);
assign up_V_fu_306_p2 = (p_4_reg_439 - side_V);


endmodule //down

