<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFD_RV32IInstr.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RV32IMACFD_RV32IInstr.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h_source.html">RV32IMACFDFuncs.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RV32IMACFD_RV32IInstr.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RV32IMACFD__RV32IInstr_8cpp__incl.png" border="0" usemap="#_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32IInstr_8cpp" alt=""/></div>
<map name="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32IInstr_8cpp" id="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__RV32IInstr_8cpp">
<area shape="rect" title=" " alt="" coords="2366,5,2669,61"/>
<area shape="rect" href="RV32IMACFDArch_8h.html" title=" " alt="" coords="1733,109,1883,136"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html" title=" " alt="" coords="2648,259,2805,285"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1745,184,1871,211"/>
<area shape="rect" title=" " alt="" coords="2601,647,2652,673"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="277,341,416,367"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="920,423,1085,449"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="3031,341,3151,367"/>
<area shape="rect" href="RV32IMACFDGDBCore_8h.html" title=" " alt="" coords="1249,259,1428,285"/>
<area shape="rect" title=" " alt="" coords="1787,572,1829,599"/>
<area shape="rect" title=" " alt="" coords="1044,647,1103,673"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1325,423,1451,449"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="1282,333,1451,375"/>
<area shape="rect" title=" " alt="" coords="2766,423,2879,449"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="1899,341,2008,367"/>
<area shape="rect" title=" " alt="" coords="2042,423,2177,449"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1605,341,1755,367"/>
<area shape="rect" title=" " alt="" coords="2527,341,2689,367"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection...." alt="" coords="2083,259,2216,285"/>
<area shape="rect" title=" " alt="" coords="905,572,948,599"/>
<area shape="rect" title=" " alt="" coords="818,572,881,599"/>
<area shape="rect" title=" " alt="" coords="719,572,793,599"/>
<area shape="rect" title=" " alt="" coords="2037,647,2117,673"/>
<area shape="rect" title=" " alt="" coords="1111,572,1233,599"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="1381,497,1480,524"/>
<area shape="rect" title=" " alt="" coords="1309,572,1395,599"/>
<area shape="rect" title=" " alt="" coords="972,572,1036,599"/>
<area shape="rect" title=" " alt="" coords="1420,572,1479,599"/>
<area shape="rect" title=" " alt="" coords="1503,572,1579,599"/>
<area shape="rect" href="config_8h.html" title="contains defines to configure ETISS. this file is generated from config.h.in and may not be modified ..." alt="" coords="1603,572,1711,599"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="1854,572,1989,599"/>
<area shape="rect" title=" " alt="" coords="23,423,89,449"/>
<area shape="rect" title=" " alt="" coords="113,423,180,449"/>
<area shape="rect" title=" " alt="" coords="204,423,279,449"/>
<area shape="rect" title=" " alt="" coords="303,423,390,449"/>
<area shape="rect" title=" " alt="" coords="1483,423,1642,449"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="649,423,799,449"/>
<area shape="rect" title=" " alt="" coords="1161,423,1231,449"/>
<area shape="rect" title=" " alt="" coords="2313,647,2391,673"/>
<area shape="rect" href="Fault_8h.html" title="contains the fault container class that stores triggers and actions for fault injection" alt="" coords="567,497,702,524"/>
<area shape="rect" title=" " alt="" coords="726,497,799,524"/>
<area shape="rect" title=" " alt="" coords="474,572,561,599"/>
<area shape="rect" title=" " alt="" coords="585,572,644,599"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="2271,423,2393,449"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="2093,497,2294,524"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="2279,341,2401,367"/>
<area shape="rect" href="PTEFormat_8h.html" title=" " alt="" coords="2267,572,2437,599"/>
<area shape="rect" href="PTEFormatBuilder_8h.html" title=" " alt="" coords="2370,497,2585,524"/>
<area shape="rect" title=" " alt="" coords="2987,423,3053,449"/>
<area shape="rect" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="2764,341,3007,367"/>
</map>
</div>
</div>
<p><a href="RV32IMACFD__RV32IInstr_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">ETISS_ARCH_STATIC_FN_ONLY</a></td></tr>
<tr class="memdesc:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generated on Mon, 09 May 2022 21:04:41 +0200.  <a href="RV32IMACFD__RV32IInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">More...</a><br /></td></tr>
<tr class="separator:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac1b02cb60fb1f741e0981900ece1a10a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ac1b02cb60fb1f741e0981900ece1a10a">lui_rd_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lui&quot;,(uint32_t) 0x000037,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LUI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(imm))+&quot;;\n&quot;;} partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;lui&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ac1b02cb60fb1f741e0981900ece1a10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a5f729618ad559820907c69b532bce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a74a5f729618ad559820907c69b532bce">auipc_rd_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;auipc&quot;,(uint32_t) 0x000017,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//AUIPC\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(ic.current_address_+(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(imm))+&quot;;\n&quot;;} partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;auipc&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a74a5f729618ad559820907c69b532bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ed7f3e027ce75ea55633d4390f541b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a00ed7f3e027ce75ea55633d4390f541b">jal_rd_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;jal&quot;,(uint32_t) 0x00006f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);imm+=R_imm_20.read(ba)&lt;&lt; 20;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//JAL\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { <a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;} partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((imm)&lt;&lt;(11)) &gt;&gt;(11)))+&quot;;\n&quot;;} partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);imm+=R_imm_20.read(ba)&lt;&lt; 20;std::stringstream ss;ss&lt;&lt; &quot;jal&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a00ed7f3e027ce75ea55633d4390f541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4cd71ce0a52b228d55302e6e591cf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#aaf4cd71ce0a52b228d55302e6e591cf8">jalr_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;jalr&quot;,(uint32_t) 0x000067,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//JALR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 new_pc = (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;) &amp; -2U;\n&quot;;partInit.code()+=&quot;if (new_pc % 2U) {\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot; else {\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;} partInit.code()+=&quot;cpu-&gt;instructionPointer = new_pc &amp; -2U;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;jalr&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aaf4cd71ce0a52b228d55302e6e591cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d1e498a7390f77f2a4044694c089a8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#af0d1e498a7390f77f2a4044694c089a8">beq_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;beq&quot;,(uint32_t) 0x000063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BEQ\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] == *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;beq&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:af0d1e498a7390f77f2a4044694c089a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73511c526d3c26e0ff500b1b0f1c5ccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a73511c526d3c26e0ff500b1b0f1c5ccc">bne_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bne&quot;,(uint32_t) 0x001063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BNE\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] != *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;bne&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a73511c526d3c26e0ff500b1b0f1c5ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95d5fd648d82781f1a5368ab0797271"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#aa95d5fd648d82781f1a5368ab0797271">blt_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;blt&quot;,(uint32_t) 0x004063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BLT\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;blt&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aa95d5fd648d82781f1a5368ab0797271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0356c7ba52ea5d6e7b544bfbc7cea95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ae0356c7ba52ea5d6e7b544bfbc7cea95">bge_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bge&quot;,(uint32_t) 0x005063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BGE\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &gt;= (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;bge&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ae0356c7ba52ea5d6e7b544bfbc7cea95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e15edf2981a463f25c6c5fada01cad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a79e15edf2981a463f25c6c5fada01cad">bltu_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bltu&quot;,(uint32_t) 0x006063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BLTU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt; *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;bltu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a79e15edf2981a463f25c6c5fada01cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae833dbe144ad2b3a2545e8f037043f01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ae833dbe144ad2b3a2545e8f037043f01">bgeu_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bgeu&quot;,(uint32_t) 0x007063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BGEU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &gt;= *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12;std::stringstream ss;ss&lt;&lt; &quot;bgeu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ae833dbe144ad2b3a2545e8f037043f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0051b3632d3bffc186064e8d9212c2aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a0051b3632d3bffc186064e8d9212c2aa">lb_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lb&quot;,(uint32_t) 0x000003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LB\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint8 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 1);\n&quot;;partInit.code()+=&quot;etiss_int8 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;lb&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0051b3632d3bffc186064e8d9212c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b366378f7ba458bcd7c817228895fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a76b366378f7ba458bcd7c817228895fc">lh_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lh&quot;,(uint32_t) 0x001003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LH\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint16 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 2);\n&quot;;partInit.code()+=&quot;etiss_int16 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;lh&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a76b366378f7ba458bcd7c817228895fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1abc522c0019f506a7aea1825efbad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a0a1abc522c0019f506a7aea1825efbad">lw_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lw&quot;,(uint32_t) 0x002003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LW\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;etiss_int32 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;lw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0a1abc522c0019f506a7aea1825efbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd186ae34071b6bdc078056c286984d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#aafd186ae34071b6bdc078056c286984d">lbu_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lbu&quot;,(uint32_t) 0x004003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LBU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint8 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 1);\n&quot;;partInit.code()+=&quot;etiss_uint8 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_uint32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;lbu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aafd186ae34071b6bdc078056c286984d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b766cda768359f318878570c7cf80c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a3b766cda768359f318878570c7cf80c2">lhu_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lhu&quot;,(uint32_t) 0x005003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LHU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint16 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 2);\n&quot;;partInit.code()+=&quot;etiss_uint16 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_uint32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;lhu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a3b766cda768359f318878570c7cf80c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfd2a8501a6421c9ee5c231385e4fed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a8dfd2a8501a6421c9ee5c231385e4fed">sb_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sb&quot;,(uint32_t) 0x000023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SB\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 store_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint8 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, store_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 1);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;sb&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a8dfd2a8501a6421c9ee5c231385e4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403d2b1a6da37093f417367e1f219659"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a403d2b1a6da37093f417367e1f219659">sh_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sh&quot;,(uint32_t) 0x001023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SH\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 store_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint16 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, store_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 2);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;sh&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a403d2b1a6da37093f417367e1f219659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d7980c9c8d7e39199d3753a3fb2905"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a61d7980c9c8d7e39199d3753a3fb2905">sw_imm_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sw&quot;,(uint32_t) 0x002023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SW\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 store_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, store_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;std::stringstream ss;ss&lt;&lt; &quot;sw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a61d7980c9c8d7e39199d3753a3fb2905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac4cc2b99f395cc417565ec26f42aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#aeac4cc2b99f395cc417565ec26f42aa4">addi_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;addi&quot;,(uint32_t) 0x000013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ADDI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;addi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:aeac4cc2b99f395cc417565ec26f42aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645d6e2e86ad1fa79d8bbb7b3bb7b44a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a645d6e2e86ad1fa79d8bbb7b3bb7b44a">slti_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;slti&quot;,(uint32_t) 0x002013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLTI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;)) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;slti&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a645d6e2e86ad1fa79d8bbb7b3bb7b44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16410de7d47a41b1f56693758aff6924"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a16410de7d47a41b1f56693758aff6924">sltiu_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sltiu&quot;,(uint32_t) 0x003013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLTIU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt; &quot;+std::to_string((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))))+&quot;)) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;sltiu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a16410de7d47a41b1f56693758aff6924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22602f3eb53eed21c8c768a9b69c6273"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a22602f3eb53eed21c8c768a9b69c6273">xori_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;xori&quot;,(uint32_t) 0x004013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//XORI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] ^ &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;xori&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a22602f3eb53eed21c8c768a9b69c6273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3397de02ba408407e96dca912e4a46"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#add3397de02ba408407e96dca912e4a46">ori_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;ori&quot;,(uint32_t) 0x006013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ORI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] | &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;ori&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:add3397de02ba408407e96dca912e4a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8c4ae202880ac4cb0465bf27c0eb9d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a0e8c4ae202880ac4cb0465bf27c0eb9d">andi_rd_rs1_imm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;andi&quot;,(uint32_t) 0x007013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ANDI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &amp; &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;andi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a0e8c4ae202880ac4cb0465bf27c0eb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cc3135e997e7e598a1e2ec8a687b2a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a19cc3135e997e7e598a1e2ec8a687b2a">slli_rd_rs1_shamt</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;slli&quot;,(uint32_t) 0x001013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLLI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt;&lt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;slli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | shamt=&quot;+std::to_string(shamt)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a19cc3135e997e7e598a1e2ec8a687b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af934096d5030c21d8af8bbe631f2bf7e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#af934096d5030c21d8af8bbe631f2bf7e">srli_rd_rs1_shamt</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;srli&quot;,(uint32_t) 0x005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRLI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;srli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | shamt=&quot;+std::to_string(shamt)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:af934096d5030c21d8af8bbe631f2bf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfecdd341366748065d2d293f031ade"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#accfecdd341366748065d2d293f031ade">srai_rd_rs1_shamt</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;srai&quot;,(uint32_t) 0x40005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRAI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;srai&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | shamt=&quot;+std::to_string(shamt)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:accfecdd341366748065d2d293f031ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e19f4c2037dd59f68a067a633b8756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#af2e19f4c2037dd59f68a067a633b8756">add_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;add&quot;,(uint32_t) 0x000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ADD\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;add&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:af2e19f4c2037dd59f68a067a633b8756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b057722d38ad2f1fdc4569ead7f43a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ab8b057722d38ad2f1fdc4569ead7f43a">sub_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sub&quot;,(uint32_t) 0x40000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SUB\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] - *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;sub&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ab8b057722d38ad2f1fdc4569ead7f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887babe6a87b0406744a6d3ba0b7ac4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a887babe6a87b0406744a6d3ba0b7ac4a">sll_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sll&quot;,(uint32_t) 0x001033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLL\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt;&lt; (*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;] &amp; 31U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;sll&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a887babe6a87b0406744a6d3ba0b7ac4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177e3865903ce6a1b9721b6b1f7180c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a177e3865903ce6a1b9721b6b1f7180c4">slt_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;slt&quot;,(uint32_t) 0x002033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLT\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;slt&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a177e3865903ce6a1b9721b6b1f7180c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48a62744d2d5b976334737ba18cc02c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ab48a62744d2d5b976334737ba18cc02c">sltu_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sltu&quot;,(uint32_t) 0x003033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLTU\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((etiss_uint32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; (etiss_uint32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;sltu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ab48a62744d2d5b976334737ba18cc02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ad36ec67a385888104990071a490d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a26ad36ec67a385888104990071a490d6">xor_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;xor&quot;,(uint32_t) 0x004033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//XOR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] ^ *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;xor&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a26ad36ec67a385888104990071a490d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15d6565f8d706065b5fba23524bff4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ab15d6565f8d706065b5fba23524bff4b">srl_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;srl&quot;,(uint32_t) 0x005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRL\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &gt;&gt; (*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;] &amp; 31U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;srl&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ab15d6565f8d706065b5fba23524bff4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884d1b74dbe5d7a2d84ea76e0759eac4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a884d1b74dbe5d7a2d84ea76e0759eac4">sra_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sra&quot;,(uint32_t) 0x40005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRA\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &gt;&gt; (*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;] &amp; 31U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;sra&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a884d1b74dbe5d7a2d84ea76e0759eac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa552583827680246f360cbaee12023"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a4fa552583827680246f360cbaee12023">or_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;or&quot;,(uint32_t) 0x006033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//OR\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] | *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;or&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a4fa552583827680246f360cbaee12023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5127271dadb0625fd073a8a01b4b49f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ac5127271dadb0625fd073a8a01b4b49f">and_rd_rs1_rs2</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;and&quot;,(uint32_t) 0x007033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//AND\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &amp; *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;and&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ac5127271dadb0625fd073a8a01b4b49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec8f0868efab5344dbf6c57cc324b4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a6ec8f0868efab5344dbf6c57cc324b4a">fence_rd_rs1_succ_pred_fm</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fence&quot;,(uint32_t) 0x00000f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);succ+=R_succ_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);pred+=R_pred_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> fm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_fm_0(31, 28);fm+=R_fm_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FENCE\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FENCE[&quot;+std::to_string(0)+&quot;] = &quot;+std::to_string(pred&lt;&lt; 4U|succ)+&quot;;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);succ+=R_succ_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);pred+=R_pred_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> fm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_fm_0(31, 28);fm+=R_fm_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;fence&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | succ=&quot;+std::to_string(succ)+&quot; | pred=&quot;+std::to_string(pred)+&quot; | fm=&quot;+std::to_string(fm)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a6ec8f0868efab5344dbf6c57cc324b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91aef4c38c461231f94da24d6382cfb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a91aef4c38c461231f94da24d6382cfb3">ecall_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;ecall&quot;,(uint32_t) 0x000073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ECALL\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_SYSCALL;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;ecall&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a91aef4c38c461231f94da24d6382cfb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f69552fa8c7d5f2518ef4de9cfa963"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a84f69552fa8c7d5f2518ef4de9cfa963">ebreak_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;ebreak&quot;,(uint32_t) 0x100073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//EBREAK\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_CPUFINISHED;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;ebreak&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a84f69552fa8c7d5f2518ef4de9cfa963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac127a84e0306a0a913fb1b3b00e8175d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#ac127a84e0306a0a913fb1b3b00e8175d">wfi_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;wfi&quot;,(uint32_t) 0x10500073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//WFI\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_CPUFINISHED;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;wfi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:ac127a84e0306a0a913fb1b3b00e8175d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064888c6b74681b76dcc1571818528f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__RV32IInstr_8cpp.html#a064888c6b74681b76dcc1571818528f2">dret_</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;dret&quot;,(uint32_t) 0x7b200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//DRET\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;PRIV &lt; 4U) {\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot; else {\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;DPC;\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;PRIV = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;PRIV &amp; 3U) &amp; 0x7;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss;ss&lt;&lt; &quot;dret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a064888c6b74681b76dcc1571818528f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6ef25a5438ef06eb72dc1bacfe9b1296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef25a5438ef06eb72dc1bacfe9b1296">&#9670;&nbsp;</a></span>ETISS_ARCH_STATIC_FN_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETISS_ARCH_STATIC_FN_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generated on Mon, 09 May 2022 21:04:41 +0200. </p>
<p>This file contains the instruction behavior models of the RV32I instruction set for the <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> core architecture. </p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFD__RV32IInstr_8cpp_source.html#l00010">10</a> of file <a class="el" href="RV32IMACFD__RV32IInstr_8cpp_source.html">RV32IMACFD_RV32IInstr.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af2e19f4c2037dd59f68a067a633b8756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e19f4c2037dd59f68a067a633b8756">&#9670;&nbsp;</a></span>add_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> add_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;add&quot;,(uint32_t) 0x000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ADD\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;add&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aeac4cc2b99f395cc417565ec26f42aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeac4cc2b99f395cc417565ec26f42aa4">&#9670;&nbsp;</a></span>addi_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> addi_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;addi&quot;,(uint32_t) 0x000013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ADDI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;addi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5127271dadb0625fd073a8a01b4b49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5127271dadb0625fd073a8a01b4b49f">&#9670;&nbsp;</a></span>and_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> and_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;and&quot;,(uint32_t) 0x007033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//AND\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &amp; *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;and&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e8c4ae202880ac4cb0465bf27c0eb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8c4ae202880ac4cb0465bf27c0eb9d">&#9670;&nbsp;</a></span>andi_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> andi_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;andi&quot;,(uint32_t) 0x007013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ANDI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &amp; &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;andi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a74a5f729618ad559820907c69b532bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a5f729618ad559820907c69b532bce">&#9670;&nbsp;</a></span>auipc_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> auipc_rd_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;auipc&quot;,(uint32_t) 0x000017,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//AUIPC\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(ic.current_address_+(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(imm))+&quot;;\n&quot;;} partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;auipc&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af0d1e498a7390f77f2a4044694c089a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d1e498a7390f77f2a4044694c089a8">&#9670;&nbsp;</a></span>beq_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> beq_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;beq&quot;,(uint32_t) 0x000063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BEQ\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] == *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;beq&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0356c7ba52ea5d6e7b544bfbc7cea95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0356c7ba52ea5d6e7b544bfbc7cea95">&#9670;&nbsp;</a></span>bge_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bge_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bge&quot;,(uint32_t) 0x005063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BGE\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &gt;= (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;bge&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae833dbe144ad2b3a2545e8f037043f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae833dbe144ad2b3a2545e8f037043f01">&#9670;&nbsp;</a></span>bgeu_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bgeu_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bgeu&quot;,(uint32_t) 0x007063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BGEU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &gt;= *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;bgeu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa95d5fd648d82781f1a5368ab0797271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95d5fd648d82781f1a5368ab0797271">&#9670;&nbsp;</a></span>blt_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> blt_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;blt&quot;,(uint32_t) 0x004063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BLT\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;blt&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e15edf2981a463f25c6c5fada01cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e15edf2981a463f25c6c5fada01cad">&#9670;&nbsp;</a></span>bltu_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bltu_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bltu&quot;,(uint32_t) 0x006063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BLTU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt; *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;bltu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a73511c526d3c26e0ff500b1b0f1c5ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73511c526d3c26e0ff500b1b0f1c5ccc">&#9670;&nbsp;</a></span>bne_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bne_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;bne&quot;,(uint32_t) 0x001063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//BNE\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] != *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]) {\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(3)) &gt;&gt;(3)))+&quot;;\n&quot;;} partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception | cpu-&gt;instructionPointer != &quot;+std::to_string(ic.current_address_+4)+&quot;) return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);imm+=R_imm_1.read(ba)&lt;&lt; 1;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;bne&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a064888c6b74681b76dcc1571818528f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064888c6b74681b76dcc1571818528f2">&#9670;&nbsp;</a></span>dret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> dret_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;dret&quot;,(uint32_t) 0x7b200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//DRET\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;if (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;PRIV &lt; 4U) {\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot; else {\n&quot;;partInit.code()+=&quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;DPC;\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;PRIV = (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;PRIV &amp; 3U) &amp; 0x7;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;dret&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a84f69552fa8c7d5f2518ef4de9cfa963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f69552fa8c7d5f2518ef4de9cfa963">&#9670;&nbsp;</a></span>ebreak_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ebreak_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;ebreak&quot;,(uint32_t) 0x100073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//EBREAK\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_CPUFINISHED;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;ebreak&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a91aef4c38c461231f94da24d6382cfb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91aef4c38c461231f94da24d6382cfb3">&#9670;&nbsp;</a></span>ecall_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ecall_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;ecall&quot;,(uint32_t) 0x000073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ECALL\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_SYSCALL;\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;ecall&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ec8f0868efab5344dbf6c57cc324b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec8f0868efab5344dbf6c57cc324b4a">&#9670;&nbsp;</a></span>fence_rd_rs1_succ_pred_fm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fence_rd_rs1_succ_pred_fm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;fence&quot;,(uint32_t) 0x00000f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);succ+=R_succ_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);pred+=R_pred_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> fm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_fm_0(31, 28);fm+=R_fm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//FENCE\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;FENCE[&quot;+std::to_string(0)+&quot;] = &quot;+std::to_string(pred&lt;&lt; 4U|succ)+&quot;;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);succ+=R_succ_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);pred+=R_pred_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> fm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_fm_0(31, 28);fm+=R_fm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;fence&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | succ=&quot;+std::to_string(succ)+&quot; | pred=&quot;+std::to_string(pred)+&quot; | fm=&quot;+std::to_string(fm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a00ed7f3e027ce75ea55633d4390f541b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ed7f3e027ce75ea55633d4390f541b">&#9670;&nbsp;</a></span>jal_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> jal_rd_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;jal&quot;,(uint32_t) 0x00006f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);imm+=R_imm_20.read(ba)&lt;&lt; 20; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//JAL\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if(imm % 2U) { partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;} else { <a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;} partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((imm)&lt;&lt;(11)) &gt;&gt;(11)))+&quot;;\n&quot;;} partInit.code()+=&quot;return exception;\n&quot;; partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);imm+=R_imm_11.read(ba)&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);imm+=R_imm_1.read(ba)&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);imm+=R_imm_20.read(ba)&lt;&lt; 20; std::stringstream ss; ss&lt;&lt; &quot;jal&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf4cd71ce0a52b228d55302e6e591cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4cd71ce0a52b228d55302e6e591cf8">&#9670;&nbsp;</a></span>jalr_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> jalr_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;jalr&quot;,(uint32_t) 0x000067,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//JALR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 new_pc = (*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;) &amp; -2U;\n&quot;;partInit.code()+=&quot;if (new_pc % 2U) {\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot; else {\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;} partInit.code()+=&quot;cpu-&gt;instructionPointer = new_pc &amp; -2U;\n&quot;;partInit.code()+=&quot;}\n&quot;;partInit.code()+=&quot;return exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;jalr&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0051b3632d3bffc186064e8d9212c2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0051b3632d3bffc186064e8d9212c2aa">&#9670;&nbsp;</a></span>lb_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lb_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lb&quot;,(uint32_t) 0x000003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LB\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint8 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 1);\n&quot;;partInit.code()+=&quot;etiss_int8 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;lb&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aafd186ae34071b6bdc078056c286984d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd186ae34071b6bdc078056c286984d">&#9670;&nbsp;</a></span>lbu_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lbu_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lbu&quot;,(uint32_t) 0x004003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LBU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint8 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 1);\n&quot;;partInit.code()+=&quot;etiss_uint8 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_uint32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;lbu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b366378f7ba458bcd7c817228895fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b366378f7ba458bcd7c817228895fc">&#9670;&nbsp;</a></span>lh_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lh_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lh&quot;,(uint32_t) 0x001003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LH\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint16 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 2);\n&quot;;partInit.code()+=&quot;etiss_int16 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;lh&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b766cda768359f318878570c7cf80c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b766cda768359f318878570c7cf80c2">&#9670;&nbsp;</a></span>lhu_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lhu_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lhu&quot;,(uint32_t) 0x005003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LHU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint16 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 2);\n&quot;;partInit.code()+=&quot;etiss_uint16 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_uint32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;lhu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1b02cb60fb1f741e0981900ece1a10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b02cb60fb1f741e0981900ece1a10a">&#9670;&nbsp;</a></span>lui_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lui_rd_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lui&quot;,(uint32_t) 0x000037,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LUI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = &quot;+std::to_string((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(imm))+&quot;;\n&quot;;} partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);imm+=R_imm_12.read(ba)&lt;&lt; 12; std::stringstream ss; ss&lt;&lt; &quot;lui&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a1abc522c0019f506a7aea1825efbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1abc522c0019f506a7aea1825efbad">&#9670;&nbsp;</a></span>lw_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lw_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lw&quot;,(uint32_t) 0x002003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LW\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 load_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, load_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;etiss_int32 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(mem_val_0);\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;lw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fa552583827680246f360cbaee12023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa552583827680246f360cbaee12023">&#9670;&nbsp;</a></span>or_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> or_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;or&quot;,(uint32_t) 0x006033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//OR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] | *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;or&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="add3397de02ba408407e96dca912e4a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3397de02ba408407e96dca912e4a46">&#9670;&nbsp;</a></span>ori_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ori_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;ori&quot;,(uint32_t) 0x006013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//ORI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] | &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;ori&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dfd2a8501a6421c9ee5c231385e4fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfd2a8501a6421c9ee5c231385e4fed">&#9670;&nbsp;</a></span>sb_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sb_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sb&quot;,(uint32_t) 0x000023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SB\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 store_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint8 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, store_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 1);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;sb&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a403d2b1a6da37093f417367e1f219659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a403d2b1a6da37093f417367e1f219659">&#9670;&nbsp;</a></span>sh_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sh_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sh&quot;,(uint32_t) 0x001023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SH\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 store_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint16 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, store_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 2);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;sh&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a887babe6a87b0406744a6d3ba0b7ac4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887babe6a87b0406744a6d3ba0b7ac4a">&#9670;&nbsp;</a></span>sll_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sll_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sll&quot;,(uint32_t) 0x001033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLL\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt;&lt; (*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;] &amp; 31U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;sll&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a19cc3135e997e7e598a1e2ec8a687b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19cc3135e997e7e598a1e2ec8a687b2a">&#9670;&nbsp;</a></span>slli_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slli_rd_rs1_shamt(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;slli&quot;,(uint32_t) 0x001013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLLI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt;&lt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;slli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | shamt=&quot;+std::to_string(shamt)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a177e3865903ce6a1b9721b6b1f7180c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177e3865903ce6a1b9721b6b1f7180c4">&#9670;&nbsp;</a></span>slt_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slt_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;slt&quot;,(uint32_t) 0x002033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLT\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;slt&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a645d6e2e86ad1fa79d8bbb7b3bb7b44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a645d6e2e86ad1fa79d8bbb7b3bb7b44a">&#9670;&nbsp;</a></span>slti_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slti_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;slti&quot;,(uint32_t) 0x002013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLTI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (((etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;)) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;slti&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a16410de7d47a41b1f56693758aff6924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16410de7d47a41b1f56693758aff6924">&#9670;&nbsp;</a></span>sltiu_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sltiu_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sltiu&quot;,(uint32_t) 0x003013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLTIU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &lt; &quot;+std::to_string((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))))+&quot;)) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;sltiu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab48a62744d2d5b976334737ba18cc02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48a62744d2d5b976334737ba18cc02c">&#9670;&nbsp;</a></span>sltu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sltu_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sltu&quot;,(uint32_t) 0x003033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SLTU\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((etiss_uint32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &lt; (etiss_uint32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;])) ? (1U) : (0U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;sltu&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a884d1b74dbe5d7a2d84ea76e0759eac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884d1b74dbe5d7a2d84ea76e0759eac4">&#9670;&nbsp;</a></span>sra_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sra_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sra&quot;,(uint32_t) 0x40005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRA\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &gt;&gt; (*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;] &amp; 31U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;sra&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="accfecdd341366748065d2d293f031ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accfecdd341366748065d2d293f031ade">&#9670;&nbsp;</a></span>srai_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srai_rd_rs1_shamt(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;srai&quot;,(uint32_t) 0x40005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRAI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;]) &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;srai&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | shamt=&quot;+std::to_string(shamt)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab15d6565f8d706065b5fba23524bff4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15d6565f8d706065b5fba23524bff4b">&#9670;&nbsp;</a></span>srl_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srl_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;srl&quot;,(uint32_t) 0x005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRL\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &gt;&gt; (*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;] &amp; 31U);\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;srl&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af934096d5030c21d8af8bbe631f2bf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af934096d5030c21d8af8bbe631f2bf7e">&#9670;&nbsp;</a></span>srli_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srli_rd_rs1_shamt(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;srli&quot;,(uint32_t) 0x005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SRLI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] &gt;&gt; &quot;+std::to_string(shamt)+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);shamt+=R_shamt_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;srli&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | shamt=&quot;+std::to_string(shamt)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b057722d38ad2f1fdc4569ead7f43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b057722d38ad2f1fdc4569ead7f43a">&#9670;&nbsp;</a></span>sub_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sub_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sub&quot;,(uint32_t) 0x40000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SUB\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] - *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;sub&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d7980c9c8d7e39199d3753a3fb2905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d7980c9c8d7e39199d3753a3fb2905">&#9670;&nbsp;</a></span>sw_imm_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sw_imm_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;sw&quot;,(uint32_t) 0x002023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SW\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 store_address = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] + &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, store_address, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);imm+=R_imm_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);imm+=R_imm_5.read(ba)&lt;&lt; 5; std::stringstream ss; ss&lt;&lt; &quot;sw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [imm=&quot;+std::to_string(imm)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac127a84e0306a0a913fb1b3b00e8175d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac127a84e0306a0a913fb1b3b00e8175d">&#9670;&nbsp;</a></span>wfi_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> wfi_(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;wfi&quot;,(uint32_t) 0x10500073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//WFI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;exception = ETISS_RETURNCODE_CPUFINISHED;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { std::stringstream ss; ss&lt;&lt; &quot;wfi&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; []&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ad36ec67a385888104990071a490d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ad36ec67a385888104990071a490d6">&#9670;&nbsp;</a></span>xor_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> xor_rd_rs1_rs2(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;xor&quot;,(uint32_t) 0x004033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//XOR\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] ^ *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;];\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;xor&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a22602f3eb53eed21c8c768a9b69c6273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22602f3eb53eed21c8c768a9b69c6273">&#9670;&nbsp;</a></span>xori_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> xori_rd_rs1_imm(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;xori&quot;,(uint32_t) 0x004013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//XORI\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;if((<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32U) !=0U) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = *((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;] ^ &quot;+std::to_string(((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((imm)&lt;&lt;(4)) &gt;&gt;(4)))+&quot;;\n&quot;;} partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);imm+=R_imm_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;xori&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | imm=&quot;+std::to_string(imm)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:21 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
