// Programs
0;CONFIG0.RES0.SSM;SUPERSTATE_MACHINE;
1;CONFIG0.RES0.SVC;SERVICE;
2;CONFIG0.RES0.EM;EMERIGENCY;
3;CONFIG0.RES0.AP;AUTOPRODUCTION;
4;CONFIG0.RES0.MP;MANUALPRODUCTION;
5;CONFIG0.RES0.FAIL;FAILURE;
6;CONFIG0.RES0.WDTIMER;WATCHDOGTIMER;

// Variables
0;VAR;CONFIG0.CONTROLLER_OUTPUT;CONFIG0.CONTROLLER_OUTPUT;DWORD;
1;VAR;CONFIG0.WDT;CONFIG0.WDT;UINT;
2;VAR;CONFIG0.CURRENT_SUPERSTATE;CONFIG0.CURRENT_SUPERSTATE;INT;
3;VAR;CONFIG0.CURRENT_STATE;CONFIG0.CURRENT_STATE;INT;
4;VAR;CONFIG0.SENSOR_OUTPUT;CONFIG0.SENSOR_OUTPUT;DWORD;
5;VAR;CONFIG0.SSM_TRANSITIONS;CONFIG0.SSM_TRANSITIONS;DWORD;
6;VAR;CONFIG0.OUT_AP;CONFIG0.OUT_AP;BOOL;
7;VAR;CONFIG0.OUT_AM;CONFIG0.OUT_AM;BOOL;
8;VAR;CONFIG0.OUT_B;CONFIG0.OUT_B;BOOL;
9;VAR;CONFIG0.OUT_C;CONFIG0.OUT_C;BOOL;
10;VAR;CONFIG0.OUT_DP;CONFIG0.OUT_DP;BOOL;
11;VAR;CONFIG0.OUT_DM;CONFIG0.OUT_DM;BOOL;
12;VAR;CONFIG0.OUT_PREASURE_OFF;CONFIG0.OUT_PREASURE_OFF;BOOL;
13;FB;CONFIG0.RES0.SSM;CONFIG0.RES0.SSM;SUPERSTATE_MACHINE;
14;EXT;CONFIG0.RES0.SSM.SSM_TRANSITIONS;CONFIG0.RES0.SSM.SSM_TRANSITIONS;DWORD;
15;EXT;CONFIG0.RES0.SSM.CURRENT_SUPERSTATE;CONFIG0.RES0.SSM.CURRENT_SUPERSTATE;INT;
16;EXT;CONFIG0.RES0.SSM.WDT;CONFIG0.RES0.SSM.WDT;UINT;
17;VAR;CONFIG0.RES0.SSM.COL;CONFIG0.RES0.SSM.COL;INT;
18;VAR;CONFIG0.RES0.SSM.TMP1;CONFIG0.RES0.SSM.TMP1;WORD;
19;VAR;CONFIG0.RES0.SSM.TMP2;CONFIG0.RES0.SSM.TMP2;WORD;
20;VAR;CONFIG0.RES0.SSM.TMP3;CONFIG0.RES0.SSM.TMP3;INT;
21;EXT;CONFIG0.RES0.SSM.SENSOR_OUTPUT;CONFIG0.RES0.SSM.SENSOR_OUTPUT;DWORD;
22;VAR;CONFIG0.RES0.SSM.EM;CONFIG0.RES0.SSM.EM;BOOL;
23;VAR;CONFIG0.RES0.SSM.SAP;CONFIG0.RES0.SSM.SAP;BOOL;
24;VAR;CONFIG0.RES0.SSM.APF;CONFIG0.RES0.SSM.APF;BOOL;
25;VAR;CONFIG0.RES0.SSM.SMP;CONFIG0.RES0.SSM.SMP;BOOL;
26;VAR;CONFIG0.RES0.SSM.MPF;CONFIG0.RES0.SSM.MPF;BOOL;
27;VAR;CONFIG0.RES0.SSM.SSVC;CONFIG0.RES0.SSM.SSVC;BOOL;
28;VAR;CONFIG0.RES0.SSM.SVCF;CONFIG0.RES0.SSM.SVCF;BOOL;
29;VAR;CONFIG0.RES0.SSM.EMF;CONFIG0.RES0.SSM.EMF;BOOL;
30;VAR;CONFIG0.RES0.SSM.WDOX;CONFIG0.RES0.SSM.WDOX;BOOL;
31;VAR;CONFIG0.RES0.SSM.RESX;CONFIG0.RES0.SSM.RESX;BOOL;
32;VAR;CONFIG0.RES0.SSM.BAD;CONFIG0.RES0.SSM.BAD;BOOL;
33;FB;CONFIG0.RES0.SVC;CONFIG0.RES0.SVC;SERVICE;
34;EXT;CONFIG0.RES0.SVC.CURRENT_SUPERSTATE;CONFIG0.RES0.SVC.CURRENT_SUPERSTATE;INT;
35;EXT;CONFIG0.RES0.SVC.SENSOR_OUTPUT;CONFIG0.RES0.SVC.SENSOR_OUTPUT;DWORD;
36;EXT;CONFIG0.RES0.SVC.SSM_TRANSITIONS;CONFIG0.RES0.SVC.SSM_TRANSITIONS;DWORD;
37;VAR;CONFIG0.RES0.SVC.IN_AP;CONFIG0.RES0.SVC.IN_AP;BOOL;
38;VAR;CONFIG0.RES0.SVC.IN_AM;CONFIG0.RES0.SVC.IN_AM;BOOL;
39;VAR;CONFIG0.RES0.SVC.IN_B;CONFIG0.RES0.SVC.IN_B;BOOL;
40;VAR;CONFIG0.RES0.SVC.IN_C;CONFIG0.RES0.SVC.IN_C;BOOL;
41;VAR;CONFIG0.RES0.SVC.IN_DP;CONFIG0.RES0.SVC.IN_DP;BOOL;
42;VAR;CONFIG0.RES0.SVC.IN_DM;CONFIG0.RES0.SVC.IN_DM;BOOL;
43;VAR;CONFIG0.RES0.SVC.IN_PREASURE_OFF;CONFIG0.RES0.SVC.IN_PREASURE_OFF;BOOL;
44;EXT;CONFIG0.RES0.SVC.OUT_AP;CONFIG0.RES0.SVC.OUT_AP;BOOL;
45;EXT;CONFIG0.RES0.SVC.OUT_AM;CONFIG0.RES0.SVC.OUT_AM;BOOL;
46;EXT;CONFIG0.RES0.SVC.OUT_B;CONFIG0.RES0.SVC.OUT_B;BOOL;
47;EXT;CONFIG0.RES0.SVC.OUT_C;CONFIG0.RES0.SVC.OUT_C;BOOL;
48;EXT;CONFIG0.RES0.SVC.OUT_DP;CONFIG0.RES0.SVC.OUT_DP;BOOL;
49;EXT;CONFIG0.RES0.SVC.OUT_DM;CONFIG0.RES0.SVC.OUT_DM;BOOL;
50;EXT;CONFIG0.RES0.SVC.OUT_PREASURE_OFF;CONFIG0.RES0.SVC.OUT_PREASURE_OFF;BOOL;
51;FB;CONFIG0.RES0.EM;CONFIG0.RES0.EM;EMERIGENCY;
52;EXT;CONFIG0.RES0.EM.CONTROLLER_OUTPUT;CONFIG0.RES0.EM.CONTROLLER_OUTPUT;DWORD;
53;EXT;CONFIG0.RES0.EM.CURRENT_SUPERSTATE;CONFIG0.RES0.EM.CURRENT_SUPERSTATE;INT;
54;EXT;CONFIG0.RES0.EM.SENSOR_OUTPUT;CONFIG0.RES0.EM.SENSOR_OUTPUT;DWORD;
55;EXT;CONFIG0.RES0.EM.SSM_TRANSITIONS;CONFIG0.RES0.EM.SSM_TRANSITIONS;DWORD;
56;EXT;CONFIG0.RES0.EM.CURRENT_STATE;CONFIG0.RES0.EM.CURRENT_STATE;INT;
57;EXT;CONFIG0.RES0.EM.OUT_AP;CONFIG0.RES0.EM.OUT_AP;BOOL;
58;EXT;CONFIG0.RES0.EM.OUT_AM;CONFIG0.RES0.EM.OUT_AM;BOOL;
59;EXT;CONFIG0.RES0.EM.OUT_B;CONFIG0.RES0.EM.OUT_B;BOOL;
60;EXT;CONFIG0.RES0.EM.OUT_C;CONFIG0.RES0.EM.OUT_C;BOOL;
61;EXT;CONFIG0.RES0.EM.OUT_DP;CONFIG0.RES0.EM.OUT_DP;BOOL;
62;EXT;CONFIG0.RES0.EM.OUT_DM;CONFIG0.RES0.EM.OUT_DM;BOOL;
63;VAR;CONFIG0.RES0.EM.OUT_PREASURE_OFF;CONFIG0.RES0.EM.OUT_PREASURE_OFF;BOOL;
64;FB;CONFIG0.RES0.AP;CONFIG0.RES0.AP;AUTOPRODUCTION;
65;EXT;CONFIG0.RES0.AP.CONTROLLER_OUTPUT;CONFIG0.RES0.AP.CONTROLLER_OUTPUT;DWORD;
66;EXT;CONFIG0.RES0.AP.CURRENT_SUPERSTATE;CONFIG0.RES0.AP.CURRENT_SUPERSTATE;INT;
67;EXT;CONFIG0.RES0.AP.SENSOR_OUTPUT;CONFIG0.RES0.AP.SENSOR_OUTPUT;DWORD;
68;EXT;CONFIG0.RES0.AP.WDT;CONFIG0.RES0.AP.WDT;UINT;
69;EXT;CONFIG0.RES0.AP.SSM_TRANSITIONS;CONFIG0.RES0.AP.SSM_TRANSITIONS;DWORD;
70;EXT;CONFIG0.RES0.AP.CURRENT_STATE;CONFIG0.RES0.AP.CURRENT_STATE;INT;
71;VAR;CONFIG0.RES0.AP.COLUMN;CONFIG0.RES0.AP.COLUMN;INT;
72;EXT;CONFIG0.RES0.AP.OUT_AP;CONFIG0.RES0.AP.OUT_AP;BOOL;
73;EXT;CONFIG0.RES0.AP.OUT_AM;CONFIG0.RES0.AP.OUT_AM;BOOL;
74;EXT;CONFIG0.RES0.AP.OUT_B;CONFIG0.RES0.AP.OUT_B;BOOL;
75;EXT;CONFIG0.RES0.AP.OUT_C;CONFIG0.RES0.AP.OUT_C;BOOL;
76;EXT;CONFIG0.RES0.AP.OUT_DP;CONFIG0.RES0.AP.OUT_DP;BOOL;
77;EXT;CONFIG0.RES0.AP.OUT_DM;CONFIG0.RES0.AP.OUT_DM;BOOL;
78;VAR;CONFIG0.RES0.AP.IN_PROX;CONFIG0.RES0.AP.IN_PROX;BOOL;
79;VAR;CONFIG0.RES0.AP.IN_A0;CONFIG0.RES0.AP.IN_A0;BOOL;
80;VAR;CONFIG0.RES0.AP.IN_A1;CONFIG0.RES0.AP.IN_A1;BOOL;
81;VAR;CONFIG0.RES0.AP.IN_B;CONFIG0.RES0.AP.IN_B;BOOL;
82;VAR;CONFIG0.RES0.AP.IN_C0;CONFIG0.RES0.AP.IN_C0;BOOL;
83;VAR;CONFIG0.RES0.AP.IN_C1;CONFIG0.RES0.AP.IN_C1;BOOL;
84;VAR;CONFIG0.RES0.AP.IN_D0;CONFIG0.RES0.AP.IN_D0;BOOL;
85;VAR;CONFIG0.RES0.AP.IN_D1;CONFIG0.RES0.AP.IN_D1;BOOL;
86;FB;CONFIG0.RES0.MP;CONFIG0.RES0.MP;MANUALPRODUCTION;
87;EXT;CONFIG0.RES0.MP.CONTROLLER_OUTPUT;CONFIG0.RES0.MP.CONTROLLER_OUTPUT;DWORD;
88;EXT;CONFIG0.RES0.MP.CURRENT_SUPERSTATE;CONFIG0.RES0.MP.CURRENT_SUPERSTATE;INT;
89;EXT;CONFIG0.RES0.MP.SENSOR_OUTPUT;CONFIG0.RES0.MP.SENSOR_OUTPUT;DWORD;
90;EXT;CONFIG0.RES0.MP.WDT;CONFIG0.RES0.MP.WDT;UINT;
91;EXT;CONFIG0.RES0.MP.SSM_TRANSITIONS;CONFIG0.RES0.MP.SSM_TRANSITIONS;DWORD;
92;EXT;CONFIG0.RES0.MP.CURRENT_STATE;CONFIG0.RES0.MP.CURRENT_STATE;INT;
93;VAR;CONFIG0.RES0.MP.COLUMN;CONFIG0.RES0.MP.COLUMN;INT;
94;FB;CONFIG0.RES0.FAIL;CONFIG0.RES0.FAIL;FAILURE;
95;EXT;CONFIG0.RES0.FAIL.CURRENT_SUPERSTATE;CONFIG0.RES0.FAIL.CURRENT_SUPERSTATE;INT;
96;EXT;CONFIG0.RES0.FAIL.SSM_TRANSITIONS;CONFIG0.RES0.FAIL.SSM_TRANSITIONS;DWORD;
97;FB;CONFIG0.RES0.WDTIMER;CONFIG0.RES0.WDTIMER;WATCHDOGTIMER;
98;EXT;CONFIG0.RES0.WDTIMER.WDT;CONFIG0.RES0.WDTIMER.WDT;UINT;


// Ticktime
10000000
