// Seed: 919918345
`celldefine
module module_0 (
    inout id_0,
    input id_1
);
  logic id_2;
  assign id_0[1==1] = 1;
endmodule
