Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 16:16:20 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.806        0.000                      0                 1545        0.035        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.806        0.000                      0                 1541        0.035        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.872        0.000                      0                    4        1.296        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.031ns  (logic 61.792ns (58.832%)  route 43.239ns (41.168%))
  Logic Levels:           330  (CARRY4=288 LUT2=3 LUT3=28 LUT4=2 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     5.681 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=100, routed)         1.277     6.958    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.323     7.281 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.090    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.416 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.461    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.585 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.743    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.116    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.268 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.691    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.017 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.017    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.549 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.549    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.663 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.663    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.242    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.356    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.627 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.677    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.506 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.506    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.620    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.734    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.848    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.962 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.962    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.076 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.085    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.614    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.399 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.399    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.513    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.627    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.741    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.855    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.978    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.363 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.484    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.813 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.813    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.363 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.047 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.056    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.327 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.674    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.003 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.003    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.553 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.553    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.667    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.781    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.895 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.895    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.009 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.123 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.123    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.237 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.246    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.360 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.360    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.517 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.476    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.805 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.805    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.338 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.806 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.923 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.923    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.040 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.049    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.166    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.323 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.427    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.759 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.759    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.292    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.409    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.760    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.003    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.120    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.277 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.392    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.180 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.180    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.294 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.294    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.408 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.408    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.522 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.522    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.636    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.750 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.750    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.864 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.873    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.144 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.130    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.459 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.459    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.992 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.992    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.109    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.226    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.343 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.343    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.460 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.460    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.577 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.694 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.703    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.820 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.820    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.977 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.898    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.230 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.230    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.780 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.894 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.008 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.008    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.122 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.122    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.236 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.236    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.350 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.350    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.464 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.473    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.587 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.587    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.744 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.653    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.982 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.982    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.532 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.339    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.496 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.552    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.881 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.881    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.414 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.414    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.531 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.648 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.765 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.765    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.882 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.882    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.999 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.999    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.116 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.125    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.242 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.242    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.399 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.370    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.702 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.702    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.945    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.059 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.059    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.216 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.174    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.503 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.503    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.053 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.053    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.167 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.167    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.281 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.281    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.395 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.395    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.509 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.509    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.623 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.623    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.737 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.737    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.851 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.860    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.017 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.051    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.380 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.380    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.930 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.386    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.500 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.500    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.614 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.614    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.728    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.885 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.862    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.191 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.191    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.741 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.741    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.855 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.855    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.969 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.969    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.083 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.083    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.197 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.197    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.311 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.311    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.425 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.425    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.539 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.539    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.696 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.652    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.981 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.981    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.514 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.333 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.490 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.599    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.931 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.931    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.332 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.902    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.016    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.130    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.290    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.619 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.619    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.152 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.269 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.269    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.386 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.503 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.503    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.620 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.620    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.737 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.737    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.854 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.854    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.971 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.971    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.128 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.136    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.468 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.468    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.018 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.018    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.132 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.132    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.246 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.973 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.061    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.846 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.960 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.074 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.188 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.188    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.302 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.302    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.416 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.416    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.530 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.530    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.644 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.644    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.801 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.805    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.590 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.590    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.704 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.704    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.818 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.818    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.046    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.160    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.274    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.388 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.388    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.545 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.400    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.729 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.729    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.262 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.379 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.379    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.496 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.496    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.613    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.730    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.847    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.081    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.238 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.164    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.496 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.496    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.046 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.046    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.160    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.274 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.274    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.388 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.502 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.502    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.616 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.616    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.730 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.730    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.844 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.844    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.001 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.967    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.296 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.296    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.846 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.846    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.960 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.960    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.074 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.188 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.188    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.302 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.302    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.416 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.416    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.530 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.530    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.644 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.644    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.801 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.828    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.157 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.157    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.707 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.049 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.049    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.163 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.163    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.277 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.662 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.674    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.003 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.003    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.536 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.536    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.770    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.887    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.004    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.121    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.512 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.506    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.838 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.838    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.388 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.388    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.502 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.616 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.730 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.730    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.844 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.844    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.958 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.958    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.072 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.072    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.186 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.186    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.343 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.362    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.691 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.691    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.224 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.341 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.341    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.458 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.200 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.487    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.819 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.819    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.352 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.352    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.469 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.586 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.703 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.703    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.820 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.820    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.937 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.937    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.054 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.054    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.171 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.328 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.371    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.703 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.703    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.253 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.253    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.367 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.481 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.481    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.595 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.595    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.709 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.823 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.823    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.937 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.937    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.051 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.051    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.208 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.147    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.476 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.476    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.026 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.596 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.596    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.710 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.710    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.824 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.824    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.980 r  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.583    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.523    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.639 r  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.140    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.328   106.468 f  sm/D_states_q[3]_i_25/O
                         net (fo=4, routed)           0.487   106.954    sm/D_states_q[3]_i_25_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.124   107.078 f  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.451   107.530    sm/D_states_q[0]_i_28_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.124   107.654 r  sm/D_states_q[0]_i_21/O
                         net (fo=1, routed)           0.490   108.143    sm/D_states_q[0]_i_21_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124   108.267 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   108.267    sm/D_states_q[0]_i_14_n_0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.212   108.479 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.607   109.087    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.299   109.386 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   109.386    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y25         MUXF7 (Prop_muxf7_I0_O)      0.209   109.595 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.639   110.234    sm/D_states_d__0[0]
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X60Y25         FDSE (Setup_fdse_C_D)       -0.201   116.040    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.040    
                         arrival time                        -110.234    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.990ns  (logic 61.792ns (58.855%)  route 43.198ns (41.145%))
  Logic Levels:           330  (CARRY4=288 LUT2=3 LUT3=28 LUT4=2 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     5.681 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=100, routed)         1.277     6.958    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.323     7.281 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.090    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.416 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.461    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.585 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.743    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.116    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.268 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.691    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.017 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.017    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.549 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.549    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.663 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.663    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.242    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.356    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.627 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.677    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.506 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.506    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.620    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.734    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.848    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.962 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.962    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.076 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.085    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.614    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.399 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.399    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.513    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.627    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.741    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.855    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.978    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.363 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.484    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.813 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.813    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.363 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.047 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.056    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.327 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.674    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.003 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.003    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.553 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.553    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.667    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.781    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.895 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.895    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.009 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.123 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.123    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.237 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.246    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.360 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.360    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.517 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.476    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.805 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.805    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.338 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.806 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.923 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.923    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.040 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.049    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.166    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.323 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.427    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.759 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.759    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.292    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.409    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.760    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.003    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.120    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.277 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.392    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.180 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.180    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.294 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.294    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.408 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.408    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.522 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.522    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.636    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.750 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.750    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.864 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.873    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.144 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.130    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.459 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.459    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.992 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.992    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.109    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.226    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.343 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.343    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.460 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.460    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.577 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.694 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.703    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.820 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.820    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.977 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.898    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.230 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.230    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.780 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.894 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.008 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.008    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.122 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.122    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.236 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.236    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.350 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.350    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.464 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.473    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.587 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.587    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.744 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.653    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.982 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.982    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.532 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.339    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.496 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.552    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.881 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.881    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.414 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.414    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.531 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.648 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.765 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.765    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.882 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.882    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.999 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.999    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.116 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.125    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.242 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.242    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.399 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.370    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.702 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.702    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.945    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.059 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.059    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.216 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.174    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.503 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.503    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.053 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.053    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.167 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.167    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.281 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.281    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.395 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.395    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.509 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.509    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.623 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.623    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.737 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.737    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.851 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.860    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.017 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.051    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.380 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.380    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.930 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.386    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.500 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.500    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.614 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.614    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.728    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.885 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.862    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.191 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.191    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.741 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.741    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.855 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.855    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.969 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.969    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.083 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.083    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.197 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.197    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.311 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.311    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.425 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.425    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.539 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.539    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.696 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.652    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.981 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.981    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.514 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.333 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.490 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.599    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.931 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.931    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.332 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.902    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.016    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.130    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.290    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.619 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.619    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.152 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.269 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.269    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.386 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.503 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.503    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.620 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.620    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.737 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.737    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.854 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.854    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.971 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.971    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.128 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.136    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.468 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.468    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.018 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.018    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.132 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.132    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.246 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.973 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.061    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.846 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.960 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.074 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.188 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.188    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.302 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.302    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.416 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.416    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.530 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.530    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.644 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.644    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.801 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.805    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.590 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.590    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.704 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.704    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.818 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.818    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.046    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.160    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.274    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.388 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.388    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.545 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.400    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.729 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.729    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.262 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.379 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.379    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.496 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.496    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.613    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.730    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.847    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.081    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.238 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.164    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.496 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.496    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.046 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.046    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.160    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.274 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.274    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.388 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.502 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.502    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.616 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.616    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.730 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.730    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.844 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.844    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.001 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.967    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.296 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.296    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.846 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.846    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.960 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.960    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.074 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.188 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.188    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.302 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.302    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.416 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.416    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.530 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.530    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.644 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.644    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.801 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.828    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.157 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.157    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.707 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.049 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.049    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.163 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.163    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.277 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.662 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.674    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.003 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.003    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.536 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.536    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.770    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.887    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.004    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.121    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.512 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.506    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.838 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.838    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.388 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.388    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.502 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.616 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.730 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.730    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.844 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.844    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.958 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.958    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.072 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.072    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.186 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.186    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.343 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.362    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.691 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.691    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.224 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.341 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.341    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.458 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.200 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.487    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.819 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.819    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.352 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.352    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.469 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.586 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.703 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.703    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.820 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.820    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.937 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.937    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.054 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.054    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.171 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.328 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.371    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.703 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.703    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.253 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.253    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.367 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.481 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.481    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.595 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.595    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.709 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.823 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.823    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.937 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.937    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.051 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.051    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.208 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.147    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.476 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.476    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.026 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.596 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.596    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.710 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.710    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.824 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.824    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.980 r  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.583    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.523    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.639 r  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.140    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.328   106.468 f  sm/D_states_q[3]_i_25/O
                         net (fo=4, routed)           0.487   106.954    sm/D_states_q[3]_i_25_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.124   107.078 f  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.451   107.530    sm/D_states_q[0]_i_28_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.124   107.654 r  sm/D_states_q[0]_i_21/O
                         net (fo=1, routed)           0.490   108.143    sm/D_states_q[0]_i_21_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124   108.267 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   108.267    sm/D_states_q[0]_i_14_n_0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.212   108.479 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.607   109.087    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.299   109.386 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   109.386    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y25         MUXF7 (Prop_muxf7_I0_O)      0.209   109.595 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.598   110.193    sm/D_states_d__0[0]
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X60Y25         FDSE (Setup_fdse_C_D)       -0.218   116.023    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.023    
                         arrival time                        -110.193    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.801ns  (logic 61.792ns (58.961%)  route 43.009ns (41.039%))
  Logic Levels:           330  (CARRY4=288 LUT2=3 LUT3=28 LUT4=2 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     5.681 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=100, routed)         1.277     6.958    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.323     7.281 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.090    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.416 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.461    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.585 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.743    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.116    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.268 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.691    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.017 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.017    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.549 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.549    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.663 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.663    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.242    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.356    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.627 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.677    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.506 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.506    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.620    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.734    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.848    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.962 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.962    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.076 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.085    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.614    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.399 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.399    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.513    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.627    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.741    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.855    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.978    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.363 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.484    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.813 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.813    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.363 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.047 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.056    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.327 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.674    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.003 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.003    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.553 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.553    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.667    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.781    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.895 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.895    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.009 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.123 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.123    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.237 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.246    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.360 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.360    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.517 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.476    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.805 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.805    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.338 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.806 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.923 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.923    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.040 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.049    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.166    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.323 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.427    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.759 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.759    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.292    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.409    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.760    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.003    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.120    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.277 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.392    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.180 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.180    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.294 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.294    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.408 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.408    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.522 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.522    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.636    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.750 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.750    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.864 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.873    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.144 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.130    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.459 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.459    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.992 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.992    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.109    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.226    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.343 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.343    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.460 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.460    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.577 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.694 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.703    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.820 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.820    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.977 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.898    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.230 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.230    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.780 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.894 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.008 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.008    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.122 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.122    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.236 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.236    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.350 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.350    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.464 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.473    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.587 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.587    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.744 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.653    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.982 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.982    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.532 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.339    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.496 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.552    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.881 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.881    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.414 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.414    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.531 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.648 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.765 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.765    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.882 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.882    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.999 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.999    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.116 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.125    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.242 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.242    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.399 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.370    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.702 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.702    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.945    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.059 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.059    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.216 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.174    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.503 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.503    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.053 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.053    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.167 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.167    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.281 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.281    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.395 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.395    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.509 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.509    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.623 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.623    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.737 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.737    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.851 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.860    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.017 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.051    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.380 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.380    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.930 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.386    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.500 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.500    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.614 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.614    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.728    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.885 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.862    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.191 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.191    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.741 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.741    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.855 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.855    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.969 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.969    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.083 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.083    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.197 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.197    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.311 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.311    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.425 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.425    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.539 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.539    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.696 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.652    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.981 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.981    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.514 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.333 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.490 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.599    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.931 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.931    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.332 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.902    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.016    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.130    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.290    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.619 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.619    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.152 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.269 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.269    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.386 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.503 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.503    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.620 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.620    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.737 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.737    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.854 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.854    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.971 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.971    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.128 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.136    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.468 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.468    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.018 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.018    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.132 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.132    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.246 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.973 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.061    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.846 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.960 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.074 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.188 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.188    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.302 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.302    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.416 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.416    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.530 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.530    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.644 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.644    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.801 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.805    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.590 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.590    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.704 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.704    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.818 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.818    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.046    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.160    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.274    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.388 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.388    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.545 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.400    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.729 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.729    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.262 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.379 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.379    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.496 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.496    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.613    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.730    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.847    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.081    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.238 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.164    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.496 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.496    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.046 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.046    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.160    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.274 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.274    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.388 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.502 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.502    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.616 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.616    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.730 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.730    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.844 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.844    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.001 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.967    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.296 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.296    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.846 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.846    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.960 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.960    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.074 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.188 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.188    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.302 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.302    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.416 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.416    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.530 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.530    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.644 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.644    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.801 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.828    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.157 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.157    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.707 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.049 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.049    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.163 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.163    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.277 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.662 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.674    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.003 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.003    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.536 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.536    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.770    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.887    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.004    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.121    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.512 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.506    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.838 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.838    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.388 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.388    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.502 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.616 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.730 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.730    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.844 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.844    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.958 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.958    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.072 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.072    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.186 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.186    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.343 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.362    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.691 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.691    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.224 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.341 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.341    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.458 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.200 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.487    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.819 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.819    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.352 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.352    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.469 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.586 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.703 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.703    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.820 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.820    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.937 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.937    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.054 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.054    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.171 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.328 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.371    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.703 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.703    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.253 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.253    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.367 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.481 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.481    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.595 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.595    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.709 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.823 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.823    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.937 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.937    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.051 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.051    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.208 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.147    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.476 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.476    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.026 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.596 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.596    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.710 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.710    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.824 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.824    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.980 r  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.583    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.912 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.315 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.523    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.639 r  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.140    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.328   106.468 f  sm/D_states_q[3]_i_25/O
                         net (fo=4, routed)           0.487   106.954    sm/D_states_q[3]_i_25_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I2_O)        0.124   107.078 f  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.451   107.530    sm/D_states_q[0]_i_28_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.124   107.654 r  sm/D_states_q[0]_i_21/O
                         net (fo=1, routed)           0.490   108.143    sm/D_states_q[0]_i_21_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124   108.267 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   108.267    sm/D_states_q[0]_i_14_n_0
    SLICE_X62Y28         MUXF7 (Prop_muxf7_I0_O)      0.212   108.479 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.607   109.087    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.299   109.386 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   109.386    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y25         MUXF7 (Prop_muxf7_I0_O)      0.209   109.595 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.409   110.004    sm/D_states_d__0[0]
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X60Y25         FDSE (Setup_fdse_C_D)       -0.201   116.040    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.040    
                         arrival time                        -110.004    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.148ns  (logic 61.130ns (58.696%)  route 43.018ns (41.305%))
  Logic Levels:           328  (CARRY4=288 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.421     7.140    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.290 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.099    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.425 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.470    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.594 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.752    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.876 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.125    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.277 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.700    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.026 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.026    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.558 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.558    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.786    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.900    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.014    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.128    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.251    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.365 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.365    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.636 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.686    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.515 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.094    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.479 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.623    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.408 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.864 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.987    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.101 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.101    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.215 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.215    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.372 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.493    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.822 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.822    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.372    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.486 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.065    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.179 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.179    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.336 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.683    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.012 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.012    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.562 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.562    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.676 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.676    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.790 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.790    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.904 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.904    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.018 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.018    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.132 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.132    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.246 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.255    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.369    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.526 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.485    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.814 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.814    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.347 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.347    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.464 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.464    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.581 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.581    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.815 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.932 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.932    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.049 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.058    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.175 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.175    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.332 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.436    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.768 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.768    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.301 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.301    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.418 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.418    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.535 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.652 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.652    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.769 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.886 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.003 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.012    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.129 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.129    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.286 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.401    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.189 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.189    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.303 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.303    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.417    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.531 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.531    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.645 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.759 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.759    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.873 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.882    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.996 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.153 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.139    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.468 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.468    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.001 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.001    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.118 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.235 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.235    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.352 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.352    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.469 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.586 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.586    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.703 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.712    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.829 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.829    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.986 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.907    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.239 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.239    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.789 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.789    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.903 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.903    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.017 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.017    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.131 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.131    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.245 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.245    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.359 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.359    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.473 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.482    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.596 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.596    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.753 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.662    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.991 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.991    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.541 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.541    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.769    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.883    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.997    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.111 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.111    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.225 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.234    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.348 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.505 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.561    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.890 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.890    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.423 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.423    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.540 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.540    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.657 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.657    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.774 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.891 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.891    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.008 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.008    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.125 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.134    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.251    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.408 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.379    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.711 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.711    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.261 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.954    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.068 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.068    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.225 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.183    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.512 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.512    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.062 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.062    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.176 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.176    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.290 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.290    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.404 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.404    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.518 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.518    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.632 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.869    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.026 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.060    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.389 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.389    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.939 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.939    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.053 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.053    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.167 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.167    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.281 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.281    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.395 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.395    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.509 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.509    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.623    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.737    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.894 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.871    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.200 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.200    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.750 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.750    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.864 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.864    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.978 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.978    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.092 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.092    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.206 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.705 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.661    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.990 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.990    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.523 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.640 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.640    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.757 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.757    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.874 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.874    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.991 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.991    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.108 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.108    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.225 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.225    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.342 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.342    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.499 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.608    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.940 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.940    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.341 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.341    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.455 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.455    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.569 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.569    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.683 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.299    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.628 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.628    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.161 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.161    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.278 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.395 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.395    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.512 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.512    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.629 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.629    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.746 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.746    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.863 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.863    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.980 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.137 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.145    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.477 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.477    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.027 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.141 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.141    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.255 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.255    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.369 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.369    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.483 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.483    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.597 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.982 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.070    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.855 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.855    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.969 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.969    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.083 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.083    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.197 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.311 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.311    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.425 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.425    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.539 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.539    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.653 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.653    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.810 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.814    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.600 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.600    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.714 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.714    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.827 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.827    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.941 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.941    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.055 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.055    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.169 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.169    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.397    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.554 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.409    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.738 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.738    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.271 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.271    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.388 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.388    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.505 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.505    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.622 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.739 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.739    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.856 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.856    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.973 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.090 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.090    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.247 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.173    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.505 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.505    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.055 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.055    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.169 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.169    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.283 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.283    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.397 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.397    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.511 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.511    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.625 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.625    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.739 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.739    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.853 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.853    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.010 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.976    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.305 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.305    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.855 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.311 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.311    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.425 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.539 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.810 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.837    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.166 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.166    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.716 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.716    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.830 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.830    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.944 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.944    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.058 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.058    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.172 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.172    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.286 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.286    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.400 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.400    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.514 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.671 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.684    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.013 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.013    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.546 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.131 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.131    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.248 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.248    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.365 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.365    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.522 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.515    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.847 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.847    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.397 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.397    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.511 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.511    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.625 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.625    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.739 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.739    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.853 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.967 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.967    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.081 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.081    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.195 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.195    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.352 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.371    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.700 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.700    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.233 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.233    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.350 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.350    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.467 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.467    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.584 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.584    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.701 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.701    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.818 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.818    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.935 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.935    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.052 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.052    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.209 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.497    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.829 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.829    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.362 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.479 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.479    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.596 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.596    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.713 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.713    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.830 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.830    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.947 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.947    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.064 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.181 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.338 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.380    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.712 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.712    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.262 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.262    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.376 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.376    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.490 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.490    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.604 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.604    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.718 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.832 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.832    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.946 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.946    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.060 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.156    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.485 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.485    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.035 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.833 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.833    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.990 r  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.592    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.921 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.200    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.532    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.124   105.656 f  sm/D_states_q[2]_i_20/O
                         net (fo=6, routed)           0.623   106.279    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124   106.403 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.490   106.893    sm/D_states_q[4]_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.017 f  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.000   107.017    sm/D_states_q[4]_i_12_n_0
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I0_O)      0.212   107.229 f  sm/D_states_q_reg[4]_i_5/O
                         net (fo=1, routed)           0.675   107.904    sm/D_states_q_reg[4]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.299   108.203 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           0.454   108.657    sm/D_states_q[4]_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124   108.781 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.568   109.349    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259   116.278    
                         clock uncertainty           -0.035   116.243    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)       -0.045   116.198    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.198    
                         arrival time                        -109.349    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.915ns  (logic 61.130ns (58.827%)  route 42.785ns (41.173%))
  Logic Levels:           328  (CARRY4=288 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.421     7.140    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.290 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.099    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.425 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.470    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.594 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.752    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.876 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.125    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.277 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.700    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.026 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.026    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.558 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.558    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.786    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.900    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.014    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.128    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.251    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.365 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.365    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.636 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.686    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.515 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.094    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.479 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.623    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.408 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.864 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.987    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.101 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.101    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.215 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.215    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.372 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.493    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.822 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.822    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.372    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.486 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.065    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.179 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.179    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.336 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.683    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.012 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.012    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.562 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.562    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.676 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.676    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.790 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.790    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.904 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.904    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.018 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.018    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.132 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.132    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.246 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.255    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.369    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.526 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.485    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.814 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.814    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.347 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.347    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.464 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.464    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.581 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.581    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.815 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.932 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.932    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.049 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.058    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.175 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.175    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.332 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.436    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.768 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.768    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.301 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.301    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.418 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.418    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.535 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.652 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.652    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.769 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.886 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.003 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.012    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.129 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.129    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.286 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.401    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.189 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.189    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.303 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.303    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.417    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.531 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.531    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.645 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.759 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.759    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.873 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.882    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.996 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.153 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.139    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.468 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.468    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.001 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.001    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.118 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.235 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.235    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.352 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.352    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.469 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.586 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.586    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.703 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.712    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.829 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.829    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.986 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.907    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.239 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.239    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.789 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.789    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.903 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.903    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.017 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.017    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.131 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.131    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.245 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.245    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.359 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.359    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.473 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.482    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.596 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.596    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.753 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.662    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.991 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.991    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.541 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.541    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.769    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.883    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.997    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.111 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.111    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.225 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.234    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.348 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.505 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.561    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.890 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.890    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.423 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.423    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.540 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.540    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.657 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.657    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.774 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.891 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.891    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.008 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.008    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.125 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.134    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.251    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.408 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.379    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.711 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.711    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.261 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.954    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.068 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.068    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.225 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.183    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.512 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.512    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.062 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.062    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.176 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.176    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.290 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.290    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.404 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.404    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.518 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.518    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.632 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.869    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.026 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.060    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.389 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.389    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.939 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.939    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.053 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.053    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.167 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.167    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.281 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.281    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.395 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.395    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.509 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.509    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.623    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.737    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.894 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.871    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.200 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.200    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.750 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.750    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.864 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.864    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.978 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.978    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.092 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.092    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.206 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.705 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.661    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.990 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.990    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.523 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.640 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.640    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.757 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.757    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.874 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.874    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.991 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.991    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.108 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.108    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.225 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.225    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.342 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.342    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.499 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.608    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.940 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.940    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.341 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.341    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.455 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.455    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.569 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.569    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.683 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.299    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.628 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.628    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.161 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.161    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.278 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.395 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.395    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.512 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.512    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.629 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.629    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.746 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.746    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.863 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.863    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.980 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.137 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.145    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.477 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.477    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.027 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.141 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.141    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.255 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.255    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.369 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.369    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.483 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.483    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.597 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.982 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.070    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.855 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.855    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.969 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.969    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.083 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.083    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.197 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.311 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.311    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.425 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.425    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.539 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.539    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.653 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.653    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.810 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.814    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.600 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.600    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.714 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.714    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.827 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.827    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.941 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.941    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.055 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.055    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.169 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.169    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.397    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.554 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.409    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.738 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.738    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.271 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.271    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.388 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.388    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.505 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.505    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.622 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.739 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.739    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.856 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.856    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.973 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.090 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.090    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.247 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.173    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.505 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.505    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.055 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.055    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.169 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.169    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.283 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.283    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.397 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.397    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.511 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.511    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.625 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.625    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.739 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.739    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.853 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.853    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.010 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.976    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.305 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.305    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.855 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.311 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.311    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.425 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.539 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.810 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.837    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.166 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.166    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.716 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.716    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.830 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.830    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.944 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.944    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.058 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.058    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.172 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.172    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.286 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.286    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.400 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.400    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.514 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.671 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.684    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.013 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.013    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.546 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.131 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.131    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.248 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.248    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.365 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.365    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.522 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.515    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.847 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.847    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.397 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.397    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.511 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.511    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.625 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.625    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.739 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.739    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.853 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.967 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.967    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.081 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.081    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.195 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.195    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.352 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.371    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.700 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.700    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.233 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.233    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.350 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.350    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.467 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.467    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.584 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.584    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.701 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.701    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.818 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.818    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.935 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.935    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.052 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.052    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.209 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.497    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.829 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.829    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.362 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.479 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.479    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.596 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.596    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.713 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.713    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.830 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.830    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.947 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.947    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.064 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.181 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.338 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.380    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.712 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.712    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.262 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.262    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.376 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.376    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.490 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.490    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.604 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.604    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.718 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.832 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.832    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.946 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.946    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.060 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.156    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.485 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.485    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.035 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.833 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.833    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.990 r  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.592    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.921 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.200    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.532    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.124   105.656 f  sm/D_states_q[2]_i_20/O
                         net (fo=6, routed)           0.623   106.279    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124   106.403 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.490   106.893    sm/D_states_q[4]_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.017 f  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.000   107.017    sm/D_states_q[4]_i_12_n_0
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I0_O)      0.212   107.229 f  sm/D_states_q_reg[4]_i_5/O
                         net (fo=1, routed)           0.675   107.904    sm/D_states_q_reg[4]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.299   108.203 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           0.458   108.661    sm/D_states_q[4]_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124   108.785 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.332   109.117    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.278    
                         clock uncertainty           -0.035   116.243    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)       -0.016   116.227    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.227    
                         arrival time                        -109.117    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.850ns  (logic 61.271ns (58.999%)  route 42.579ns (41.001%))
  Logic Levels:           327  (CARRY4=288 LUT2=3 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     5.681 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=100, routed)         1.277     6.958    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.323     7.281 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.090    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.416 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.461    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.585 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.743    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.116    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.268 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.691    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.017 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.017    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.549 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.549    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.663 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.663    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.242    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.356    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.627 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.677    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.506 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.506    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.620    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.734    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.848    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.962 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.962    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.076 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.085    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.614    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.399 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.399    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.513    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.627    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.741    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.855    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.978    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.363 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.484    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.813 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.813    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.363 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.047 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.056    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.327 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.674    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.003 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.003    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.553 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.553    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.667    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.781    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.895 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.895    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.009 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.123 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.123    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.237 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.246    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.360 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.360    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.517 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.476    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.805 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.805    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.338 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.806 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.923 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.923    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.040 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.049    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.166    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.323 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.427    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.759 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.759    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.292    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.409    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.760    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.003    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.120    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.277 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.392    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.180 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.180    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.294 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.294    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.408 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.408    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.522 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.522    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.636    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.750 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.750    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.864 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.873    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.144 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.130    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.459 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.459    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.992 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.992    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.109    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.226    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.343 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.343    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.460 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.460    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.577 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.694 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.703    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.820 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.820    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.977 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.898    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.230 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.230    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.780 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.894 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.008 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.008    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.122 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.122    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.236 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.236    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.350 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.350    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.464 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.473    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.587 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.587    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.744 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.653    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.982 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.982    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.532 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.339    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.496 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.552    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.881 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.881    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.414 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.414    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.531 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.648 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.765 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.765    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.882 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.882    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.999 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.999    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.116 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.125    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.242 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.242    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.399 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.370    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.702 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.702    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.945    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.059 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.059    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.216 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.174    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.503 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.503    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.053 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.053    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.167 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.167    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.281 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.281    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.395 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.395    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.509 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.509    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.623 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.623    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.737 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.737    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.851 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.860    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.017 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.051    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.380 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.380    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.930 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.386    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.500 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.500    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.614 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.614    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.728    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.885 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.862    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.191 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.191    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.741 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.741    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.855 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.855    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.969 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.969    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.083 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.083    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.197 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.197    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.311 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.311    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.425 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.425    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.539 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.539    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.696 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.652    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.981 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.981    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.514 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.333 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.490 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.599    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.931 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.931    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.332 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.902    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.016    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.130    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.290    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.619 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.619    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.152 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.269 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.269    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.386 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.503 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.503    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.620 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.620    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.737 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.737    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.854 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.854    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.971 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.971    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.128 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.136    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.468 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.468    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.018 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.018    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.132 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.132    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.246 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.973 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.061    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.846 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.960 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.074 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.188 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.188    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.302 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.302    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.416 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.416    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.530 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.530    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.644 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.644    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.801 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.805    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.590 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.590    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.704 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.704    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.818 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.818    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.046    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.160    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.274    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.388 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.388    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.545 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.400    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.729 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.729    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.262 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.379 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.379    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.496 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.496    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.613    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.730    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.847    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.081    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.238 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.164    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.496 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.496    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.046 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.046    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.160    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.274 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.274    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.388 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.502 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.502    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.616 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.616    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.730 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.730    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.844 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.844    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.001 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.967    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.296 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.296    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.846 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.846    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.960 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.960    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.074 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.188 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.188    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.302 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.302    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.416 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.416    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.530 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.530    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.644 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.644    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.801 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.828    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.157 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.157    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.707 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.049 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.049    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.163 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.163    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.277 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.662 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.674    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.003 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.003    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.536 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.536    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.770    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.887    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.004    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.121    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.512 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.506    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.838 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.838    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.388 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.388    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.502 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.616 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.730 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.730    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.844 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.844    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.958 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.958    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.072 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.072    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.186 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.186    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.343 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.362    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.691 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.691    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.224 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.341 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.341    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.458 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.200 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.487    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.819 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.819    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.352 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.352    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.469 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.586 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.703 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.703    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.820 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.820    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.937 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.937    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.054 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.054    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.171 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.328 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.371    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.703 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.703    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.253 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.253    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.367 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.481 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.481    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.595 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.595    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.709 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.823 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.823    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.937 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.937    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.051 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.051    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.208 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.147    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.476 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.476    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.026 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.596 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.596    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.710 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.710    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.824 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.824    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.980 f  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.583    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.523    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.639 f  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.140    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.324   106.464 f  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.461   106.925    sm/D_states_q[3]_i_30_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.327   107.252 r  sm/D_states_q[3]_i_23/O
                         net (fo=1, routed)           0.433   107.685    sm/D_states_q[3]_i_23_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.809 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.562   108.372    sm/D_states_q[3]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.496 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.558   109.053    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)       -0.047   116.194    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                        -109.053    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.673ns  (logic 61.271ns (59.100%)  route 42.402ns (40.900%))
  Logic Levels:           327  (CARRY4=288 LUT2=3 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     5.681 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=100, routed)         1.277     6.958    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.323     7.281 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.090    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.416 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.461    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.585 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.743    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.116    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.268 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.691    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.017 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.017    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.549 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.549    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.663 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.663    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.242    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.356    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.627 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.677    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.506 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.506    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.620    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.734    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.848    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.962 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.962    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.076 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.085    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.614    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.399 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.399    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.513    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.627    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.741    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.855    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.978    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.363 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.484    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.813 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.813    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.363 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.047 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.056    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.327 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.674    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.003 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.003    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.553 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.553    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.667    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.781    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.895 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.895    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.009 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.123 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.123    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.237 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.246    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.360 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.360    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.517 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.476    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.805 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.805    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.338 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.806 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.923 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.923    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.040 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.049    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.166    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.323 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.427    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.759 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.759    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.292    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.409    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.760    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.003    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.120    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.277 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.392    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.180 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.180    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.294 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.294    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.408 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.408    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.522 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.522    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.636    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.750 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.750    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.864 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.873    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.144 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.130    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.459 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.459    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.992 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.992    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.109    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.226    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.343 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.343    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.460 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.460    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.577 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.694 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.703    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.820 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.820    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.977 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.898    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.230 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.230    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.780 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.894 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.008 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.008    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.122 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.122    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.236 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.236    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.350 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.350    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.464 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.473    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.587 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.587    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.744 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.653    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.982 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.982    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.532 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.339    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.496 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.552    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.881 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.881    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.414 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.414    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.531 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.648 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.765 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.765    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.882 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.882    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.999 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.999    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.116 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.125    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.242 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.242    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.399 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.370    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.702 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.702    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.945    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.059 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.059    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.216 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.174    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.503 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.503    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.053 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.053    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.167 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.167    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.281 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.281    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.395 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.395    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.509 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.509    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.623 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.623    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.737 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.737    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.851 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.860    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.017 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.051    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.380 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.380    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.930 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.386    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.500 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.500    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.614 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.614    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.728    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.885 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.862    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.191 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.191    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.741 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.741    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.855 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.855    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.969 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.969    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.083 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.083    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.197 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.197    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.311 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.311    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.425 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.425    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.539 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.539    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.696 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.652    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.981 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.981    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.514 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.333 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.490 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.599    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.931 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.931    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.332 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.902    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.016    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.130    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.290    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.619 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.619    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.152 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.269 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.269    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.386 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.503 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.503    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.620 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.620    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.737 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.737    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.854 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.854    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.971 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.971    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.128 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.136    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.468 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.468    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.018 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.018    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.132 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.132    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.246 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.973 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.061    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.846 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.960 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.074 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.188 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.188    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.302 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.302    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.416 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.416    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.530 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.530    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.644 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.644    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.801 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.805    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.590 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.590    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.704 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.704    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.818 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.818    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.046    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.160    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.274    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.388 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.388    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.545 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.400    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.729 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.729    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.262 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.379 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.379    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.496 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.496    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.613    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.730    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.847    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.081    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.238 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.164    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.496 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.496    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.046 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.046    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.160    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.274 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.274    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.388 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.502 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.502    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.616 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.616    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.730 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.730    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.844 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.844    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.001 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.967    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.296 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.296    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.846 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.846    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.960 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.960    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.074 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.188 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.188    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.302 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.302    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.416 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.416    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.530 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.530    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.644 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.644    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.801 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.828    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.157 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.157    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.707 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.049 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.049    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.163 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.163    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.277 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.662 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.674    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.003 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.003    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.536 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.536    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.770    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.887    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.004    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.121    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.512 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.506    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.838 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.838    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.388 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.388    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.502 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.616 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.730 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.730    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.844 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.844    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.958 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.958    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.072 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.072    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.186 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.186    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.343 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.362    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.691 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.691    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.224 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.341 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.341    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.458 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.200 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.487    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.819 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.819    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.352 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.352    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.469 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.586 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.703 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.703    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.820 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.820    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.937 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.937    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.054 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.054    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.171 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.328 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.371    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.703 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.703    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.253 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.253    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.367 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.481 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.481    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.595 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.595    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.709 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.823 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.823    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.937 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.937    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.051 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.051    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.208 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.147    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.476 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.476    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.026 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.596 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.596    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.710 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.710    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.824 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.824    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.980 f  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.583    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.523    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.639 f  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.140    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.324   106.464 f  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.461   106.925    sm/D_states_q[3]_i_30_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.327   107.252 r  sm/D_states_q[3]_i_23/O
                         net (fo=1, routed)           0.433   107.685    sm/D_states_q[3]_i_23_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.809 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.563   108.373    sm/D_states_q[3]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.497 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.876    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)       -0.081   116.160    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -108.876    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.502ns  (logic 60.939ns (58.877%)  route 42.563ns (41.123%))
  Logic Levels:           327  (CARRY4=288 LUT2=3 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 116.021 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.421     7.140    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.290 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.099    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.425 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.470    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.594 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.752    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.876 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.125    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.277 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.700    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.026 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.026    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.558 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.558    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.786    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.900    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.014    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.128    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.251    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.365 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.365    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.636 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.686    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.515 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.094    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.479 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.623    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.408 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.864 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.987    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.101 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.101    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.215 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.215    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.372 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.493    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.822 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.822    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.372    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.486 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.065    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.179 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.179    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.336 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.683    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.012 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.012    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.562 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.562    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.676 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.676    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.790 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.790    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.904 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.904    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.018 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.018    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.132 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.132    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.246 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.255    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.369    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.526 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.485    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.814 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.814    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.347 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.347    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.464 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.464    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.581 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.581    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.815 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.932 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.932    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.049 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.058    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.175 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.175    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.332 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.436    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.768 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.768    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.301 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.301    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.418 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.418    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.535 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.652 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.652    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.769 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.886 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.003 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.012    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.129 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.129    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.286 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.401    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.189 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.189    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.303 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.303    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.417    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.531 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.531    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.645 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.759 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.759    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.873 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.882    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.996 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.153 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.139    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.468 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.468    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.001 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.001    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.118 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.235 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.235    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.352 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.352    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.469 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.586 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.586    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.703 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.712    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.829 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.829    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.986 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.907    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.239 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.239    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.789 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.789    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.903 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.903    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.017 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.017    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.131 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.131    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.245 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.245    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.359 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.359    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.473 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.482    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.596 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.596    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.753 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.662    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.991 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.991    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.541 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.541    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.769    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.883    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.997    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.111 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.111    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.225 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.234    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.348 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.505 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.561    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.890 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.890    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.423 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.423    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.540 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.540    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.657 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.657    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.774 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.891 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.891    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.008 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.008    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.125 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.134    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.251    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.408 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.379    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.711 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.711    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.261 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.954    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.068 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.068    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.225 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.183    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.512 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.512    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.062 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.062    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.176 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.176    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.290 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.290    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.404 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.404    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.518 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.518    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.632 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.869    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.026 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.060    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.389 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.389    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.939 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.939    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.053 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.053    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.167 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.167    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.281 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.281    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.395 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.395    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.509 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.509    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.623    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.737    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.894 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.871    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.200 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.200    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.750 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.750    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.864 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.864    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.978 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.978    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.092 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.092    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.206 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.705 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.661    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.990 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.990    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.523 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.640 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.640    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.757 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.757    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.874 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.874    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.991 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.991    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.108 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.108    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.225 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.225    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.342 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.342    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.499 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.608    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.940 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.940    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.341 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.341    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.455 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.455    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.569 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.569    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.683 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.299    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.628 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.628    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.161 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.161    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.278 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.395 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.395    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.512 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.512    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.629 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.629    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.746 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.746    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.863 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.863    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.980 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.137 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.145    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.477 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.477    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.027 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.141 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.141    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.255 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.255    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.369 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.369    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.483 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.483    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.597 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.982 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.070    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.855 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.855    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.969 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.969    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.083 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.083    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.197 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.311 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.311    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.425 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.425    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.539 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.539    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.653 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.653    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.810 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.814    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.600 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.600    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.714 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.714    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.827 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.827    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.941 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.941    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.055 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.055    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.169 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.169    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.397    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.554 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.409    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.738 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.738    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.271 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.271    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.388 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.388    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.505 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.505    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.622 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.739 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.739    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.856 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.856    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.973 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.090 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.090    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.247 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.173    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.505 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.505    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.055 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.055    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.169 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.169    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.283 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.283    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.397 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.397    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.511 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.511    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.625 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.625    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.739 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.739    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.853 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.853    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.010 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.976    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.305 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.305    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.855 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.311 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.311    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.425 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.539 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.810 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.837    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.166 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.166    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.716 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.716    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.830 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.830    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.944 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.944    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.058 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.058    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.172 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.172    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.286 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.286    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.400 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.400    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.514 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.671 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.684    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.013 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.013    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.546 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.131 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.131    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.248 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.248    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.365 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.365    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.522 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.515    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.847 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.847    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.397 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.397    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.511 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.511    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.625 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.625    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.739 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.739    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.853 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.967 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.967    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.081 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.081    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.195 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.195    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.352 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.371    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.700 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.700    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.233 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.233    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.350 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.350    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.467 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.467    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.584 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.584    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.701 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.701    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.818 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.818    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.935 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.935    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.052 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.052    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.209 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.497    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.829 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.829    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.362 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.479 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.479    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.596 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.596    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.713 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.713    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.830 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.830    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.947 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.947    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.064 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.181 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.338 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.380    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.712 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.712    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.262 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.262    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.376 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.376    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.490 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.490    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.604 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.604    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.718 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.832 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.832    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.946 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.946    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.060 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.156    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.485 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.485    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.035 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.833 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.833    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.990 f  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.592    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.921 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.200    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.532    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.648 f  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.149    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.328   106.477 r  sm/D_states_q[3]_i_25/O
                         net (fo=4, routed)           0.525   107.002    sm/D_states_q[3]_i_25_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.124   107.126 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.291   107.418    sm/D_states_q[2]_i_9_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.542 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.469   108.011    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124   108.135 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.569   108.704    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.505   116.021    sm/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)       -0.081   116.164    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.164    
                         arrival time                        -108.704    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.444ns  (logic 61.130ns (59.095%)  route 42.314ns (40.906%))
  Logic Levels:           328  (CARRY4=288 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 116.019 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.421     7.140    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.150     7.290 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.099    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.425 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.470    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.594 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.752    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.876 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.125    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.277 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.700    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.026 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.026    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.558 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.558    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.672    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.786    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.900    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.014    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.128    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.251    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.365 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.365    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.636 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.686    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.515 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.094    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.208    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.322    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.479 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.623    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.408 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.864 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.987    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.101 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.101    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.215 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.215    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.372 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.493    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.822 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.822    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.372 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.372    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.486 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.065    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.179 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.179    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.336 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.683    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.012 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.012    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.562 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.562    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.676 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.676    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.790 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.790    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.904 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.904    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.018 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.018    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.132 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.132    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.246 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.255    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.369    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.526 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.485    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.814 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.814    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.347 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.347    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.464 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.464    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.581 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.581    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.698    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.815 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.815    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.932 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.932    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.049 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.058    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.175 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.175    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.332 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.436    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.768 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.768    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.301 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.301    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.418 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.418    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.535 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.652 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.652    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.769 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.886 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.003 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.012    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.129 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.129    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.286 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.401    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.189 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.189    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.303 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.303    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.417 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.417    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.531 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.531    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.645 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.645    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.759 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.759    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.873 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.882    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.996 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.996    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.153 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.139    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.468 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.468    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.001 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    37.001    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.118 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.235 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.235    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.352 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.352    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.469 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.586 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.586    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.703 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.712    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.829 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.829    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.986 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.907    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.239 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.239    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.789 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.789    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.903 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.903    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.017 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.017    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.131 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.131    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.245 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.245    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.359 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.359    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.473 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.482    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.596 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.596    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.753 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.662    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.991 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.991    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.541 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.541    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.655 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.655    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.769    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.883    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.997    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.111 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.111    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.225 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.234    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.348 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.348    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.505 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.561    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.890 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.890    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.423 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.423    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.540 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.540    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.657 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.657    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.774 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.891 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.891    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.008 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.008    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.125 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.134    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.251 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.251    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.408 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.379    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.711 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.711    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.261 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.261    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.375    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.489 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.489    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.603 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.603    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.717 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.717    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.831 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.831    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.945 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.954    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.068 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.068    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.225 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.183    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.512 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.512    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.062 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.062    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.176 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.176    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.290 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.290    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.404 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.404    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.518 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.518    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.632 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.746 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.746    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.860 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.869    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.026 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.060    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.389 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.389    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.939 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.939    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.053 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.053    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.167 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.167    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.281 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.281    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.395 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.395    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.509 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.509    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.623 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.623    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.737 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.737    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.894 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.871    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.200 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.200    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.750 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.750    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.864 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.864    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.978 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.978    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.092 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.092    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.206 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.206    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.320 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.320    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.434 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.434    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.548 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.548    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.705 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.661    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.990 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.990    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.523 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.523    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.640 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.640    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.757 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.757    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.874 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.874    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.991 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.991    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.108 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.108    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.225 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.225    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.342 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.342    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.499 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.608    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.940 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.940    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.341 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.341    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.455 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.455    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.569 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.569    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.683 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.299    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.628 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.628    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.161 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.161    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.278 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.278    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.395 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.395    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.512 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.512    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.629 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.629    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.746 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.746    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.863 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.863    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.980 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.137 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.145    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.477 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.477    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.027 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.027    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.141 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.141    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.255 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.255    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.369 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.369    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.483 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.483    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.597 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.711 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.711    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.825 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.825    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.982 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.070    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.855 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.855    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.969 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.969    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.083 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.083    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.197 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.197    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.311 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.311    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.425 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.425    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.539 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.539    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.653 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.653    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.810 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.814    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.600 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.600    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.714 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.714    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.827 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.827    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.941 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.941    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.055 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.055    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.169 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.169    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.283 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.397    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.554 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.409    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.738 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.738    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.271 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.271    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.388 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.388    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.505 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.505    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.622 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.739 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.739    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.856 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.856    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.973 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.973    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.090 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.090    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.247 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.173    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.505 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.505    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.055 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.055    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.169 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.169    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.283 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.283    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.397 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.397    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.511 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.511    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.625 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.625    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.739 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.739    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.853 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.853    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.010 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.976    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.305 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.305    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.855 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.311 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.311    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.425 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.425    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.539 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.539    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.653 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.653    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.810 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.837    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.166 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.166    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.716 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.716    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.830 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.830    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.944 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.944    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.058 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.058    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.172 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.172    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.286 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.286    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.400 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.400    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.514 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.514    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.671 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.684    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.013 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.013    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.546 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.546    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.663 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.663    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.780 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.780    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.897 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.897    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.014 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.014    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.131 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.131    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.248 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.248    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.365 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.365    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.522 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.515    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.847 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.847    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.397 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.397    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.511 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.511    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.625 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.625    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.739 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.739    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.853 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.853    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.967 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.967    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.081 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.081    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.195 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.195    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.352 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.371    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.700 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.700    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.233 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.233    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.350 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.350    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.467 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.467    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.584 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.584    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.701 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.701    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.818 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.818    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.935 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.935    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.052 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.052    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.209 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.497    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.829 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.829    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.362 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.479 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.479    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.596 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.596    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.713 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.713    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.830 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.830    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.947 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.947    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.064 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.064    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.181 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.181    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.338 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.380    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.712 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.712    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.262 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.262    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.376 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.376    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.490 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.490    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.604 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.604    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.718 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.718    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.832 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.832    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.946 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.946    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.060 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.060    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.217 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.156    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.485 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.485    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.035 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.035    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.149 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.149    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.263 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.263    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.377 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.377    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.491 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.491    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.605 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.605    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.719 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.719    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.833 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.833    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.990 r  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.592    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.921 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.200    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.532    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.124   105.656 f  sm/D_states_q[2]_i_20/O
                         net (fo=6, routed)           0.623   106.279    sm/D_states_q[2]_i_20_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124   106.403 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.490   106.893    sm/D_states_q[4]_i_17_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.017 f  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.000   107.017    sm/D_states_q[4]_i_12_n_0
    SLICE_X62Y29         MUXF7 (Prop_muxf7_I0_O)      0.212   107.229 f  sm/D_states_q_reg[4]_i_5/O
                         net (fo=1, routed)           0.675   107.904    sm/D_states_q_reg[4]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.299   108.203 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           0.319   108.522    sm/D_states_q[4]_i_2_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124   108.646 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   108.646    sm/D_states_d__0[4]
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503   116.019    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.278    
                         clock uncertainty           -0.035   116.243    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.077   116.320    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.320    
                         arrival time                        -108.646    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.374ns  (logic 61.271ns (59.271%)  route 42.103ns (40.729%))
  Logic Levels:           327  (CARRY4=288 LUT2=3 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.619     5.203    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.478     5.681 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=100, routed)         1.277     6.958    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.323     7.281 f  sm/D_registers_q[7][31]_i_61/O
                         net (fo=1, routed)           0.808     8.090    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.416 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.046     9.461    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.585 r  sm/ram_reg_i_107/O
                         net (fo=64, routed)          1.158    10.743    L_reg/M_sm_ra1[1]
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.867 r  L_reg/D_registers_q[7][31]_i_154/O
                         net (fo=2, routed)           1.249    12.116    L_reg/D_registers_q[7][31]_i_154_n_0
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.152    12.268 r  L_reg/D_registers_q[7][31]_i_127/O
                         net (fo=6, routed)           0.422    12.691    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    13.017 r  sm/D_registers_q[7][28]_i_195/O
                         net (fo=1, routed)           0.000    13.017    alum/divider/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.549 r  alum/divider/D_registers_q_reg[7][28]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.549    alum/divider/D_registers_q_reg[7][28]_i_173_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.663 r  alum/divider/D_registers_q_reg[7][28]_i_153/CO[3]
                         net (fo=1, routed)           0.000    13.663    alum/divider/D_registers_q_reg[7][28]_i_153_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.777 r  alum/divider/D_registers_q_reg[7][28]_i_133/CO[3]
                         net (fo=1, routed)           0.000    13.777    alum/divider/D_registers_q_reg[7][28]_i_133_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.891 r  alum/divider/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.891    alum/divider/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.005 r  alum/divider/D_registers_q_reg[7][28]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.005    alum/divider/D_registers_q_reg[7][28]_i_79_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.119 r  alum/divider/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.119    alum/divider/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.233 r  alum/divider/D_registers_q_reg[7][31]_i_122/CO[3]
                         net (fo=1, routed)           0.009    14.242    alum/divider/D_registers_q_reg[7][31]_i_122_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  alum/divider/D_registers_q_reg[7][31]_i_98/CO[3]
                         net (fo=1, routed)           0.000    14.356    alum/divider/D_registers_q_reg[7][31]_i_98_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.627 r  alum/divider/D_registers_q_reg[7][31]_i_69/CO[0]
                         net (fo=36, routed)          1.050    15.677    alum/divider/d0[31]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.506 r  alum/divider/D_registers_q_reg[7][28]_i_168/CO[3]
                         net (fo=1, routed)           0.000    16.506    alum/divider/D_registers_q_reg[7][28]_i_168_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.620 r  alum/divider/D_registers_q_reg[7][28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    16.620    alum/divider/D_registers_q_reg[7][28]_i_148_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.734 r  alum/divider/D_registers_q_reg[7][28]_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.734    alum/divider/D_registers_q_reg[7][28]_i_128_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.848 r  alum/divider/D_registers_q_reg[7][28]_i_106/CO[3]
                         net (fo=1, routed)           0.000    16.848    alum/divider/D_registers_q_reg[7][28]_i_106_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.962 r  alum/divider/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.962    alum/divider/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.076 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.009    17.085    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/divider/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/divider/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/divider/D_registers_q_reg[7][30]_i_10/CO[1]
                         net (fo=36, routed)          1.144    18.614    alum/divider/d0[30]
    SLICE_X47Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    19.399 r  alum/divider/D_registers_q_reg[7][28]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.399    alum/divider/D_registers_q_reg[7][28]_i_163_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.513 r  alum/divider/D_registers_q_reg[7][28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.513    alum/divider/D_registers_q_reg[7][28]_i_143_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.627 r  alum/divider/D_registers_q_reg[7][28]_i_123/CO[3]
                         net (fo=1, routed)           0.000    19.627    alum/divider/D_registers_q_reg[7][28]_i_123_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  alum/divider/D_registers_q_reg[7][28]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.741    alum/divider/D_registers_q_reg[7][28]_i_101_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  alum/divider/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.855    alum/divider/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.009    19.978    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/divider/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/divider/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.363 r  alum/divider/D_registers_q_reg[7][29]_i_24/CO[1]
                         net (fo=36, routed)          1.121    21.484    alum/divider/d0[29]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.813 r  alum/divider/D_registers_q[7][28]_i_184/O
                         net (fo=1, routed)           0.000    21.813    alum/divider/D_registers_q[7][28]_i_184_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.363 r  alum/divider/D_registers_q_reg[7][28]_i_162/CO[3]
                         net (fo=1, routed)           0.000    22.363    alum/divider/D_registers_q_reg[7][28]_i_162_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.477 r  alum/divider/D_registers_q_reg[7][28]_i_142/CO[3]
                         net (fo=1, routed)           0.000    22.477    alum/divider/D_registers_q_reg[7][28]_i_142_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.591 r  alum/divider/D_registers_q_reg[7][28]_i_122/CO[3]
                         net (fo=1, routed)           0.000    22.591    alum/divider/D_registers_q_reg[7][28]_i_122_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.705 r  alum/divider/D_registers_q_reg[7][28]_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.705    alum/divider/D_registers_q_reg[7][28]_i_100_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.819 r  alum/divider/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.819    alum/divider/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.933 r  alum/divider/D_registers_q_reg[7][28]_i_42/CO[3]
                         net (fo=1, routed)           0.000    22.933    alum/divider/D_registers_q_reg[7][28]_i_42_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.047 r  alum/divider/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.056    alum/divider/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/divider/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.327 r  alum/divider/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.346    24.674    alum/divider/d0[28]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    25.003 r  alum/divider/D_registers_q[7][24]_i_214/O
                         net (fo=1, routed)           0.000    25.003    alum/divider/D_registers_q[7][24]_i_214_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.553 r  alum/divider/D_registers_q_reg[7][24]_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.553    alum/divider/D_registers_q_reg[7][24]_i_184_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.667 r  alum/divider/D_registers_q_reg[7][24]_i_157/CO[3]
                         net (fo=1, routed)           0.000    25.667    alum/divider/D_registers_q_reg[7][24]_i_157_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.781 r  alum/divider/D_registers_q_reg[7][24]_i_130/CO[3]
                         net (fo=1, routed)           0.000    25.781    alum/divider/D_registers_q_reg[7][24]_i_130_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.895 r  alum/divider/D_registers_q_reg[7][24]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.895    alum/divider/D_registers_q_reg[7][24]_i_100_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.009 r  alum/divider/D_registers_q_reg[7][24]_i_69/CO[3]
                         net (fo=1, routed)           0.000    26.009    alum/divider/D_registers_q_reg[7][24]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.123 r  alum/divider/D_registers_q_reg[7][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.123    alum/divider/D_registers_q_reg[7][24]_i_43_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.237 r  alum/divider/D_registers_q_reg[7][27]_i_16/CO[3]
                         net (fo=1, routed)           0.009    26.246    alum/divider/D_registers_q_reg[7][27]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.360 r  alum/divider/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.360    alum/divider/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.517 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          0.959    27.476    alum/divider/d0[27]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    27.805 r  alum/divider/D_registers_q[7][24]_i_211/O
                         net (fo=1, routed)           0.000    27.805    alum/divider/D_registers_q[7][24]_i_211_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.338 r  alum/divider/D_registers_q_reg[7][24]_i_179/CO[3]
                         net (fo=1, routed)           0.000    28.338    alum/divider/D_registers_q_reg[7][24]_i_179_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.455 r  alum/divider/D_registers_q_reg[7][24]_i_152/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/divider/D_registers_q_reg[7][24]_i_152_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.572 r  alum/divider/D_registers_q_reg[7][24]_i_125/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/divider/D_registers_q_reg[7][24]_i_125_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.689 r  alum/divider/D_registers_q_reg[7][24]_i_95/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/divider/D_registers_q_reg[7][24]_i_95_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.806 r  alum/divider/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    28.806    alum/divider/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.923 r  alum/divider/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.923    alum/divider/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.040 r  alum/divider/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.009    29.049    alum/divider/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  alum/divider/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.166    alum/divider/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.323 r  alum/divider/D_registers_q_reg[7][26]_i_12/CO[1]
                         net (fo=36, routed)          1.104    30.427    alum/divider/d0[26]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.759 r  alum/divider/D_registers_q[7][24]_i_208/O
                         net (fo=1, routed)           0.000    30.759    alum/divider/D_registers_q[7][24]_i_208_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.292 r  alum/divider/D_registers_q_reg[7][24]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.292    alum/divider/D_registers_q_reg[7][24]_i_174_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.409 r  alum/divider/D_registers_q_reg[7][24]_i_147/CO[3]
                         net (fo=1, routed)           0.000    31.409    alum/divider/D_registers_q_reg[7][24]_i_147_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.526 r  alum/divider/D_registers_q_reg[7][24]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.526    alum/divider/D_registers_q_reg[7][24]_i_120_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.643 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    31.643    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.760 r  alum/divider/D_registers_q_reg[7][24]_i_59/CO[3]
                         net (fo=1, routed)           0.000    31.760    alum/divider/D_registers_q_reg[7][24]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.877 r  alum/divider/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.877    alum/divider/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  alum/divider/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.009    32.003    alum/divider/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.120    alum/divider/D_registers_q_reg[7][24]_i_7_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.277 r  alum/divider/D_registers_q_reg[7][25]_i_15/CO[1]
                         net (fo=36, routed)          1.115    33.392    alum/divider/d0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.180 r  alum/divider/D_registers_q_reg[7][24]_i_173/CO[3]
                         net (fo=1, routed)           0.000    34.180    alum/divider/D_registers_q_reg[7][24]_i_173_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.294 r  alum/divider/D_registers_q_reg[7][24]_i_146/CO[3]
                         net (fo=1, routed)           0.000    34.294    alum/divider/D_registers_q_reg[7][24]_i_146_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.408 r  alum/divider/D_registers_q_reg[7][24]_i_119/CO[3]
                         net (fo=1, routed)           0.000    34.408    alum/divider/D_registers_q_reg[7][24]_i_119_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.522 r  alum/divider/D_registers_q_reg[7][24]_i_89/CO[3]
                         net (fo=1, routed)           0.000    34.522    alum/divider/D_registers_q_reg[7][24]_i_89_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.636 r  alum/divider/D_registers_q_reg[7][24]_i_58/CO[3]
                         net (fo=1, routed)           0.000    34.636    alum/divider/D_registers_q_reg[7][24]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.750 r  alum/divider/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.750    alum/divider/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.864 r  alum/divider/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.009    34.873    alum/divider/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  alum/divider/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.987    alum/divider/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.144 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          0.986    36.130    alum/divider/d0[24]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.459 r  alum/divider/D_registers_q[7][20]_i_182/O
                         net (fo=1, routed)           0.000    36.459    alum/divider/D_registers_q[7][20]_i_182_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.992 r  alum/divider/D_registers_q_reg[7][20]_i_157/CO[3]
                         net (fo=1, routed)           0.000    36.992    alum/divider/D_registers_q_reg[7][20]_i_157_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  alum/divider/D_registers_q_reg[7][20]_i_132/CO[3]
                         net (fo=1, routed)           0.000    37.109    alum/divider/D_registers_q_reg[7][20]_i_132_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  alum/divider/D_registers_q_reg[7][20]_i_110/CO[3]
                         net (fo=1, routed)           0.000    37.226    alum/divider/D_registers_q_reg[7][20]_i_110_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.343 r  alum/divider/D_registers_q_reg[7][20]_i_85/CO[3]
                         net (fo=1, routed)           0.000    37.343    alum/divider/D_registers_q_reg[7][20]_i_85_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.460 r  alum/divider/D_registers_q_reg[7][20]_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.460    alum/divider/D_registers_q_reg[7][20]_i_60_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.577 r  alum/divider/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.577    alum/divider/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.694 r  alum/divider/D_registers_q_reg[7][23]_i_16/CO[3]
                         net (fo=1, routed)           0.009    37.703    alum/divider/D_registers_q_reg[7][23]_i_16_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.820 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.820    alum/divider/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.977 r  alum/divider/D_registers_q_reg[7][23]_i_12/CO[1]
                         net (fo=36, routed)          0.921    38.898    alum/divider/d0[23]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.332    39.230 r  alum/divider/D_registers_q[7][20]_i_179/O
                         net (fo=1, routed)           0.000    39.230    alum/divider/D_registers_q[7][20]_i_179_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.780 r  alum/divider/D_registers_q_reg[7][20]_i_152/CO[3]
                         net (fo=1, routed)           0.000    39.780    alum/divider/D_registers_q_reg[7][20]_i_152_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.894 r  alum/divider/D_registers_q_reg[7][20]_i_127/CO[3]
                         net (fo=1, routed)           0.000    39.894    alum/divider/D_registers_q_reg[7][20]_i_127_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.008 r  alum/divider/D_registers_q_reg[7][20]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.008    alum/divider/D_registers_q_reg[7][20]_i_105_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.122 r  alum/divider/D_registers_q_reg[7][20]_i_80/CO[3]
                         net (fo=1, routed)           0.000    40.122    alum/divider/D_registers_q_reg[7][20]_i_80_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.236 r  alum/divider/D_registers_q_reg[7][20]_i_55/CO[3]
                         net (fo=1, routed)           0.000    40.236    alum/divider/D_registers_q_reg[7][20]_i_55_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.350 r  alum/divider/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.350    alum/divider/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.464 r  alum/divider/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.473    alum/divider/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.587 r  alum/divider/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.587    alum/divider/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.744 r  alum/divider/D_registers_q_reg[7][22]_i_12/CO[1]
                         net (fo=36, routed)          0.909    41.653    alum/divider/d0[22]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.982 r  alum/divider/D_registers_q[7][20]_i_176/O
                         net (fo=1, routed)           0.000    41.982    alum/divider/D_registers_q[7][20]_i_176_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.532 r  alum/divider/D_registers_q_reg[7][20]_i_147/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/divider/D_registers_q_reg[7][20]_i_147_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/divider/D_registers_q_reg[7][20]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/divider/D_registers_q_reg[7][20]_i_122_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/divider/D_registers_q_reg[7][20]_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/divider/D_registers_q_reg[7][20]_i_100_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/divider/D_registers_q_reg[7][20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/divider/D_registers_q_reg[7][20]_i_75_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/divider/D_registers_q_reg[7][20]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/divider/D_registers_q_reg[7][20]_i_50_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/divider/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/divider/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  alum/divider/D_registers_q_reg[7][20]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.339    alum/divider/D_registers_q_reg[7][20]_i_7_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.496 r  alum/divider/D_registers_q_reg[7][21]_i_15/CO[1]
                         net (fo=36, routed)          1.056    44.552    alum/divider/d0[21]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    44.881 r  alum/divider/D_registers_q[7][20]_i_173/O
                         net (fo=1, routed)           0.000    44.881    alum/divider/D_registers_q[7][20]_i_173_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.414 r  alum/divider/D_registers_q_reg[7][20]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.414    alum/divider/D_registers_q_reg[7][20]_i_146_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.531 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    45.531    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.648 r  alum/divider/D_registers_q_reg[7][20]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/divider/D_registers_q_reg[7][20]_i_99_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.765 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.765    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.882 r  alum/divider/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.882    alum/divider/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.999 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.999    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.116 r  alum/divider/D_registers_q_reg[7][20]_i_12/CO[3]
                         net (fo=1, routed)           0.009    46.125    alum/divider/D_registers_q_reg[7][20]_i_12_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.242 r  alum/divider/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.242    alum/divider/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.399 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.971    47.370    alum/divider/d0[20]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.332    47.702 r  alum/divider/D_registers_q[7][19]_i_113/O
                         net (fo=1, routed)           0.000    47.702    alum/divider/D_registers_q[7][19]_i_113_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.252 r  alum/divider/D_registers_q_reg[7][19]_i_99/CO[3]
                         net (fo=1, routed)           0.000    48.252    alum/divider/D_registers_q_reg[7][19]_i_99_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.366 r  alum/divider/D_registers_q_reg[7][19]_i_87/CO[3]
                         net (fo=1, routed)           0.000    48.366    alum/divider/D_registers_q_reg[7][19]_i_87_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.480 r  alum/divider/D_registers_q_reg[7][19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    48.480    alum/divider/D_registers_q_reg[7][19]_i_72_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.594 r  alum/divider/D_registers_q_reg[7][19]_i_60/CO[3]
                         net (fo=1, routed)           0.000    48.594    alum/divider/D_registers_q_reg[7][19]_i_60_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.708 r  alum/divider/D_registers_q_reg[7][19]_i_46/CO[3]
                         net (fo=1, routed)           0.000    48.708    alum/divider/D_registers_q_reg[7][19]_i_46_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.822 r  alum/divider/D_registers_q_reg[7][19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    48.822    alum/divider/D_registers_q_reg[7][19]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.936 r  alum/divider/D_registers_q_reg[7][19]_i_17/CO[3]
                         net (fo=1, routed)           0.009    48.945    alum/divider/D_registers_q_reg[7][19]_i_17_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.059 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.059    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.216 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.958    50.174    alum/divider/d0[19]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.503 r  alum/divider/D_registers_q[7][15]_i_180/O
                         net (fo=1, routed)           0.000    50.503    alum/divider/D_registers_q[7][15]_i_180_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.053 r  alum/divider/D_registers_q_reg[7][15]_i_155/CO[3]
                         net (fo=1, routed)           0.000    51.053    alum/divider/D_registers_q_reg[7][15]_i_155_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.167 r  alum/divider/D_registers_q_reg[7][15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    51.167    alum/divider/D_registers_q_reg[7][15]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.281 r  alum/divider/D_registers_q_reg[7][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    51.281    alum/divider/D_registers_q_reg[7][15]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.395 r  alum/divider/D_registers_q_reg[7][15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    51.395    alum/divider/D_registers_q_reg[7][15]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.509 r  alum/divider/D_registers_q_reg[7][15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    51.509    alum/divider/D_registers_q_reg[7][15]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.623 r  alum/divider/D_registers_q_reg[7][15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.623    alum/divider/D_registers_q_reg[7][15]_i_38_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.737 r  alum/divider/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.737    alum/divider/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.851 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.009    51.860    alum/divider/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.017 r  alum/divider/D_registers_q_reg[7][18]_i_12/CO[1]
                         net (fo=36, routed)          1.034    53.051    alum/divider/d0[18]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.329    53.380 r  alum/divider/D_registers_q[7][15]_i_177/O
                         net (fo=1, routed)           0.000    53.380    alum/divider/D_registers_q[7][15]_i_177_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.930 r  alum/divider/D_registers_q_reg[7][15]_i_150/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/divider/D_registers_q_reg[7][15]_i_150_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/divider/D_registers_q_reg[7][15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/divider/D_registers_q_reg[7][15]_i_128_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/divider/D_registers_q_reg[7][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/divider/D_registers_q_reg[7][15]_i_103_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/divider/D_registers_q_reg[7][15]_i_78/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/divider/D_registers_q_reg[7][15]_i_78_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.386 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    54.386    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.500 r  alum/divider/D_registers_q_reg[7][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.500    alum/divider/D_registers_q_reg[7][15]_i_33_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.614 r  alum/divider/D_registers_q_reg[7][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.614    alum/divider/D_registers_q_reg[7][15]_i_18_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  alum/divider/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.728    alum/divider/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.885 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.977    55.862    alum/divider/d0[17]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.191 r  alum/divider/D_registers_q[7][15]_i_174/O
                         net (fo=1, routed)           0.000    56.191    alum/divider/D_registers_q[7][15]_i_174_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.741 r  alum/divider/D_registers_q_reg[7][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000    56.741    alum/divider/D_registers_q_reg[7][15]_i_145_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.855 r  alum/divider/D_registers_q_reg[7][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000    56.855    alum/divider/D_registers_q_reg[7][15]_i_123_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.969 r  alum/divider/D_registers_q_reg[7][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    56.969    alum/divider/D_registers_q_reg[7][15]_i_98_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.083 r  alum/divider/D_registers_q_reg[7][15]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.083    alum/divider/D_registers_q_reg[7][15]_i_73_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.197 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.197    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.311 r  alum/divider/D_registers_q_reg[7][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.311    alum/divider/D_registers_q_reg[7][15]_i_28_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.425 r  alum/divider/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.425    alum/divider/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.539 r  alum/divider/D_registers_q_reg[7][15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.539    alum/divider/D_registers_q_reg[7][15]_i_7_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.696 r  alum/divider/D_registers_q_reg[7][16]_i_15/CO[1]
                         net (fo=36, routed)          0.956    58.652    alum/divider/d0[16]
    SLICE_X30Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.981 r  alum/divider/D_registers_q[7][15]_i_171/O
                         net (fo=1, routed)           0.000    58.981    alum/divider/D_registers_q[7][15]_i_171_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.514 r  alum/divider/D_registers_q_reg[7][15]_i_144/CO[3]
                         net (fo=1, routed)           0.000    59.514    alum/divider/D_registers_q_reg[7][15]_i_144_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.631 r  alum/divider/D_registers_q_reg[7][15]_i_122/CO[3]
                         net (fo=1, routed)           0.000    59.631    alum/divider/D_registers_q_reg[7][15]_i_122_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.748 r  alum/divider/D_registers_q_reg[7][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    59.748    alum/divider/D_registers_q_reg[7][15]_i_97_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.865 r  alum/divider/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    59.865    alum/divider/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.982 r  alum/divider/D_registers_q_reg[7][15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    59.982    alum/divider/D_registers_q_reg[7][15]_i_49_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.099 r  alum/divider/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.099    alum/divider/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.216 r  alum/divider/D_registers_q_reg[7][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.216    alum/divider/D_registers_q_reg[7][15]_i_12_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.333 r  alum/divider/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.333    alum/divider/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.490 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.109    61.599    alum/divider/d0[15]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.931 r  alum/divider/D_registers_q[7][14]_i_108/O
                         net (fo=1, routed)           0.000    61.931    alum/divider/D_registers_q[7][14]_i_108_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    62.332 r  alum/divider/D_registers_q_reg[7][14]_i_96/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/divider/D_registers_q_reg[7][14]_i_96_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/divider/D_registers_q_reg[7][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/divider/D_registers_q_reg[7][14]_i_81_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/divider/D_registers_q_reg[7][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/divider/D_registers_q_reg[7][14]_i_69_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/divider/D_registers_q_reg[7][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/divider/D_registers_q_reg[7][14]_i_57_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/divider/D_registers_q_reg[7][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/divider/D_registers_q_reg[7][14]_i_44_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/divider/D_registers_q_reg[7][14]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.902    alum/divider/D_registers_q_reg[7][14]_i_31_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.016 r  alum/divider/D_registers_q_reg[7][14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.016    alum/divider/D_registers_q_reg[7][14]_i_17_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.130 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.130    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.287 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          1.003    64.290    alum/divider/d0[14]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.619 r  alum/divider/D_registers_q[7][10]_i_175/O
                         net (fo=1, routed)           0.000    64.619    alum/divider/D_registers_q[7][10]_i_175_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.152 r  alum/divider/D_registers_q_reg[7][10]_i_155/CO[3]
                         net (fo=1, routed)           0.000    65.152    alum/divider/D_registers_q_reg[7][10]_i_155_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.269 r  alum/divider/D_registers_q_reg[7][10]_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.269    alum/divider/D_registers_q_reg[7][10]_i_135_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.386 r  alum/divider/D_registers_q_reg[7][10]_i_110/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/divider/D_registers_q_reg[7][10]_i_110_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.503 r  alum/divider/D_registers_q_reg[7][10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    65.503    alum/divider/D_registers_q_reg[7][10]_i_88_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.620 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.620    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.737 r  alum/divider/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.737    alum/divider/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.854 r  alum/divider/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.854    alum/divider/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.971 r  alum/divider/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.971    alum/divider/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.128 r  alum/divider/D_registers_q_reg[7][13]_i_12/CO[1]
                         net (fo=36, routed)          1.009    67.136    alum/divider/d0[13]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.468 r  alum/divider/D_registers_q[7][10]_i_172/O
                         net (fo=1, routed)           0.000    67.468    alum/divider/D_registers_q[7][10]_i_172_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.018 r  alum/divider/D_registers_q_reg[7][10]_i_150/CO[3]
                         net (fo=1, routed)           0.000    68.018    alum/divider/D_registers_q_reg[7][10]_i_150_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.132 r  alum/divider/D_registers_q_reg[7][10]_i_130/CO[3]
                         net (fo=1, routed)           0.000    68.132    alum/divider/D_registers_q_reg[7][10]_i_130_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.246 r  alum/divider/D_registers_q_reg[7][10]_i_105/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/divider/D_registers_q_reg[7][10]_i_105_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.360 r  alum/divider/D_registers_q_reg[7][10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    68.360    alum/divider/D_registers_q_reg[7][10]_i_83_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.474 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.474    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.588 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.588    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.702 r  alum/divider/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    68.702    alum/divider/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.816 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.973 r  alum/divider/D_registers_q_reg[7][12]_i_9/CO[1]
                         net (fo=36, routed)          1.088    70.061    alum/divider/d0[12]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.846 r  alum/divider/D_registers_q_reg[7][10]_i_145/CO[3]
                         net (fo=1, routed)           0.000    70.846    alum/divider/D_registers_q_reg[7][10]_i_145_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.960 r  alum/divider/D_registers_q_reg[7][10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/divider/D_registers_q_reg[7][10]_i_125_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.074 r  alum/divider/D_registers_q_reg[7][10]_i_100/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/divider/D_registers_q_reg[7][10]_i_100_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.188 r  alum/divider/D_registers_q_reg[7][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    71.188    alum/divider/D_registers_q_reg[7][10]_i_78_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.302 r  alum/divider/D_registers_q_reg[7][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    71.302    alum/divider/D_registers_q_reg[7][10]_i_51_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.416 r  alum/divider/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.416    alum/divider/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.530 r  alum/divider/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.530    alum/divider/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.644 r  alum/divider/D_registers_q_reg[7][10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    71.644    alum/divider/D_registers_q_reg[7][10]_i_7_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.801 r  alum/divider/D_registers_q_reg[7][11]_i_11/CO[1]
                         net (fo=36, routed)          1.004    72.805    alum/divider/d0[11]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.590 r  alum/divider/D_registers_q_reg[7][10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    73.590    alum/divider/D_registers_q_reg[7][10]_i_144_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.704 r  alum/divider/D_registers_q_reg[7][10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    73.704    alum/divider/D_registers_q_reg[7][10]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.818 r  alum/divider/D_registers_q_reg[7][10]_i_99/CO[3]
                         net (fo=1, routed)           0.000    73.818    alum/divider/D_registers_q_reg[7][10]_i_99_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  alum/divider/D_registers_q_reg[7][10]_i_77/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/divider/D_registers_q_reg[7][10]_i_77_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  alum/divider/D_registers_q_reg[7][10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.046    alum/divider/D_registers_q_reg[7][10]_i_50_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    74.160    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  alum/divider/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.274    alum/divider/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.388 r  alum/divider/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    74.388    alum/divider/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.545 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          0.855    75.400    alum/divider/d0[10]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.729 r  alum/divider/D_registers_q[7][9]_i_70/O
                         net (fo=1, routed)           0.000    75.729    alum/divider/D_registers_q[7][9]_i_70_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.262 r  alum/divider/D_registers_q_reg[7][9]_i_63/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/divider/D_registers_q_reg[7][9]_i_63_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.379 r  alum/divider/D_registers_q_reg[7][9]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.379    alum/divider/D_registers_q_reg[7][9]_i_58_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.496 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    76.496    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    76.613    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  alum/divider/D_registers_q_reg[7][9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.730    alum/divider/D_registers_q_reg[7][9]_i_32_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  alum/divider/D_registers_q_reg[7][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.847    alum/divider/D_registers_q_reg[7][9]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  alum/divider/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/divider/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  alum/divider/D_registers_q_reg[7][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.081    alum/divider/D_registers_q_reg[7][9]_i_8_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.238 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    78.164    alum/divider/d0[9]
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.496 r  alum/divider/D_registers_q[7][8]_i_80/O
                         net (fo=1, routed)           0.000    78.496    alum/divider/D_registers_q[7][8]_i_80_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.046 r  alum/divider/D_registers_q_reg[7][8]_i_73/CO[3]
                         net (fo=1, routed)           0.000    79.046    alum/divider/D_registers_q_reg[7][8]_i_73_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  alum/divider/D_registers_q_reg[7][8]_i_68/CO[3]
                         net (fo=1, routed)           0.000    79.160    alum/divider/D_registers_q_reg[7][8]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.274 r  alum/divider/D_registers_q_reg[7][8]_i_63/CO[3]
                         net (fo=1, routed)           0.000    79.274    alum/divider/D_registers_q_reg[7][8]_i_63_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.388 r  alum/divider/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/divider/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.502 r  alum/divider/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    79.502    alum/divider/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.616 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.616    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.730 r  alum/divider/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.730    alum/divider/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.844 r  alum/divider/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.844    alum/divider/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.001 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.966    80.967    alum/divider/d0[8]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.296 r  alum/divider/D_registers_q[7][1]_i_206/O
                         net (fo=1, routed)           0.000    81.296    alum/divider/D_registers_q[7][1]_i_206_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.846 r  alum/divider/D_registers_q_reg[7][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    81.846    alum/divider/D_registers_q_reg[7][1]_i_177_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.960 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    81.960    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.074 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.074    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.188 r  alum/divider/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.188    alum/divider/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.302 r  alum/divider/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.302    alum/divider/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.416 r  alum/divider/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.416    alum/divider/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.530 r  alum/divider/D_registers_q_reg[7][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.530    alum/divider/D_registers_q_reg[7][7]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.644 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.644    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.801 r  alum/divider/D_registers_q_reg[7][7]_i_9/CO[1]
                         net (fo=36, routed)          1.027    83.828    alum/divider/d0[7]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.157 r  alum/divider/D_registers_q[7][1]_i_203/O
                         net (fo=1, routed)           0.000    84.157    alum/divider/D_registers_q[7][1]_i_203_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.707 r  alum/divider/D_registers_q_reg[7][1]_i_172/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/divider/D_registers_q_reg[7][1]_i_172_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.049 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    85.049    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.163 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    85.163    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.277 r  alum/divider/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    85.277    alum/divider/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.391 r  alum/divider/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.391    alum/divider/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.505 r  alum/divider/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    85.505    alum/divider/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.662 r  alum/divider/D_registers_q_reg[7][6]_i_9/CO[1]
                         net (fo=36, routed)          1.012    86.674    alum/divider/d0[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.003 r  alum/divider/D_registers_q[7][1]_i_200/O
                         net (fo=1, routed)           0.000    87.003    alum/divider/D_registers_q[7][1]_i_200_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.536 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    87.536    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.653 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.770 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    87.770    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.887 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.887    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.004 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    88.004    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.121 r  alum/divider/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    88.121    alum/divider/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.238 r  alum/divider/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/divider/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.355 r  alum/divider/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    88.355    alum/divider/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.512 r  alum/divider/D_registers_q_reg[7][5]_i_9/CO[1]
                         net (fo=36, routed)          0.994    89.506    alum/divider/d0[5]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    89.838 r  alum/divider/D_registers_q[7][1]_i_197/O
                         net (fo=1, routed)           0.000    89.838    alum/divider/D_registers_q[7][1]_i_197_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.388 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    90.388    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.502 r  alum/divider/D_registers_q_reg[7][1]_i_127/CO[3]
                         net (fo=1, routed)           0.000    90.502    alum/divider/D_registers_q_reg[7][1]_i_127_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.616 r  alum/divider/D_registers_q_reg[7][1]_i_96/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/divider/D_registers_q_reg[7][1]_i_96_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.730 r  alum/divider/D_registers_q_reg[7][1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    90.730    alum/divider/D_registers_q_reg[7][1]_i_70_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.844 r  alum/divider/D_registers_q_reg[7][1]_i_49/CO[3]
                         net (fo=1, routed)           0.000    90.844    alum/divider/D_registers_q_reg[7][1]_i_49_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.958 r  alum/divider/D_registers_q_reg[7][1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    90.958    alum/divider/D_registers_q_reg[7][1]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.072 r  alum/divider/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.072    alum/divider/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.186 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    91.186    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.343 r  alum/divider/D_registers_q_reg[7][4]_i_9/CO[1]
                         net (fo=36, routed)          1.019    92.362    alum/divider/d0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    92.691 r  alum/divider/D_registers_q[7][1]_i_194/O
                         net (fo=1, routed)           0.000    92.691    alum/divider/D_registers_q[7][1]_i_194_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.224 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.341 r  alum/divider/D_registers_q_reg[7][1]_i_122/CO[3]
                         net (fo=1, routed)           0.000    93.341    alum/divider/D_registers_q_reg[7][1]_i_122_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.458 r  alum/divider/D_registers_q_reg[7][1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    93.458    alum/divider/D_registers_q_reg[7][1]_i_91_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.575 r  alum/divider/D_registers_q_reg[7][1]_i_65/CO[3]
                         net (fo=1, routed)           0.000    93.575    alum/divider/D_registers_q_reg[7][1]_i_65_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.692 r  alum/divider/D_registers_q_reg[7][1]_i_44/CO[3]
                         net (fo=1, routed)           0.000    93.692    alum/divider/D_registers_q_reg[7][1]_i_44_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.809 r  alum/divider/D_registers_q_reg[7][1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    93.809    alum/divider/D_registers_q_reg[7][1]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.926 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.926    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.043 r  alum/divider/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    94.043    alum/divider/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.200 r  alum/divider/D_registers_q_reg[7][3]_i_9/CO[1]
                         net (fo=36, routed)          1.287    95.487    alum/divider/d0[3]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.332    95.819 r  alum/divider/D_registers_q[7][1]_i_191/O
                         net (fo=1, routed)           0.000    95.819    alum/divider/D_registers_q[7][1]_i_191_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.352 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    96.352    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.469 r  alum/divider/D_registers_q_reg[7][1]_i_117/CO[3]
                         net (fo=1, routed)           0.000    96.469    alum/divider/D_registers_q_reg[7][1]_i_117_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.586 r  alum/divider/D_registers_q_reg[7][1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/divider/D_registers_q_reg[7][1]_i_86_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.703 r  alum/divider/D_registers_q_reg[7][1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    96.703    alum/divider/D_registers_q_reg[7][1]_i_60_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.820 r  alum/divider/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.820    alum/divider/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.937 r  alum/divider/D_registers_q_reg[7][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    96.937    alum/divider/D_registers_q_reg[7][1]_i_23_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.054 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    97.054    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.171 r  alum/divider/D_registers_q_reg[7][1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/divider/D_registers_q_reg[7][1]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.328 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[1]
                         net (fo=36, routed)          1.042    98.371    alum/divider/d0[2]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    98.703 r  alum/divider/D_registers_q[7][1]_i_188/O
                         net (fo=1, routed)           0.000    98.703    alum/divider/D_registers_q[7][1]_i_188_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.253 r  alum/divider/D_registers_q_reg[7][1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    99.253    alum/divider/D_registers_q_reg[7][1]_i_151_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.367 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    99.367    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.481 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    99.481    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.595 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    99.595    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.709 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    99.709    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.823 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    99.823    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.937 r  alum/divider/D_registers_q_reg[7][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    99.937    alum/divider/D_registers_q_reg[7][1]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.051 r  alum/divider/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000   100.051    alum/divider/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.208 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          0.939   101.147    alum/divider/d0[1]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.476 r  alum/divider/D_registers_q[7][0]_i_134/O
                         net (fo=1, routed)           0.000   101.476    alum/divider/D_registers_q[7][0]_i_134_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.026 r  alum/divider/D_registers_q_reg[7][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000   102.026    alum/divider/D_registers_q_reg[7][0]_i_127_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.140 r  alum/divider/D_registers_q_reg[7][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000   102.140    alum/divider/D_registers_q_reg[7][0]_i_122_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.254 r  alum/divider/D_registers_q_reg[7][0]_i_117/CO[3]
                         net (fo=1, routed)           0.000   102.254    alum/divider/D_registers_q_reg[7][0]_i_117_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.368 r  alum/divider/D_registers_q_reg[7][0]_i_112/CO[3]
                         net (fo=1, routed)           0.000   102.368    alum/divider/D_registers_q_reg[7][0]_i_112_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.482 r  alum/divider/D_registers_q_reg[7][0]_i_107/CO[3]
                         net (fo=1, routed)           0.000   102.482    alum/divider/D_registers_q_reg[7][0]_i_107_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.596 r  alum/divider/D_registers_q_reg[7][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000   102.596    alum/divider/D_registers_q_reg[7][0]_i_86_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.710 r  alum/divider/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.710    alum/divider/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.824 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.824    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.980 f  alum/divider/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.602   103.583    sm/d0[0]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.329   103.912 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.279   104.191    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.315 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.208   105.523    sm/M_alum_out[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.116   105.639 f  sm/D_states_q[3]_i_28/O
                         net (fo=5, routed)           0.501   106.140    sm/D_states_q[3]_i_28_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.324   106.464 f  sm/D_states_q[3]_i_30/O
                         net (fo=1, routed)           0.461   106.925    sm/D_states_q[3]_i_30_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.327   107.252 r  sm/D_states_q[3]_i_23/O
                         net (fo=1, routed)           0.433   107.685    sm/D_states_q[3]_i_23_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.809 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.644   108.453    sm/D_states_q[3]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.577 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   108.577    sm/D_states_d__0[3]
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.276    
                         clock uncertainty           -0.035   116.241    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)        0.029   116.270    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.270    
                         arrival time                        -108.577    
  -------------------------------------------------------------------
                         slack                                  7.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.858    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.850    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.850    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.850    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    sr1/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.850    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y28         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.069%)  route 0.285ns (66.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.928    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.846    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.069%)  route 0.285ns (66.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.928    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y29         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.846    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y14   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y11   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y13   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y12   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y10   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y29   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.766ns (16.133%)  route 3.982ns (83.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.938     7.658    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.782 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.475     9.257    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.381 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.569     9.949    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y28         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                105.872    

Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.766ns (16.133%)  route 3.982ns (83.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.938     7.658    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.782 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.475     9.257    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.381 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.569     9.949    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y28         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                105.872    

Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.766ns (16.133%)  route 3.982ns (83.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.938     7.658    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.782 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.475     9.257    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.381 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.569     9.949    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y28         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                105.872    

Slack (MET) :             105.872ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.766ns (16.133%)  route 3.982ns (83.867%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDSE (Prop_fdse_C_Q)         0.518     5.719 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=111, routed)         1.938     7.658    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.782 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.475     9.257    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.381 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.569     9.949    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y28         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                105.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.254ns (21.000%)  route 0.956ns (79.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         0.528     2.218    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.263 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.237     2.500    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.545 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.735    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X55Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.254ns (21.000%)  route 0.956ns (79.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         0.528     2.218    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.263 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.237     2.500    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.545 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.735    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X55Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.254ns (21.000%)  route 0.956ns (79.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         0.528     2.218    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.263 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.237     2.500    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.545 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.735    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X55Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.254ns (21.000%)  route 0.956ns (79.001%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=100, routed)         0.528     2.218    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.263 f  sm/D_debug_dff_q[6]_i_2/O
                         net (fo=5, routed)           0.237     2.500    sm/D_debug_dff_q[6]_i_2_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.545 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.190     2.735    fifo_reset_cond/AS[0]
    SLICE_X55Y28         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y28         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X55Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.296    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.257ns  (logic 11.411ns (30.626%)  route 25.847ns (69.374%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.699     8.329    L_reg/M_sm_pac[4]
    SLICE_X55Y3          LUT2 (Prop_lut2_I0_O)        0.301     8.630 f  L_reg/L_5c77a337_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.808     9.438    L_reg/L_5c77a337_remainder0_carry__0_i_12_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.562 r  L_reg/L_5c77a337_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.233    10.794    L_reg/L_5c77a337_remainder0_carry__0_i_9_n_0
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.154    10.948 f  L_reg/L_5c77a337_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.623    L_reg/L_5c77a337_remainder0_carry_i_15_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.327    11.950 r  L_reg/L_5c77a337_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.115    13.064    L_reg/L_5c77a337_remainder0_carry_i_8_n_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124    13.188 r  L_reg/L_5c77a337_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.348    13.537    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.922 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.922    aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.235 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.194    15.428    L_reg/L_5c77a337_remainder0[7]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.306    15.734 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    16.578    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124    16.702 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.815    17.517    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.641 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.951    18.592    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    18.744 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.595    19.339    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y4          LUT3 (Prop_lut3_I1_O)        0.352    19.691 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.159    20.850    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.176 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    21.695    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.215 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.215    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.332 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.332    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.647 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.642    23.289    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.596 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.075    25.199    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.323 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.917    26.240    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.364 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.813    27.177    L_reg/i__carry_i_18_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I5_O)        0.124    27.301 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    28.126    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    28.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.879    29.159    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    29.486 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.036 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.036    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.150    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.463 f  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.088    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    31.394 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.670 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    32.114    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    32.238 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    33.036    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.160 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.041    34.200    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.152    34.352 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.279    38.631    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.409 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.409    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.848ns  (logic 11.618ns (31.528%)  route 25.231ns (68.472%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.821     7.449    L_reg/M_sm_timer[4]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.296     7.745 r  L_reg/L_5c77a337_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.639     8.384    L_reg/L_5c77a337_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  L_reg/L_5c77a337_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.987     9.495    L_reg/L_5c77a337_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.647 f  L_reg/L_5c77a337_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.330    L_reg/L_5c77a337_remainder0_carry_i_20__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.704 r  L_reg/L_5c77a337_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.025    11.730    L_reg/L_5c77a337_remainder0_carry_i_10__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.058 r  L_reg/L_5c77a337_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.058    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.636 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.279    L_reg/L_5c77a337_remainder0_3[2]
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.608 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.619    15.227    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.332    15.559 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.650    16.209    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.333 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.137    17.470    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.622 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.891    18.514    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.354    18.868 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.977    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.348    20.193 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.516    20.708    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.228 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.228    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.660 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.008    22.669    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.976 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.409    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.533 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.847    24.380    L_reg/i__carry_i_14__1_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.504 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.324    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.448 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.315    L_reg/i__carry_i_20__3_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.439 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    27.035    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.185 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.492    27.677    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.399 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.399    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.516    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.831 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.452    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.759 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.163    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.287 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    31.258    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.382 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.200    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.245    33.568    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I0_O)        0.150    33.718 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.519    38.238    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.999 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.999    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.643ns  (logic 11.614ns (31.694%)  route 25.030ns (68.306%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.821     7.449    L_reg/M_sm_timer[4]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.296     7.745 r  L_reg/L_5c77a337_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.639     8.384    L_reg/L_5c77a337_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  L_reg/L_5c77a337_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.987     9.495    L_reg/L_5c77a337_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.647 f  L_reg/L_5c77a337_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.330    L_reg/L_5c77a337_remainder0_carry_i_20__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.704 r  L_reg/L_5c77a337_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.025    11.730    L_reg/L_5c77a337_remainder0_carry_i_10__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.058 r  L_reg/L_5c77a337_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.058    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.636 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.279    L_reg/L_5c77a337_remainder0_3[2]
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.608 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.619    15.227    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.332    15.559 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.650    16.209    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.333 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.137    17.470    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.622 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.891    18.514    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.354    18.868 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.977    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.348    20.193 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.516    20.708    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.228 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.228    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.660 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.008    22.669    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.976 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.409    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.533 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.847    24.380    L_reg/i__carry_i_14__1_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.504 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.324    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.448 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.315    L_reg/i__carry_i_20__3_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.439 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    27.035    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.185 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.492    27.677    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.399 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.399    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.516    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.831 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.452    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.759 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.163    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.287 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    31.258    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.382 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.200    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.243    33.566    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.150    33.716 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.320    38.037    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.794 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.794    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.628ns  (logic 11.387ns (31.087%)  route 25.242ns (68.913%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.821     7.449    L_reg/M_sm_timer[4]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.296     7.745 r  L_reg/L_5c77a337_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.639     8.384    L_reg/L_5c77a337_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  L_reg/L_5c77a337_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.987     9.495    L_reg/L_5c77a337_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.647 f  L_reg/L_5c77a337_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.330    L_reg/L_5c77a337_remainder0_carry_i_20__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.704 r  L_reg/L_5c77a337_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.025    11.730    L_reg/L_5c77a337_remainder0_carry_i_10__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.058 r  L_reg/L_5c77a337_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.058    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.636 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.279    L_reg/L_5c77a337_remainder0_3[2]
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.608 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.619    15.227    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.332    15.559 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.650    16.209    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.333 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.137    17.470    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.622 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.891    18.514    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.354    18.868 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.977    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.348    20.193 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.516    20.708    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.228 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.228    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.660 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.008    22.669    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.976 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.409    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.533 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.847    24.380    L_reg/i__carry_i_14__1_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.504 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.324    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.448 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.315    L_reg/i__carry_i_20__3_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.439 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    27.035    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.185 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.492    27.677    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.399 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.399    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.516    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.831 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.452    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.759 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.163    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.287 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    31.258    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.382 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.200    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.600    33.923    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.124    34.047 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.176    38.223    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.779 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.779    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.603ns  (logic 11.178ns (30.539%)  route 25.425ns (69.461%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.699     8.329    L_reg/M_sm_pac[4]
    SLICE_X55Y3          LUT2 (Prop_lut2_I0_O)        0.301     8.630 f  L_reg/L_5c77a337_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.808     9.438    L_reg/L_5c77a337_remainder0_carry__0_i_12_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.562 r  L_reg/L_5c77a337_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.233    10.794    L_reg/L_5c77a337_remainder0_carry__0_i_9_n_0
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.154    10.948 f  L_reg/L_5c77a337_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.623    L_reg/L_5c77a337_remainder0_carry_i_15_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.327    11.950 r  L_reg/L_5c77a337_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.115    13.064    L_reg/L_5c77a337_remainder0_carry_i_8_n_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124    13.188 r  L_reg/L_5c77a337_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.348    13.537    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.922 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.922    aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.235 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.194    15.428    L_reg/L_5c77a337_remainder0[7]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.306    15.734 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    16.578    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124    16.702 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.815    17.517    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.641 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.951    18.592    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    18.744 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.595    19.339    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y4          LUT3 (Prop_lut3_I1_O)        0.352    19.691 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.159    20.850    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.176 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    21.695    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.215 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.215    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.332 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.332    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.647 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.642    23.289    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.596 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.075    25.199    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.323 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.917    26.240    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.364 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.813    27.177    L_reg/i__carry_i_18_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I5_O)        0.124    27.301 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    28.126    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    28.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.879    29.159    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    29.486 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.036 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.036    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.150    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.463 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.088    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    31.394 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.670 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    32.114    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    32.238 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    33.036    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.160 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.033    34.193    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I0_O)        0.124    34.317 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.864    38.181    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.755 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.755    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.456ns  (logic 11.173ns (30.648%)  route 25.283ns (69.352%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.699     8.329    L_reg/M_sm_pac[4]
    SLICE_X55Y3          LUT2 (Prop_lut2_I0_O)        0.301     8.630 f  L_reg/L_5c77a337_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.808     9.438    L_reg/L_5c77a337_remainder0_carry__0_i_12_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.562 r  L_reg/L_5c77a337_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.233    10.794    L_reg/L_5c77a337_remainder0_carry__0_i_9_n_0
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.154    10.948 f  L_reg/L_5c77a337_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.623    L_reg/L_5c77a337_remainder0_carry_i_15_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.327    11.950 r  L_reg/L_5c77a337_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.115    13.064    L_reg/L_5c77a337_remainder0_carry_i_8_n_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124    13.188 r  L_reg/L_5c77a337_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.348    13.537    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.922 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.922    aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.235 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.194    15.428    L_reg/L_5c77a337_remainder0[7]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.306    15.734 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    16.578    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124    16.702 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.815    17.517    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.641 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.951    18.592    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    18.744 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.595    19.339    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y4          LUT3 (Prop_lut3_I1_O)        0.352    19.691 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.159    20.850    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.176 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    21.695    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.215 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.215    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.332 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.332    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.647 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.642    23.289    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.596 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.075    25.199    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.323 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.917    26.240    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.364 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.813    27.177    L_reg/i__carry_i_18_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I5_O)        0.124    27.301 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    28.126    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    28.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.879    29.159    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    29.486 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.036 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.036    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.150    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.463 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.088    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    31.394 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.670 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    32.114    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    32.238 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    33.036    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.160 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.041    34.200    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.124    34.324 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.715    38.039    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.607 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.607    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.339ns  (logic 11.354ns (31.245%)  route 24.985ns (68.755%))
  Logic Levels:           32  (CARRY4=8 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.699     8.329    L_reg/M_sm_pac[4]
    SLICE_X55Y3          LUT2 (Prop_lut2_I0_O)        0.301     8.630 f  L_reg/L_5c77a337_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.808     9.438    L_reg/L_5c77a337_remainder0_carry__0_i_12_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.562 r  L_reg/L_5c77a337_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.233    10.794    L_reg/L_5c77a337_remainder0_carry__0_i_9_n_0
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.154    10.948 f  L_reg/L_5c77a337_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.623    L_reg/L_5c77a337_remainder0_carry_i_15_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.327    11.950 r  L_reg/L_5c77a337_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.115    13.064    L_reg/L_5c77a337_remainder0_carry_i_8_n_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124    13.188 r  L_reg/L_5c77a337_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.348    13.537    aseg_driver/decimal_renderer/DI[2]
    SLICE_X57Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.922 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.922    aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.235 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.194    15.428    L_reg/L_5c77a337_remainder0[7]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.306    15.734 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    16.578    L_reg/i__carry__1_i_10_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124    16.702 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.815    17.517    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I0_O)        0.124    17.641 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.951    18.592    L_reg/i__carry_i_16__0_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.152    18.744 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.595    19.339    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y4          LUT3 (Prop_lut3_I1_O)        0.352    19.691 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.159    20.850    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    21.176 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    21.695    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.215 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.215    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.332 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.332    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.647 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.642    23.289    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.596 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.404    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.075    25.199    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.323 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.917    26.240    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I1_O)        0.124    26.364 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.813    27.177    L_reg/i__carry_i_18_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I5_O)        0.124    27.301 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.825    28.126    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.154    28.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.879    29.159    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.327    29.486 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.036 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.036    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.150    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.463 r  aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.088    aseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    31.394 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    31.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.670 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    32.114    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    32.238 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.797    33.036    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.160 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.358    34.517    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.146    34.663 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.100    37.763    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    41.490 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.490    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.020ns  (logic 11.375ns (31.580%)  route 24.644ns (68.420%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.821     7.449    L_reg/M_sm_timer[4]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.296     7.745 r  L_reg/L_5c77a337_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.639     8.384    L_reg/L_5c77a337_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  L_reg/L_5c77a337_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.987     9.495    L_reg/L_5c77a337_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.647 f  L_reg/L_5c77a337_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.330    L_reg/L_5c77a337_remainder0_carry_i_20__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.704 r  L_reg/L_5c77a337_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.025    11.730    L_reg/L_5c77a337_remainder0_carry_i_10__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.058 r  L_reg/L_5c77a337_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.058    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.636 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.279    L_reg/L_5c77a337_remainder0_3[2]
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.608 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.619    15.227    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.332    15.559 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.650    16.209    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.333 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.137    17.470    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.622 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.891    18.514    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.354    18.868 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.977    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.348    20.193 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.516    20.708    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.228 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.228    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.660 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.008    22.669    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.976 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.409    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.533 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.847    24.380    L_reg/i__carry_i_14__1_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.504 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.324    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.448 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.315    L_reg/i__carry_i_20__3_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.439 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    27.035    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.185 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.492    27.677    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.399 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.399    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.516    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.831 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.452    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.759 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.163    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.287 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    31.258    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.382 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.977    32.358    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.482 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.091    33.574    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I0_O)        0.124    33.698 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.928    37.626    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.170 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.170    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.005ns  (logic 11.611ns (32.250%)  route 24.393ns (67.750%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.821     7.449    L_reg/M_sm_timer[4]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.296     7.745 r  L_reg/L_5c77a337_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.639     8.384    L_reg/L_5c77a337_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  L_reg/L_5c77a337_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.987     9.495    L_reg/L_5c77a337_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.647 f  L_reg/L_5c77a337_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.330    L_reg/L_5c77a337_remainder0_carry_i_20__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.704 r  L_reg/L_5c77a337_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.025    11.730    L_reg/L_5c77a337_remainder0_carry_i_10__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.058 r  L_reg/L_5c77a337_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.058    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.636 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.279    L_reg/L_5c77a337_remainder0_3[2]
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.608 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.619    15.227    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.332    15.559 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.650    16.209    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.333 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.137    17.470    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.622 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.891    18.514    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.354    18.868 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.977    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.348    20.193 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.516    20.708    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.228 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.228    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.660 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.008    22.669    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.976 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.409    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.533 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.847    24.380    L_reg/i__carry_i_14__1_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.504 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.324    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.448 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.315    L_reg/i__carry_i_20__3_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.439 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    27.035    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.185 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.492    27.677    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.399 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.399    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.516    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.831 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.452    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.759 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.163    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.287 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    31.258    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.382 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.200    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.600    33.923    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y12         LUT4 (Prop_lut4_I1_O)        0.154    34.077 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.327    37.405    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.155 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.155    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.906ns  (logic 11.384ns (31.706%)  route 24.522ns (68.294%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=7 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.821     7.449    L_reg/M_sm_timer[4]
    SLICE_X54Y8          LUT5 (Prop_lut5_I3_O)        0.296     7.745 r  L_reg/L_5c77a337_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.639     8.384    L_reg/L_5c77a337_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.508 f  L_reg/L_5c77a337_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.987     9.495    L_reg/L_5c77a337_remainder0_carry__1_i_7__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.152     9.647 f  L_reg/L_5c77a337_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.330    L_reg/L_5c77a337_remainder0_carry_i_20__1_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.704 r  L_reg/L_5c77a337_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.025    11.730    L_reg/L_5c77a337_remainder0_carry_i_10__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.058 r  L_reg/L_5c77a337_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.058    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.636 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.279    L_reg/L_5c77a337_remainder0_3[2]
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.329    13.608 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.619    15.227    L_reg/i__carry_i_13__4_n_0
    SLICE_X51Y5          LUT2 (Prop_lut2_I0_O)        0.332    15.559 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.650    16.209    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.333 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           1.137    17.470    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.622 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.891    18.514    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.354    18.868 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.977    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y3          LUT2 (Prop_lut2_I1_O)        0.348    20.193 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.516    20.708    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X52Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.228 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.228    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.345 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.345    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.660 f  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.008    22.669    L_reg/L_5c77a337_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.976 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.409    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.533 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.847    24.380    L_reg/i__carry_i_14__1_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.504 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.821    25.324    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.448 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.867    26.315    L_reg/i__carry_i_20__3_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I2_O)        0.124    26.439 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    27.035    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.150    27.185 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.492    27.677    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    28.399 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.399    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.516 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.516    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.831 r  timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.452    timerseg_driver/decimal_renderer/L_5c77a337_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.759 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.163    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.287 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.970    31.258    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.382 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.818    32.200    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.324 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.966    33.289    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    33.413 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.090    37.503    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.057 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.057    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1121317109[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.454ns (72.878%)  route 0.541ns (27.122%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_1121317109[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_1121317109[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1121317109[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.754    forLoop_idx_0_1121317109[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1121317109[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1121317109[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1121317109[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.413     2.309    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.532 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.532    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1504075288[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.460ns (72.798%)  route 0.546ns (27.202%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1504075288[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_1504075288[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1504075288[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.754    forLoop_idx_0_1504075288[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  forLoop_idx_0_1504075288[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.851    forLoop_idx_0_1504075288[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  forLoop_idx_0_1504075288[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.416     2.312    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.542 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.542    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1121317109[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.413ns (70.160%)  route 0.601ns (29.840%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1121317109[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_1121317109[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1121317109[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.118     1.795    forLoop_idx_0_1121317109[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.840 r  forLoop_idx_0_1121317109[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.482     2.323    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.549 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.549    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1504075288[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.466ns (72.502%)  route 0.556ns (27.498%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_1504075288[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  forLoop_idx_0_1504075288[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1504075288[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.077     1.756    forLoop_idx_0_1504075288[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  forLoop_idx_0_1504075288[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.853    forLoop_idx_0_1504075288[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  forLoop_idx_0_1504075288[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.426     2.325    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.559 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.559    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1121317109[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.453ns (70.370%)  route 0.612ns (29.630%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1121317109[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_1121317109[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1121317109[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.758    forLoop_idx_0_1121317109[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  forLoop_idx_0_1121317109[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.862    forLoop_idx_0_1121317109[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X58Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  forLoop_idx_0_1121317109[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.472     2.379    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.601 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.601    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1121317109[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.480ns (70.749%)  route 0.612ns (29.251%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.591     1.535    forLoop_idx_0_1121317109[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1121317109[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_1121317109[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.772    forLoop_idx_0_1121317109[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  forLoop_idx_0_1121317109[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.869    forLoop_idx_0_1121317109[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X61Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  forLoop_idx_0_1121317109[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.486     2.401    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.626 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.626    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.396ns (63.084%)  route 0.817ns (36.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.669 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.817     2.486    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.718 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.718    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.408ns (63.095%)  route 0.824ns (36.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.824     2.471    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.738 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.738    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.407ns (61.594%)  route 0.878ns (38.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.878     2.521    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.788 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.788    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.407ns (60.847%)  route 0.905ns (39.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X41Y9          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.905     2.552    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.818 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.818    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1121317109[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.490ns (30.822%)  route 3.343ns (69.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.343     4.833    forLoop_idx_0_1121317109[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1121317109[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508     4.912    forLoop_idx_0_1121317109[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1121317109[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1121317109[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.766ns  (logic 1.502ns (31.523%)  route 3.263ns (68.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.263     4.766    forLoop_idx_0_1121317109[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y58         FDRE                                         r  forLoop_idx_0_1121317109[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442     4.846    forLoop_idx_0_1121317109[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  forLoop_idx_0_1121317109[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.496ns (31.384%)  route 3.270ns (68.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.270     4.765    reset_cond/AS[0]
    SLICE_X55Y33         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y33         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.496ns (31.384%)  route 3.270ns (68.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.270     4.765    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.496ns (31.384%)  route 3.270ns (68.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.270     4.765    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.496ns (31.384%)  route 3.270ns (68.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.270     4.765    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.765ns  (logic 1.496ns (31.384%)  route 3.270ns (68.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.270     4.765    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 1.500ns (31.647%)  route 3.240ns (68.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.240     4.739    forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508     4.912    forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.488ns (32.010%)  route 3.159ns (67.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.159     4.647    forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.508     4.912    forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 1.493ns (35.482%)  route 2.715ns (64.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.715     4.209    cond_butt_next_play/sync/D[0]
    SLICE_X58Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.513     4.918    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1504075288[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.236ns (33.724%)  route 0.464ns (66.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.464     0.700    forLoop_idx_0_1504075288[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1504075288[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1504075288[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1504075288[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1504075288[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.230ns (30.702%)  route 0.519ns (69.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.519     0.749    forLoop_idx_0_1504075288[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1504075288[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1504075288[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1504075288[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.261ns (19.204%)  route 1.098ns (80.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.360    cond_butt_next_play/sync/D[0]
    SLICE_X58Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.263ns (15.724%)  route 1.411ns (84.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.411     1.674    reset_cond/AS[0]
    SLICE_X55Y33         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y33         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.263ns (15.724%)  route 1.411ns (84.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.411     1.674    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.263ns (15.724%)  route 1.411ns (84.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.411     1.674    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.263ns (15.724%)  route 1.411ns (84.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.411     1.674    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.263ns (15.724%)  route 1.411ns (84.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.411     1.674    reset_cond/AS[0]
    SLICE_X54Y33         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y33         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.268ns (15.253%)  route 1.487ns (84.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.487     1.754    forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.861     2.051    forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_1121317109[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.757ns  (logic 0.255ns (14.532%)  route 1.501ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.501     1.757    forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.861     2.051    forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1121317109[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





