Warning (10273): Verilog HDL warning at extend.sv(12): extended using "x" or "z" File: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/extend.sv Line: 12
Warning (10273): Verilog HDL warning at decoder.sv(27): extended using "x" or "z" File: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv Line: 27
Warning (10273): Verilog HDL warning at decoder.sv(40): extended using "x" or "z" File: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/decoder.sv Line: 40
Info (10281): Verilog HDL Declaration information at condition_check.sv(3): object "CondEx" differs only in case from object "condEX" in the same scope File: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/Procesador/condition_check.sv Line: 3
Warning (10268): Verilog HDL information at VGA_pll.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Proyecto-Final/Modulos/VGA/VGA_pll.sv Line: 14
