// Seed: 2500079451
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd74
) (
    output uwire _id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    output wand id_8
);
  logic id_10;
  logic id_11;
  logic [7:0] id_12;
  ;
  wire id_13;
  assign id_12[1'b0] = -1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  logic [id_0 : (  1  )] id_14;
  ;
  nand primCall (id_3, id_11, id_2, id_12, id_10, id_13, id_4, id_5, id_7);
endmodule
