# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/B_input_logic.vhd" \
"../../../../Assignment2.srcs/sim_1/new/Binputlogic_tb.vhd" \

# Do not sort compile order
nosort
