# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CMOD_A7-35T.srcs/sources_1/bd/AXI_bd_0/ipshared/85a3" --include "../../../../CMOD_A7-35T.srcs/sources_1/bd/AXI_bd_0/ipshared/ec67/hdl" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_xadc_wiz_0_0/AXI_bd_0_xadc_wiz_0_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_0/AXI_bd_0_clk_wiz_0_clk_wiz.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_0/AXI_bd_0_clk_wiz_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_0_0/sim/AXI_bd_0_axi_protocol_convert_0_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_1_0/sim/AXI_bd_0_axi_protocol_convert_1_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_2_0/sim/AXI_bd_0_axi_protocol_convert_2_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_lmb_bram_0/sim/AXI_bd_0_lmb_bram_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_xbar_0/sim/AXI_bd_0_xbar_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_microblaze_0_xlconcat_0/sim/AXI_bd_0_microblaze_0_xlconcat_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_3_0/sim/AXI_bd_0_axi_protocol_convert_3_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_1_0/AXI_bd_0_clk_wiz_1_0_mmcm_pll_drp.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_1_0/AXI_bd_0_clk_wiz_1_0_clk_wiz.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_clk_wiz_1_0/AXI_bd_0_clk_wiz_1_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_4_0/sim/AXI_bd_0_axi_protocol_convert_4_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/sim/AXI_bd_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_5_0/sim/AXI_bd_0_axi_protocol_convert_5_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_xlconstant_0_0/sim/AXI_bd_0_xlconstant_0_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_6_0/sim/AXI_bd_0_axi_protocol_convert_6_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_axi_protocol_convert_7_0/sim/AXI_bd_0_axi_protocol_convert_7_0.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_auto_pc_1/sim/AXI_bd_0_auto_pc_1.v" \
"../../../../CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/ip/AXI_bd_0_auto_pc_0/sim/AXI_bd_0_auto_pc_0.v" \
"../../../../CMOD_A7-35T.srcs/sources_1/imports/_USER-Input-Files/top.v" \
"../../../../CMOD_A7-35T.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
