// Seed: 3652325384
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 module_0,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    output tri id_11
);
  wand id_13 = id_10;
  wire id_14;
  assign id_6 = id_8;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    output wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input logic id_6
);
  initial begin
    id_1 <= id_6;
  end
  module_0(
      id_3, id_2, id_0, id_4, id_5, id_5, id_0, id_4, id_5, id_5, id_4, id_2
  );
endmodule
