ADDRESS_ACLR_B=CLEAR1
ADDRESS_REG_B=CLOCK1
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_INPUT_B=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INTENDED_DEVICE_FAMILY="Cyclone V"
LPM_TYPE=altsyncram
NUMWORDS_A=4096
NUMWORDS_B=4096
OPERATION_MODE=DUAL_PORT
OUTDATA_ACLR_B=CLEAR1
OUTDATA_REG_B=CLOCK1
POWER_UP_UNINITIALIZED=TRUE
RDCONTROL_REG_B=CLOCK1
WIDTHAD_A=12
WIDTHAD_B=12
WIDTH_A=10
WIDTH_B=10
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone V"
aclr1
address_a
address_b
clock0
clock1
data_a
rden_b
wren_a
q_b
