# Lab 2: Datapath Element Design

## Design

### Goal

Complete the design of the datapath elements supporting 7 RV64I instructions: `ld`, `sd`, `add`, `sub`, `or`, `and`, beq`

### Implementation

- [imem.sv](imem.sv) (Instruction Memory)
- [regfile.sv](regfile.sv) (Register File)
- [alu.sv](alu.sv) (Arithmetic Logic Unit)
- [dmem.sv](dmem.sv) (Data Memory)

## Testbench

### Goal

Making testbench codes for the above designs

### Implementation

- [tb_imem.sv](tb_imem.sv)
- [tb_regfile.sv](tb_regfile.sv)
- [tb_alu.sv](tb_alu.sv)
- [tb_dmem.sv](tb_dmem.sv)

### Result

![1.png](1.png)
![2.png](2.png)
![3.png](3.png)
