INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE230_46/Documents/GitHub/Lab-13-Finite-State-Machine/binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE230_46/Documents/GitHub/Lab-13-Finite-State-Machine/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE230_46/Documents/GitHub/Lab-13-Finite-State-Machine/onehot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onehot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE230_46/Documents/GitHub/Lab-13-Finite-State-Machine/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE230_46/Documents/GitHub/Lab-13-Finite-State-Machine/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
