// Seed: 2803747466
module module_0;
  wire [1 : -1] id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  inout reg id_8;
  and primCall (id_1, id_10, id_4, id_5, id_7, id_8, id_9);
  inout wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output reg id_2;
  inout reg id_1;
  wire id_9;
  for (genvar id_10 = -1'b0; 1; id_2 = 1)
  always @(id_9 or id_1)
    if (1'b0) begin : LABEL_0
      id_1 <= #id_7 1 !=? ((id_4) ==? id_10);
      id_10 = id_10;
      assign id_9 = 1;
      id_8 <= -1 ? -1 - 1 : id_4[id_6];
    end else
      assume (1)
      else;
  assign id_1 = -1'b0;
  module_0 modCall_1 ();
endmodule
