// Seed: 2789537324
macromodule module_0 (
    input tri id_0
);
  assign id_2 = 1;
endmodule
module module_1 (
    output wire  id_0,
    output wand  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output uwire id_5
);
  tri0 id_7, id_8 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
  assign id_4 = id_3;
endmodule
module module_2 (
    input  tri1 id_0,
    output tri  id_1,
    output wire id_2,
    output wire id_3,
    output tri1 id_4
);
  and primCall (id_2, id_6, id_0);
  id_6(
      id_0, id_1, 1'b0 - id_0
  );
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_1 = id_0;
endmodule
