===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.5382 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8354 ( 24.4%)    3.8354 ( 30.6%)  FIR Parser
    6.9157 ( 44.0%)    4.7957 ( 38.2%)  'firrtl.circuit' Pipeline
    1.5037 (  9.6%)    0.7532 (  6.0%)    'firrtl.module' Pipeline
    1.5010 (  9.5%)    0.7518 (  6.0%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1035 (  0.7%)    0.1035 (  0.8%)    InferWidths
    0.4605 (  2.9%)    0.4605 (  3.7%)    LowerFIRRTLTypes
    2.7242 ( 17.3%)    1.3669 ( 10.9%)    'firrtl.module' Pipeline
    1.3124 (  8.3%)    0.7161 (  5.7%)      ExpandWhens
    1.4074 (  8.9%)    0.7685 (  6.1%)      Canonicalizer
    0.4151 (  2.6%)    0.4151 (  3.3%)    Inliner
    1.6922 ( 10.8%)    1.6922 ( 13.5%)    IMConstProp
    0.0345 (  0.2%)    0.0345 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8986 (  5.7%)    0.8986 (  7.2%)  LowerFIRRTLToHW
    0.1984 (  1.3%)    0.1984 (  1.6%)  HWMemSimImpl
    1.8553 ( 11.8%)    0.9280 (  7.4%)  'hw.module' Pipeline
    0.0542 (  0.3%)    0.0322 (  0.3%)    HWCleanup
    0.7189 (  4.6%)    0.3686 (  2.9%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.0743 (  6.8%)    0.5407 (  4.3%)    Canonicalizer
    0.3176 (  2.0%)    0.3176 (  2.5%)  HWLegalizeNames
    0.2796 (  1.8%)    0.1402 (  1.1%)  'hw.module' Pipeline
    0.2761 (  1.8%)    0.1384 (  1.1%)    PrettifyVerilog
    1.4141 (  9.0%)    1.4141 ( 11.3%)  Output
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   15.7258 (100.0%)   12.5382 (100.0%)  Total

{
  totalTime: 12.574,
  maxMemory: 765489152
}
