Analysis & Synthesis report for HMB_MAX
Tue Mar 30 15:22:06 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: LCD_poweron_seq:u4
 12. Port Connectivity Checks: "LCD_DATA_DECODE:u3"
 13. Port Connectivity Checks: "Terasic_I2CBir_bus:u2"
 14. Port Connectivity Checks: "VGA_DATA_DECODE:u1"
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Mar 30 15:22:06 2010         ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name               ; HMB_MAX                                       ;
; Top-level Entity Name       ; HMB_MAX                                       ;
; Family                      ; MAX II                                        ;
; Total logic elements        ; 214                                           ;
; Total pins                  ; 205                                           ;
; Total virtual pins          ; 0                                             ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                 ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM2210F324C3      ;                    ;
; Top-level entity name                                                      ; HMB_MAX            ; HMB_MAX            ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LCD_DATA_DECODE.v                ; yes             ; User Verilog HDL File        ; D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_DATA_DECODE.v    ;
; Terasic_I2CBir_bus.v             ; yes             ; User Verilog HDL File        ; D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/Terasic_I2CBir_bus.v ;
; VGA_DATA_DECODE.v                ; yes             ; User Verilog HDL File        ; D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/VGA_DATA_DECODE.v    ;
; LCD_poweron_seq.v                ; yes             ; User Verilog HDL File        ; D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/LCD_poweron_seq.v    ;
; hmb_max.v                        ; yes             ; Auto-Found Verilog HDL File  ; D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/hmb_max.v            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Total logic elements                        ; 214          ;
;     -- Combinational with no register       ; 37           ;
;     -- Register only                        ; 151          ;
;     -- Combinational with a register        ; 26           ;
;                                             ;              ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 18           ;
;     -- 3 input functions                    ; 3            ;
;     -- 2 input functions                    ; 38           ;
;     -- 1 input functions                    ; 3            ;
;     -- 0 input functions                    ; 1            ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 186          ;
;     -- arithmetic mode                      ; 28           ;
;     -- qfbk mode                            ; 0            ;
;     -- register cascade mode                ; 0            ;
;     -- synchronous clear/load mode          ; 8            ;
;     -- asynchronous clear/load mode         ; 10           ;
;                                             ;              ;
; Total registers                             ; 177          ;
; Total logic cells in carry chains           ; 31           ;
; I/O pins                                    ; 205          ;
; Maximum fan-out node                        ; HC_VGA_CLOCK ;
; Maximum fan-out                             ; 75           ;
; Total fan-out                               ; 686          ;
; Average fan-out                             ; 1.64         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                             ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name            ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------+--------------+
; |HMB_MAX                   ; 214 (7)     ; 177          ; 0          ; 205  ; 0            ; 37 (1)       ; 151 (0)           ; 26 (6)           ; 31 (5)          ; 0 (0)      ; |HMB_MAX                       ; work         ;
;    |LCD_DATA_DECODE:u3|    ; 64 (64)     ; 63           ; 0          ; 0    ; 0            ; 1 (1)        ; 60 (60)           ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |HMB_MAX|LCD_DATA_DECODE:u3    ; work         ;
;    |LCD_poweron_seq:u4|    ; 45 (45)     ; 19           ; 0          ; 0    ; 0            ; 26 (26)      ; 17 (17)           ; 2 (2)            ; 18 (18)         ; 0 (0)      ; |HMB_MAX|LCD_poweron_seq:u4    ; work         ;
;    |Terasic_I2CBir_bus:u2| ; 22 (22)     ; 14           ; 0          ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 12 (12)          ; 8 (8)           ; 0 (0)      ; |HMB_MAX|Terasic_I2CBir_bus:u2 ; work         ;
;    |VGA_DATA_DECODE:u1|    ; 76 (76)     ; 75           ; 0          ; 0    ; 0            ; 1 (1)        ; 72 (72)           ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |HMB_MAX|VGA_DATA_DECODE:u1    ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; LCD_poweron_seq:u4|clk_cnt[1]         ; Stuck at VCC due to stuck port data_in ;
; SAMPLE_CLK[6..7]                      ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 177   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HMB_MAX|VGA_DATA_DECODE:u1|color_phase_counter[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HMB_MAX|LCD_DATA_DECODE:u3|color_phase_counter[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_poweron_seq:u4 ;
+----------------+-------------------+----------------------------+
; Parameter Name ; Value             ; Type                       ;
+----------------+-------------------+----------------------------+
; RST_VALUE      ; 11000101001100000 ; Unsigned Binary            ;
+----------------+-------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "LCD_DATA_DECODE:u3" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; reset_n ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Terasic_I2CBir_bus:u2"                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_stop  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; strobe   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_data  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sda_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cnt      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ack      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; w_r      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_DATA_DECODE:u1"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_n  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; VGA_SYNC ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Mar 30 15:22:04 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HMB_MAX -c HMB_MAX
Info: Found 1 design units, including 1 entities, in source file lcd_data_decode.v
    Info: Found entity 1: LCD_DATA_DECODE
Info: Found 1 design units, including 1 entities, in source file terasic_i2cbir_bus.v
    Info: Found entity 1: Terasic_I2CBir_bus
Info: Found 1 design units, including 1 entities, in source file vga_data_decode.v
    Info: Found entity 1: VGA_DATA_DECODE
Warning (10238): Verilog Module Declaration warning at LCD_poweron_seq.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LCD_poweron_seq"
Info: Found 1 design units, including 1 entities, in source file lcd_poweron_seq.v
    Info: Found entity 1: LCD_poweron_seq
Warning (10236): Verilog HDL Implicit Net warning at Terasic_I2CBir_bus.v(148): created implicit net for "ack_interval"
Warning (10275): Verilog HDL Module Instantiation warning at hmb_max.v(471): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at hmb_max.v(189): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "HMB_MAX"
Warning: Using design file hmb_max.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: HMB_MAX
Info: Elaborating entity "HMB_MAX" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at hmb_max.v(399): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "VGA_SYNC" at hmb_max.v(280) has no driver
Warning (10034): Output port "MD_SD_CMD" at hmb_max.v(287) has no driver
Warning (10034): Output port "MD_SD_DAT3" at hmb_max.v(288) has no driver
Warning (10034): Output port "HM_SD_DAT" at hmb_max.v(221) has no driver
Info: Elaborating entity "VGA_DATA_DECODE" for hierarchy "VGA_DATA_DECODE:u1"
Warning (10230): Verilog HDL assignment warning at VGA_DATA_DECODE.v(244): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Terasic_I2CBir_bus" for hierarchy "Terasic_I2CBir_bus:u2"
Warning (10230): Verilog HDL assignment warning at Terasic_I2CBir_bus.v(122): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Terasic_I2CBir_bus.v(148): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Terasic_I2CBir_bus.v(155): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "ack" at Terasic_I2CBir_bus.v(59) has no driver
Info: Elaborating entity "LCD_DATA_DECODE" for hierarchy "LCD_DATA_DECODE:u3"
Warning (10230): Verilog HDL assignment warning at LCD_DATA_DECODE.v(316): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "LCD_poweron_seq" for hierarchy "LCD_poweron_seq:u4"
Warning (10230): Verilog HDL assignment warning at LCD_poweron_seq.v(43): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD_poweron_seq.v(56): truncated value with size 32 to match size of target (2)
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "MD_I2C_SDAT" has no driver
    Warning: Bidir "MD_PS2_CLK" has no driver
    Warning: Bidir "MD_PS2_DAT" has no driver
    Warning: Bidir "MD_MDIO" has no driver
    Warning: Bidir "MD_SDA" has no driver
    Warning: Bidir "HM_I2C_SDAT" has no driver
    Warning: Bidir "HM_PS2_CLK" has no driver
    Warning: Bidir "HM_PS2_DAT" has no driver
    Warning: Bidir "HM_MDIO" has no driver
    Warning: Bidir "HM_SDA" has no driver
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "MD_SD_CMD" is stuck at GND
    Warning (13410): Pin "MD_SD_DAT3" is stuck at GND
    Warning (13410): Pin "HM_SD_DAT" is stuck at GND
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "SAMPLE_CLK[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SAMPLE_CLK[7]" lost all its fanouts during netlist optimizations.
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MD_SD_DAT"
    Warning (15610): No output dependent on input pin "HC_VGA_SYNC"
    Warning (15610): No output dependent on input pin "HM_SD_CMD"
    Warning (15610): No output dependent on input pin "HM_SD_DAT3"
Info: Implemented 419 device resources after synthesis - the final resource count might be different
    Info: Implemented 79 input pins
    Info: Implemented 114 output pins
    Info: Implemented 12 bidirectional pins
    Info: Implemented 214 logic cells
Info: Generated suppressed messages file D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/HMB_MAX.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Mar 30 15:22:06 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/_Kits_Dev_Val/cycloneIII_3c25_niosII_91/board_design_files/assembly/lcd_multimedia_hsmc/maxII_source_v1.2/HMB_MAX.map.smsg.


