{
  "vertices": [
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "input_io.en",
      "kind": "IO",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "io",
        "fieldPath": "en"
      },
      "assignsTo": "io.en",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 38,
      "char": 16,
      "name": "output_io.res",
      "kind": "IO",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "defwire__registers_WIRE.0",
      "kind": "Definition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "defwire__registers_WIRE.1",
      "kind": "Definition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "defwire__registers_WIRE.2",
      "kind": "Definition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "defwire__registers_WIRE.3",
      "kind": "Definition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "connect__registers_WIRE.0",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "regfile._registers_WIRE.0",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "connect__registers_WIRE.1",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "regfile._registers_WIRE.1",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "connect__registers_WIRE.2",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "regfile._registers_WIRE.2",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 36,
      "name": "connect__registers_WIRE.3",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "regfile._registers_WIRE.3",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 28,
      "name": "defreg_registers.0",
      "kind": "DataDefinition",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "0"
      },
      "assignsTo": "regfile.registers.0",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 28,
      "name": "defreg_registers.1",
      "kind": "DataDefinition",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "1"
      },
      "assignsTo": "regfile.registers.1",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 28,
      "name": "defreg_registers.2",
      "kind": "DataDefinition",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "2"
      },
      "assignsTo": "regfile.registers.2",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 28,
      "char": 28,
      "name": "defreg_registers.3",
      "kind": "DataDefinition",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "assignsTo": "regfile.registers.3",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "cond_on_[io.w_en]",
      "kind": "ControlFlow",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.pred_io_w_en",
        "fieldPath": ""
      },
      "assignsTo": null,
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "defnode_probe_XtoiZAfAAwiuhrYBJpIt",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.probe_XtoiZAfAAwiuhrYBJpIt",
        "fieldPath": ""
      },
      "assignsTo": "regfile.probe_XtoiZAfAAwiuhrYBJpIt",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.0",
      "kind": "Connection",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "0"
      },
      "assignsTo": "regfile.registers.0",
      "isChiselStatement": true,
      "condition": {
        "probeName": [
          "regfile.probe_XtoiZAfAAwiuhrYBJpIt"
        ],
        "probeValue": [
          0
        ]
      }
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.1",
      "kind": "Connection",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "1"
      },
      "assignsTo": "regfile.registers.1",
      "isChiselStatement": true,
      "condition": {
        "probeName": [
          "regfile.probe_XtoiZAfAAwiuhrYBJpIt"
        ],
        "probeValue": [
          1
        ]
      }
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.2",
      "kind": "Connection",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "2"
      },
      "assignsTo": "regfile.registers.2",
      "isChiselStatement": true,
      "condition": {
        "probeName": [
          "regfile.probe_XtoiZAfAAwiuhrYBJpIt"
        ],
        "probeValue": [
          2
        ]
      }
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 31,
      "char": 28,
      "name": "connect_registers.3",
      "kind": "Connection",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "regfile.registers",
        "fieldPath": "3"
      },
      "assignsTo": "regfile.registers.3",
      "isChiselStatement": true,
      "condition": {
        "probeName": [
          "regfile.probe_XtoiZAfAAwiuhrYBJpIt"
        ],
        "probeValue": [
          3
        ]
      }
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "defnode_probe_BVwQJPGjsMFtphCfLLpF",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.probe_BVwQJPGjsMFtphCfLLpF",
        "fieldPath": ""
      },
      "assignsTo": "regfile.probe_BVwQJPGjsMFtphCfLLpF",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 34,
      "char": 15,
      "name": "connect_io.r_data",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_data"
      },
      "assignsTo": "regfile.io.r_data",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 44,
      "char": 26,
      "name": "defreg_counter",
      "kind": "DataDefinition",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "assignsTo": "counter",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "cond_on_[io.en]",
      "kind": "ControlFlow",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "pred_io_en",
        "fieldPath": ""
      },
      "assignsTo": null,
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 26,
      "name": "defnode__counter_T",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "_counter_T",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 26,
      "name": "defnode__counter_T_1",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "_counter_T_1",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 47,
      "char": 15,
      "name": "connect_counter",
      "kind": "Connection",
      "clocked": true,
      "relatedSignal": {
        "signalPath": "counter",
        "fieldPath": ""
      },
      "assignsTo": "counter",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 50,
      "char": 23,
      "name": "connect_regfile.io.r_addr",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.io",
        "fieldPath": "r_addr"
      },
      "assignsTo": "regfile.io.r_addr",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 51,
      "char": 23,
      "name": "connect_regfile.io.w_addr",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_addr"
      },
      "assignsTo": "regfile.io.w_addr",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 52,
      "char": 21,
      "name": "connect_regfile.io.w_en",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_en"
      },
      "assignsTo": "regfile.io.w_en",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 44,
      "name": "defnode__regfile_io_w_data_T",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "_regfile_io_w_data_T",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 44,
      "name": "defnode__regfile_io_w_data_T_1",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": "_regfile_io_w_data_T_1",
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 54,
      "char": 23,
      "name": "connect_regfile.io.w_data",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "regfile.io",
        "fieldPath": "w_data"
      },
      "assignsTo": "regfile.io.w_data",
      "isChiselStatement": true,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 56,
      "char": 12,
      "name": "connect_io.res",
      "kind": "Connection",
      "clocked": false,
      "relatedSignal": {
        "signalPath": "io",
        "fieldPath": "res"
      },
      "assignsTo": "io.res",
      "isChiselStatement": true,
      "condition": null
    }
  ],
  "edges": [
    {
      "from": 1,
      "to": 33,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 10,
      "to": 2,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 10,
      "to": 6,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 11,
      "to": 3,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 11,
      "to": 7,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 12,
      "to": 4,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 12,
      "to": 8,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 13,
      "to": 5,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 13,
      "to": 9,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 14,
      "to": 29,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 15,
      "to": 28,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 15,
      "to": 14,
      "kind": "Conditional",
      "clocked": false,
      "condition": null
    },
    {
      "from": 16,
      "to": 32,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 16,
      "to": 15,
      "kind": "Index",
      "clocked": true,
      "condition": null
    },
    {
      "from": 16,
      "to": 14,
      "kind": "Conditional",
      "clocked": true,
      "condition": null
    },
    {
      "from": 17,
      "to": 32,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 17,
      "to": 15,
      "kind": "Index",
      "clocked": true,
      "condition": null
    },
    {
      "from": 17,
      "to": 14,
      "kind": "Conditional",
      "clocked": true,
      "condition": null
    },
    {
      "from": 18,
      "to": 32,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 18,
      "to": 15,
      "kind": "Index",
      "clocked": true,
      "condition": null
    },
    {
      "from": 18,
      "to": 14,
      "kind": "Conditional",
      "clocked": true,
      "condition": null
    },
    {
      "from": 19,
      "to": 32,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 19,
      "to": 15,
      "kind": "Index",
      "clocked": true,
      "condition": null
    },
    {
      "from": 19,
      "to": 14,
      "kind": "Conditional",
      "clocked": true,
      "condition": null
    },
    {
      "from": 20,
      "to": 27,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 21,
      "to": 10,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          0
        ]
      }
    },
    {
      "from": 21,
      "to": 10,
      "kind": "Declaration",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          0
        ]
      }
    },
    {
      "from": 21,
      "to": 16,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          0
        ]
      }
    },
    {
      "from": 21,
      "to": 11,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          1
        ]
      }
    },
    {
      "from": 21,
      "to": 11,
      "kind": "Declaration",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          1
        ]
      }
    },
    {
      "from": 21,
      "to": 17,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          1
        ]
      }
    },
    {
      "from": 21,
      "to": 12,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          2
        ]
      }
    },
    {
      "from": 21,
      "to": 12,
      "kind": "Declaration",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          2
        ]
      }
    },
    {
      "from": 21,
      "to": 18,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          2
        ]
      }
    },
    {
      "from": 21,
      "to": 13,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          3
        ]
      }
    },
    {
      "from": 21,
      "to": 13,
      "kind": "Declaration",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          3
        ]
      }
    },
    {
      "from": 21,
      "to": 19,
      "kind": "Data",
      "clocked": false,
      "condition": {
        "probeName": [
          "regfile.probe_BVwQJPGjsMFtphCfLLpF"
        ],
        "probeValue": [
          3
        ]
      }
    },
    {
      "from": 21,
      "to": 20,
      "kind": "Index",
      "clocked": false,
      "condition": null
    },
    {
      "from": 23,
      "to": 0,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 24,
      "to": 22,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 24,
      "to": 22,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 24,
      "to": 26,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 24,
      "to": 23,
      "kind": "Conditional",
      "clocked": false,
      "condition": null
    },
    {
      "from": 25,
      "to": 24,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 25,
      "to": 24,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 25,
      "to": 23,
      "kind": "Conditional",
      "clocked": false,
      "condition": null
    },
    {
      "from": 26,
      "to": 25,
      "kind": "Data",
      "clocked": true,
      "condition": null
    },
    {
      "from": 26,
      "to": 25,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 26,
      "to": 23,
      "kind": "Conditional",
      "clocked": true,
      "condition": null
    },
    {
      "from": 27,
      "to": 22,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 27,
      "to": 22,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 27,
      "to": 26,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 28,
      "to": 22,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 28,
      "to": 22,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 28,
      "to": 26,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 29,
      "to": 0,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 30,
      "to": 21,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 31,
      "to": 30,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 31,
      "to": 30,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 32,
      "to": 31,
      "kind": "Data",
      "clocked": false,
      "condition": null
    },
    {
      "from": 32,
      "to": 31,
      "kind": "Declaration",
      "clocked": false,
      "condition": null
    },
    {
      "from": 33,
      "to": 21,
      "kind": "Data",
      "clocked": false,
      "condition": null
    }
  ],
  "predicates": [
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 30,
      "char": 19,
      "name": "regfile.pred_io_w_en",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": false,
      "condition": null
    },
    {
      "file": "home/jarl/Documents/CESE/thesis/tywaves_test/tywaves-chisel/example/vectors.test.scala",
      "line": 46,
      "char": 17,
      "name": "pred_io_en",
      "kind": "DataDefinition",
      "clocked": false,
      "relatedSignal": null,
      "assignsTo": null,
      "isChiselStatement": false,
      "condition": null
    }
  ],
  "cfg": [
    {
      "stmtRef": 0,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 1,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 2,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 3,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 4,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 5,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 6,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 7,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 8,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 9,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 10,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 11,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 12,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 13,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 14,
      "predStmtRef": 0,
      "trueBranch": [
        {
          "stmtRef": 15,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        },
        {
          "stmtRef": 16,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        },
        {
          "stmtRef": 17,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        },
        {
          "stmtRef": 18,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        },
        {
          "stmtRef": 19,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        }
      ],
      "falseBranch": null
    },
    {
      "stmtRef": 20,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 21,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 22,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 23,
      "predStmtRef": 1,
      "trueBranch": [
        {
          "stmtRef": 24,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        },
        {
          "stmtRef": 25,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        },
        {
          "stmtRef": 26,
          "predStmtRef": null,
          "trueBranch": null,
          "falseBranch": null
        }
      ],
      "falseBranch": null
    },
    {
      "stmtRef": 27,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 28,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 29,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 30,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 31,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 32,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    },
    {
      "stmtRef": 33,
      "predStmtRef": null,
      "trueBranch": null,
      "falseBranch": null
    }
  ]
}