#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 29 02:16:51 2025
# Process ID: 18304
# Current directory: F:/MNIST_CNN_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7848 F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.xpr
# Log file: F:/MNIST_CNN_FPGA/vivado.log
# Journal file: F:/MNIST_CNN_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
add_files -norecurse F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/y_buf.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run all
relaunch_sim
run 5 ms
relaunch_sim
relaunch_sim
run 5 ms
run 5 ms
relaunch_sim
run 5 ms
relaunch_sim
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run 5 ms
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_behav.wcfg}
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_behav.wcfg}
relaunch_sim
run all
run 5 ms
relaunch_sim
run 5 ms
reset_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_cnn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run 5 ms
relaunch_sim
run all
relaunch_sim
run 5 ms
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg}
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top.tcl
run 5 ms
relaunch_sim
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_cnn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run all
relaunch_sim
run all
relaunch_sim
run 5 ms
relaunch_sim
run 5 ms
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg}
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
open_bd_design {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
regenerate_bd_layout
delete_bd_objs [get_bd_nets myMNIST_CNN_0_y_buf_addr] [get_bd_nets myMNIST_CNN_0_y_buf_data] [get_bd_nets start_i_1] [get_bd_nets myMNIST_CNN_0_done_intr_o] [get_bd_nets myMNIST_CNN_0_done_led_o] [get_bd_nets myMNIST_CNN_0_y_buf_en] [get_bd_nets myMNIST_CNN_0_y_buf_wr_en] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_cells myMNIST_CNN_0]
regenerate_bd_layout
open_bd_design {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
create_bd_port -dir I clk
set_property name rst_n [get_bd_ports rstn_i]
save_bd_design
import_files -norecurse {C:/Users/foodbug/Downloads/cnn/Bias_ROM.v C:/Users/foodbug/Downloads/cnn/matmul.v C:/Users/foodbug/Downloads/cnn/acc.v C:/Users/foodbug/Downloads/cnn/BUF1.v C:/Users/foodbug/Downloads/cnn/MAC.v C:/Users/foodbug/Downloads/cnn/top.v C:/Users/foodbug/Downloads/cnn/MaxPooling_ReLU.v C:/Users/foodbug/Downloads/cnn/Accumulator.v C:/Users/foodbug/Downloads/cnn/y_buf.v C:/Users/foodbug/Downloads/cnn/FIFO.v C:/Users/foodbug/Downloads/cnn/Max_finder.v C:/Users/foodbug/Downloads/cnn/glbl_controller.v C:/Users/foodbug/Downloads/cnn/Sliding_Window.v C:/Users/foodbug/Downloads/cnn/mul.v C:/Users/foodbug/Downloads/cnn/single_port_bram.v C:/Users/foodbug/Downloads/cnn/top_cnn.v C:/Users/foodbug/Downloads/cnn/FC_Controller.v C:/Users/foodbug/Downloads/cnn/PE.v C:/Users/foodbug/Downloads/cnn/BUF2.v C:/Users/foodbug/Downloads/cnn/FC_Bias_ROM.v C:/Users/foodbug/Downloads/cnn/PE_Array.v C:/Users/foodbug/Downloads/cnn/FC_Layer.v C:/Users/foodbug/Downloads/cnn/Comparator.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv] -no_script -reset -force -quiet
remove_files  {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/y_buf.sv] -no_script -reset -force -quiet
remove_files  {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/y_buf.sv}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
run all
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top.tcl
run all
relaunch_sim
run 5 ms
relaunch_sim
run all
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_cnn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run 5 ms
close_sim
create_bd_cell -type module -reference top_cnn top_cnn_0
connect_bd_net [get_bd_ports clk] [get_bd_pins top_cnn_0/clk]
connect_bd_net [get_bd_ports start_i] [get_bd_pins top_cnn_0/start_i]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins top_cnn_0/rst_n]
regenerate_bd_layout
set_property location {0.5 -133 429} [get_bd_cells top_cnn_0]
set_property location {4 877 279} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1191 358} [get_bd_cells axi_bram_ctrl_0_bram]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_smc/aresetn]
connect_bd_net [get_bd_ports rst_n] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_ports clk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_smc/aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_0_bram/clkb]
regenerate_bd_layout
connect_bd_net [get_bd_pins top_cnn_0/done_intr_o] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_ports done_led_o] [get_bd_pins top_cnn_0/done_led_o]
connect_bd_net [get_bd_pins top_cnn_0/y_buf_en] [get_bd_pins axi_bram_ctrl_0_bram/enb]
connect_bd_net [get_bd_pins top_cnn_0/y_buf_wr_en] [get_bd_pins axi_bram_ctrl_0_bram/web]
connect_bd_net [get_bd_pins top_cnn_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
connect_bd_net [get_bd_pins top_cnn_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
launch_sdk -workspace F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk -hwspec F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

close_design
update_module_reference design_1_top_cnn_0_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run 5 ms
close_sim
regenerate_bd_layout
validate_bd_design
save_bd_design
