// Seed: 351797640
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output logic id_6
);
  always @(negedge id_1) begin
    id_0 = id_2 != 1;
    id_6 <= 1;
  end
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    output tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire id_14,
    output uwire id_15,
    input wor id_16,
    output uwire id_17,
    output wand id_18,
    input wand id_19,
    input tri0 id_20
    , id_41,
    input wire id_21,
    input supply0 id_22,
    output logic id_23,
    input uwire id_24,
    input uwire id_25,
    output wire id_26,
    output wand id_27,
    output tri0 id_28,
    output wor id_29,
    input logic id_30,
    input wand id_31,
    output uwire id_32,
    input supply1 id_33,
    input supply0 id_34,
    input wand id_35,
    input wire id_36,
    input tri1 id_37,
    input supply0 id_38,
    output tri1 id_39
);
  always @(1 or posedge id_9) id_23 <= id_30;
  module_0(
      id_18, id_7, id_13, id_33, id_27, id_24, id_23
  );
endmodule
