Flattening unmatched subcell shiftreg_4 in circuit layout/sreg.spice (0)(1 instance)
Equate elements:  no current cell.
Equate elements:  no current cell.

Subcircuit summary:
Circuit 1: dff                             |Circuit 2: dff                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (8)                |sky130_fd_pr__pfet_01v8 (8)                
sky130_fd_pr__nfet_01v8 (8)                |sky130_fd_pr__nfet_01v8 (8)                
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: dff                             |Circuit 2: dff                             
-------------------------------------------|-------------------------------------------
nD                                         |nD                                         
D                                          |D                                          
CLK                                        |CLK                                        
VN                                         |GND **Mismatch**                           
VP                                         |VDD **Mismatch**                           
Q                                          |Q                                          
nQ                                         |nQ                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dff and dff are equivalent.

Cell inverter disconnected node: CLK

Subcircuit summary:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
nD                                         |Y **Mismatch**                             
D                                          |A **Mismatch**                             
VP                                         |VP                                         
VN                                         |VN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes inverter and inverter are equivalent.

Subcircuit summary:
Circuit 1: layout/sreg.spice               |Circuit 2: schem/sreg_lvs.spice            
-------------------------------------------|-------------------------------------------
inverter (1)                               |inverter (1)                               
dff (4)                                    |dff (4)                                    
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.
Cells have no pins;  pin matching not needed.
Device classes layout/sreg.spice and schem/sreg_lvs.spice are equivalent.
Circuits match uniquely.
