<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Pandora Head Sensors: mbed-src/targets/cmsis/core_cm0.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Pandora Head Sensors
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('core__cm0_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">mbed-src/targets/cmsis/core_cm0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm0_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2013 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00044"></a>00044 <span class="preprocessor">#endif</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#ifndef __CORE_CM0_H_GENERIC</span>
<a name="l00047"></a><a class="code" href="core__cm0_8h.html#a1c7b83f58ef7b4d6b5f50ec1e294b34e">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0_H_GENERIC</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM0 definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm0_8h.html#acd01bf0a654a7f15f606593aa636bc72">00071</a> <span class="preprocessor">#define __CM0_CMSIS_VERSION_MAIN  (0x03)                                   </span>
<a name="l00072"></a><a class="code" href="core__cm0_8h.html#ab6a85b0d3b2fbcfb62003006ece175cc">00072</a> <span class="preprocessor">#define __CM0_CMSIS_VERSION_SUB   (0x20)                                   </span>
<a name="l00073"></a><a class="code" href="core__cm0_8h.html#af233a7b7b2818cc6194e7a9386faccd8">00073</a> <span class="preprocessor">#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                    __CM0_CMSIS_VERSION_SUB          )     </span>
<a name="l00076"></a><a class="code" href="core__cm0_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x00)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00097"></a>00097 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a>00099 <span class="preprocessor">#endif</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="core__cm0_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">00103</a> <span class="preprocessor">#define __FPU_USED       0</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#include &lt;<a class="code" href="core__cmInstr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#include &lt;<a class="code" href="core__cmFunc_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_GENERIC */</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 <span class="preprocessor">#ifndef __CORE_CM0_H_DEPENDANT</span>
<a name="l00135"></a><a class="code" href="core__cm0_8h.html#ac1e2acb34ba7f2543bcb2249bead4aee">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0_H_DEPENDANT</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM0_REV</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #define __CM0_REV               0x0000</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM0_REV not defined in device header file; using default!&quot;</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          2</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00165"></a>00165 <span class="preprocessor">#else</span>
<a name="l00166"></a><a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">00166</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00167"></a>00167 <span class="preprocessor">#endif</span>
<a name="l00168"></a><a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00169"></a><a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">00169</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00176"></a>00176 <span class="comment"> *                 Register Abstraction</span>
<a name="l00177"></a>00177 <span class="comment">  Core Register contain:</span>
<a name="l00178"></a>00178 <span class="comment">  - Core Register</span>
<a name="l00179"></a>00179 <span class="comment">  - Core NVIC Register</span>
<a name="l00180"></a>00180 <span class="comment">  - Core SCB Register</span>
<a name="l00181"></a>00181 <span class="comment">  - Core SysTick Register</span>
<a name="l00182"></a>00182 <span class="comment"> ******************************************************************************/</span>
<a name="l00183"></a>00183 
<a name="l00195"></a><a class="code" href="unionAPSR__Type.html">00195</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00196"></a>00196 {
<a name="l00197"></a>00197   <span class="keyword">struct</span>
<a name="l00198"></a>00198   {
<a name="l00199"></a>00199 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00200"></a><a class="code" href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">00200</a> <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00201"></a>00201 <span class="preprocessor">#else</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00203"></a>00203     uint32_t GE:4;                       
<a name="l00204"></a>00204     uint32_t _reserved1:7;               
<a name="l00205"></a>00205 <span class="preprocessor">#endif</span>
<a name="l00206"></a><a class="code" href="unionAPSR__Type.html#a22d10913489d24ab08bd83457daa88de">00206</a> <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00207"></a><a class="code" href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">00207</a>     uint32_t V:1;                        
<a name="l00208"></a><a class="code" href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">00208</a>     uint32_t C:1;                        
<a name="l00209"></a><a class="code" href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">00209</a>     uint32_t Z:1;                        
<a name="l00210"></a><a class="code" href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">00210</a>     uint32_t N:1;                        
<a name="l00211"></a>00211   } b;                                   
<a name="l00212"></a><a class="code" href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">00212</a>   uint32_t <a class="code" href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            
<a name="l00213"></a>00213 } <a class="code" href="unionAPSR__Type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 
<a name="l00218"></a><a class="code" href="unionIPSR__Type.html">00218</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00219"></a>00219 {
<a name="l00220"></a>00220   <span class="keyword">struct</span>
<a name="l00221"></a>00221   {
<a name="l00222"></a><a class="code" href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">00222</a>     uint32_t ISR:9;                      
<a name="l00223"></a><a class="code" href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">00223</a>     uint32_t _reserved0:23;              
<a name="l00224"></a>00224   } b;                                   
<a name="l00225"></a><a class="code" href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">00225</a>   uint32_t <a class="code" href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            
<a name="l00226"></a>00226 } <a class="code" href="unionIPSR__Type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 
<a name="l00231"></a><a class="code" href="unionxPSR__Type.html">00231</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233   <span class="keyword">struct</span>
<a name="l00234"></a>00234   {
<a name="l00235"></a><a class="code" href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">00235</a>     uint32_t ISR:9;                      
<a name="l00236"></a>00236 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00237"></a><a class="code" href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">00237</a> <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00238"></a>00238 <span class="preprocessor">#else</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00240"></a>00240     uint32_t GE:4;                       
<a name="l00241"></a>00241     uint32_t _reserved1:4;               
<a name="l00242"></a>00242 <span class="preprocessor">#endif</span>
<a name="l00243"></a><a class="code" href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">00243</a> <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00244"></a><a class="code" href="unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328">00244</a>     uint32_t IT:2;                       
<a name="l00245"></a><a class="code" href="unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c">00245</a>     uint32_t Q:1;                        
<a name="l00246"></a><a class="code" href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">00246</a>     uint32_t V:1;                        
<a name="l00247"></a><a class="code" href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">00247</a>     uint32_t C:1;                        
<a name="l00248"></a><a class="code" href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">00248</a>     uint32_t Z:1;                        
<a name="l00249"></a><a class="code" href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">00249</a>     uint32_t N:1;                        
<a name="l00250"></a>00250   } b;                                   
<a name="l00251"></a><a class="code" href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">00251</a>   uint32_t <a class="code" href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            
<a name="l00252"></a>00252 } <a class="code" href="unionxPSR__Type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 
<a name="l00257"></a><a class="code" href="unionCONTROL__Type.html">00257</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00258"></a>00258 {
<a name="l00259"></a>00259   <span class="keyword">struct</span>
<a name="l00260"></a>00260   {
<a name="l00261"></a><a class="code" href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">00261</a>     uint32_t nPRIV:1;                    
<a name="l00262"></a><a class="code" href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">00262</a>     uint32_t SPSEL:1;                    
<a name="l00263"></a><a class="code" href="unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd">00263</a>     uint32_t FPCA:1;                     
<a name="l00264"></a><a class="code" href="unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50">00264</a>     uint32_t _reserved0:29;              
<a name="l00265"></a>00265   } b;                                   
<a name="l00266"></a><a class="code" href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">00266</a>   uint32_t <a class="code" href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            
<a name="l00267"></a>00267 } <a class="code" href="unionCONTROL__Type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00268"></a>00268 
<a name="l00280"></a><a class="code" href="structNVIC__Type.html">00280</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00281"></a>00281 {
<a name="l00282"></a><a class="code" href="structNVIC__Type.html#aaff305f50a7117272e5523ec17cff9ec">00282</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[1];                 
<a name="l00283"></a><a class="code" href="structNVIC__Type.html#adbb4fba725419a6bb67635b05d6f1131">00283</a>        uint32_t RESERVED0[31];
<a name="l00284"></a><a class="code" href="structNVIC__Type.html#a856fba9cb1acc608fc03d8f2451bb16a">00284</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[1];                 
<a name="l00285"></a><a class="code" href="structNVIC__Type.html#af524cfb2fdc825d4812449d2e4544a33">00285</a>        uint32_t RSERVED1[31];
<a name="l00286"></a><a class="code" href="structNVIC__Type.html#aa98673f8401e00b2dc73003a4d747e0b">00286</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[1];                 
<a name="l00287"></a><a class="code" href="structNVIC__Type.html#ac347bab19adf93f1ed4aa2e719f20c66">00287</a>        uint32_t RESERVED2[31];
<a name="l00288"></a><a class="code" href="structNVIC__Type.html#a7483899bfdf859f059384dd9aacd0072">00288</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[1];                 
<a name="l00289"></a><a class="code" href="structNVIC__Type.html#a0f3f8095a2d0128337d7c3762a6fbd33">00289</a>        uint32_t RESERVED3[31];
<a name="l00290"></a><a class="code" href="structNVIC__Type.html#a712f552dc4649746daadfe9b86d88665">00290</a>        uint32_t RESERVED4[64];
<a name="l00291"></a><a class="code" href="structNVIC__Type.html#aa7d4c60e9bbf4b3d07a6b3ba39a7d7d9">00291</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IP[8];                   
<a name="l00292"></a>00292 }  <a class="code" href="structNVIC__Type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00293"></a>00293 
<a name="l00305"></a><a class="code" href="structSCB__Type.html">00305</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00306"></a>00306 {
<a name="l00307"></a><a class="code" href="structSCB__Type.html#afa7a9ee34dfa1da0b60b4525da285032">00307</a>   <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSCB__Type.html#afa7a9ee34dfa1da0b60b4525da285032">CPUID</a>;                   
<a name="l00308"></a><a class="code" href="structSCB__Type.html#a3e66570ab689d28aebefa7e84e85dc4a">00308</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSCB__Type.html#a3e66570ab689d28aebefa7e84e85dc4a">ICSR</a>;                    
<a name="l00309"></a><a class="code" href="structSCB__Type.html#a10960cdc703f661c83a237d9c69db23c">00309</a>        uint32_t <a class="code" href="structSCB__Type.html#a10960cdc703f661c83a237d9c69db23c">RESERVED0</a>;
<a name="l00310"></a><a class="code" href="structSCB__Type.html#a6ed3c9064013343ea9fd0a73a734f29d">00310</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSCB__Type.html#a6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a>;                   
<a name="l00311"></a><a class="code" href="structSCB__Type.html#abfad14e7b4534d73d329819625d77a16">00311</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSCB__Type.html#abfad14e7b4534d73d329819625d77a16">SCR</a>;                     
<a name="l00312"></a><a class="code" href="structSCB__Type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">00312</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSCB__Type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a>;                     
<a name="l00313"></a><a class="code" href="structSCB__Type.html#adddd65958c1c4c0301f62ede0a9bf12e">00313</a>        uint32_t <a class="code" href="structSCB__Type.html#adddd65958c1c4c0301f62ede0a9bf12e">RESERVED1</a>;
<a name="l00314"></a><a class="code" href="structSCB__Type.html#a16d5a38234fb96ac6a5c4b2a9e78c1be">00314</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHP[2];                  
<a name="l00315"></a><a class="code" href="structSCB__Type.html#ae9891a59abbe51b0b2067ca507ca212f">00315</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSCB__Type.html#ae9891a59abbe51b0b2067ca507ca212f">SHCSR</a>;                   
<a name="l00316"></a>00316 } <a class="code" href="structSCB__Type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00317"></a>00317 
<a name="l00318"></a>00318 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00319"></a><a class="code" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">00319</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00320"></a><a class="code" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">00320</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00322"></a><a class="code" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">00322</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00323"></a><a class="code" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">00323</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00325"></a><a class="code" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">00325</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00326"></a><a class="code" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">00326</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00328"></a><a class="code" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">00328</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00329"></a><a class="code" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">00329</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00331"></a><a class="code" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">00331</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00332"></a><a class="code" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00332</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00335"></a><a class="code" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">00335</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00336"></a><a class="code" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00336</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00338"></a><a class="code" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00338</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00339"></a><a class="code" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">00339</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00341"></a><a class="code" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">00341</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00342"></a><a class="code" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00342</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00344"></a><a class="code" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">00344</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00345"></a><a class="code" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">00345</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00347"></a><a class="code" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">00347</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00348"></a><a class="code" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">00348</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00350"></a><a class="code" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">00350</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00351"></a><a class="code" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">00351</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00353"></a><a class="code" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">00353</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00354"></a><a class="code" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">00354</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00356"></a><a class="code" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">00356</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00357"></a><a class="code" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">00357</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00359"></a><a class="code" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">00359</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00360"></a><a class="code" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">00360</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00363"></a><a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">00363</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00364"></a><a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00364</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00366"></a><a class="code" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">00366</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00367"></a><a class="code" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">00367</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00369"></a><a class="code" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">00369</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00370"></a><a class="code" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">00370</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00372"></a><a class="code" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">00372</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00373"></a><a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">00373</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00375"></a><a class="code" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">00375</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00376"></a><a class="code" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">00376</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00379"></a><a class="code" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">00379</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00380"></a><a class="code" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">00380</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00382"></a><a class="code" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">00382</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00383"></a><a class="code" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00383</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00385"></a><a class="code" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">00385</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00386"></a><a class="code" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">00386</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00389"></a><a class="code" href="group__CMSIS__SCB.html#gac2d20a250960a432cc74da59d20e2f86">00389</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00390"></a><a class="code" href="group__CMSIS__SCB.html#ga33cf22d3d46af158a03aad25ddea1bcb">00390</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00392"></a><a class="code" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">00392</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00393"></a><a class="code" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">00393</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00396"></a><a class="code" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00396</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00397"></a><a class="code" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">00397</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00399"></a>00399 <span class="preprocessor"></span>
<a name="l00410"></a><a class="code" href="structSysTick__Type.html">00410</a> <span class="preprocessor">typedef struct</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span>{
<a name="l00412"></a><a class="code" href="structSysTick__Type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">00412</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSysTick__Type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">CTRL</a>;                    
<a name="l00413"></a><a class="code" href="structSysTick__Type.html#ae7bc9d3eac1147f3bba8d73a8395644f">00413</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSysTick__Type.html#ae7bc9d3eac1147f3bba8d73a8395644f">LOAD</a>;                    
<a name="l00414"></a><a class="code" href="structSysTick__Type.html#a0997ff20f11817f8246e8f0edac6f4e4">00414</a>   <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSysTick__Type.html#a0997ff20f11817f8246e8f0edac6f4e4">VAL</a>;                     
<a name="l00415"></a><a class="code" href="structSysTick__Type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">00415</a>   <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="structSysTick__Type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">CALIB</a>;                   
<a name="l00416"></a>00416 } <a class="code" href="structSysTick__Type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00417"></a>00417 
<a name="l00418"></a>00418 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00419"></a><a class="code" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">00419</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00420"></a><a class="code" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">00420</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00422"></a><a class="code" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">00422</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00423"></a><a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">00423</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00425"></a><a class="code" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00425</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00426"></a><a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">00426</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00428"></a><a class="code" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">00428</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00429"></a><a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00429</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00432"></a><a class="code" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00432</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00433"></a><a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">00433</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00436"></a><a class="code" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00436</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00437"></a><a class="code" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">00437</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00440"></a><a class="code" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00440</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00441"></a><a class="code" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00441</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00443"></a><a class="code" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">00443</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00444"></a><a class="code" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">00444</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00446"></a><a class="code" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">00446</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00447"></a><a class="code" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">00447</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M0 Hardware */</span>
<a name="l00469"></a><a class="code" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">00469</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00470"></a><a class="code" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646">00470</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00471"></a><a class="code" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d">00471</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00472"></a><a class="code" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">00472</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00474"></a><a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">00474</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l00475"></a><a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">00475</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l00476"></a><a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">00476</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l00479"></a>00479 <span class="preprocessor"></span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00484"></a>00484 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00485"></a>00485 <span class="comment">  Core Function Interface contains:</span>
<a name="l00486"></a>00486 <span class="comment">  - Core NVIC Functions</span>
<a name="l00487"></a>00487 <span class="comment">  - Core SysTick Functions</span>
<a name="l00488"></a>00488 <span class="comment">  - Core Register Access Functions</span>
<a name="l00489"></a>00489 <span class="comment"> ******************************************************************************/</span>
<a name="l00490"></a>00490 
<a name="l00495"></a>00495 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00502"></a>00502 <span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span>
<a name="l00503"></a>00503 <span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span>
<a name="l00504"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">00504</a> <span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  (((uint32_t)(IRQn)       )    &amp;  0x03) * 8 )</span>
<a name="l00505"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define _SHP_IDX(IRQn)           ( ((((uint32_t)(IRQn) &amp; 0x0F)-8) &gt;&gt;    2)     )</span>
<a name="l00506"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define _IP_IDX(IRQn)            (   ((uint32_t)(IRQn)            &gt;&gt;    2)     )</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span>
<a name="l00508"></a>00508 
<a name="l00515"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921">00515</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00516"></a>00516 {
<a name="l00517"></a>00517   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));
<a name="l00518"></a>00518 }
<a name="l00519"></a>00519 
<a name="l00520"></a>00520 
<a name="l00527"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71">00527</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00528"></a>00528 {
<a name="l00529"></a>00529   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));
<a name="l00530"></a>00530 }
<a name="l00531"></a>00531 
<a name="l00532"></a>00532 
<a name="l00543"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8">00543</a> __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00544"></a>00544 {
<a name="l00545"></a>00545   <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0));
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 
<a name="l00548"></a>00548 
<a name="l00555"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f">00555</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00556"></a>00556 {
<a name="l00557"></a>00557   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));
<a name="l00558"></a>00558 }
<a name="l00559"></a>00559 
<a name="l00560"></a>00560 
<a name="l00567"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8">00567</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00568"></a>00568 {
<a name="l00569"></a>00569   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l00570"></a>00570 }
<a name="l00571"></a>00571 
<a name="l00572"></a>00572 
<a name="l00582"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">00582</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)
<a name="l00583"></a>00583 {
<a name="l00584"></a>00584   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l00585"></a>00585     <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = (<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFF &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |
<a name="l00586"></a>00586         (((priority &lt;&lt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xFF) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)); }
<a name="l00587"></a>00587   <span class="keywordflow">else</span> {
<a name="l00588"></a>00588     <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] = (<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &amp; ~(0xFF &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |
<a name="l00589"></a>00589         (((priority &lt;&lt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xFF) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)); }
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 
<a name="l00604"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">00604</a> __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00605"></a>00605 {
<a name="l00606"></a>00606 
<a name="l00607"></a>00607   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l00608"></a>00608     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; 0xFF) &gt;&gt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M0 system interrupts */</span>
<a name="l00609"></a>00609   <span class="keywordflow">else</span> {
<a name="l00610"></a>00610     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; 0xFF) &gt;&gt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l00611"></a>00611 }
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 
<a name="l00618"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c">00618</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l00619"></a>00619 {
<a name="l00620"></a>00620   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l00621"></a>00621 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l00622"></a>00622   <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |
<a name="l00623"></a>00623                  <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);
<a name="l00624"></a>00624   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l00625"></a>00625   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l00626"></a>00626 }
<a name="l00627"></a>00627 
<a name="l00632"></a>00632 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l00639"></a>00639 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span>
<a name="l00656"></a><a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78">00656</a> __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l00657"></a>00657 {
<a name="l00658"></a>00658   <span class="keywordflow">if</span> ((ticks - 1) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);      <span class="comment">/* Reload value impossible */</span>
<a name="l00659"></a>00659 
<a name="l00660"></a>00660   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = ticks - 1;                                  <span class="comment">/* set reload register */</span>
<a name="l00661"></a>00661   <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l00662"></a>00662   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l00663"></a>00663   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l00664"></a>00664                    <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l00665"></a>00665                    <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l00666"></a>00666   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 
<a name="l00669"></a>00669 <span class="preprocessor">#endif</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span>
<a name="l00676"></a>00676 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0_H_DEPENDANT */</span>
<a name="l00677"></a>00677 
<a name="l00678"></a>00678 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l00679"></a>00679 
<a name="l00680"></a>00680 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span>}
<a name="l00682"></a>00682 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="core__cm0_8h.html">core_cm0.h</a>      </li>

    <li class="footer">Generated on Mon May 5 2014 23:16:44 for Pandora Head Sensors by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
