

================================================================
== Vitis HLS Report for 'compute_statistics'
================================================================
* Date:           Thu Apr 22 01:36:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        activity_hls
* Solution:       activity_soln (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  3.928 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        16|         13|          1|     ?|       yes|
        |- VITIS_LOOP_30_2  |        ?|        ?|        16|         13|          1|     ?|       yes|
        |- VITIS_LOOP_43_3  |        ?|        ?|        44|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 16
  * Pipeline-1: initiation interval (II) = 13, depth = 16
  * Pipeline-2: initiation interval (II) = 13, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 350
* Pipeline : 3
  Pipeline-0 : II = 13, D = 16, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 13, D = 16, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
  Pipeline-2 : II = 13, D = 44, States = { 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 20 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 
20 --> 21 
21 --> 37 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 21 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 176 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 132 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 351 [1/1] (1.00ns)   --->   "%vals_read = read i512 @_ssdm_op_Read.s_axilite.i512P0A, i512 %vals" [activity_hls.cpp:22]   --->   Operation 351 'read' 'vals_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %vals_read, i32 256, i32 511" [activity_hls.cpp:26]   --->   Operation 352 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %vals_read, i32 32, i32 63" [activity_hls.cpp:26]   --->   Operation 353 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %vals_read, i32 63" [activity_hls.cpp:22]   --->   Operation 354 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i512.i32.i32, i512 %vals_read, i32 33, i32 63" [activity_hls.cpp:22]   --->   Operation 355 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i31 @_ssdm_op_PartSelect.i31.i512.i32.i32, i512 %vals_read, i32 33, i32 63" [activity_hls.cpp:22]   --->   Operation 356 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 357 [1/1] (1.01ns)   --->   "%p_neg = sub i32 0, i32 %tmp_2" [activity_hls.cpp:26]   --->   Operation 357 'sub' 'p_neg' <Predicate = (tmp_19)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31" [activity_hls.cpp:26]   --->   Operation 358 'partselect' 'p_lshr' <Predicate = (tmp_19)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.99ns)   --->   "%icmp = icmp_sgt  i31 %tmp_20, i31 0" [activity_hls.cpp:22]   --->   Operation 359 'icmp' 'icmp' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 360 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %hr, i32 666, i32 17, i32 1"   --->   Operation 362 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hr, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hr"   --->   Operation 364 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %vals, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %vals"   --->   Operation 366 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 367 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i192.i32.i32, i256 %tmp_1, i192 0, i32 %tmp_2, i32 0" [activity_hls.cpp:26]   --->   Operation 368 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i31 %p_lshr" [activity_hls.cpp:26]   --->   Operation 369 'zext' 'p_lshr_cast' <Predicate = (tmp_19)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (1.00ns)   --->   "%p_neg_t = sub i32 0, i32 %p_lshr_cast" [activity_hls.cpp:26]   --->   Operation 370 'sub' 'p_neg_t' <Predicate = (tmp_19)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%p_lshr_f = zext i31 %tmp_3" [activity_hls.cpp:22]   --->   Operation 371 'zext' 'p_lshr_f' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.44ns)   --->   "%div = select i1 %tmp_19, i32 %p_neg_t, i32 %p_lshr_f" [activity_hls.cpp:22]   --->   Operation 372 'select' 'div' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.42ns)   --->   "%br_ln26 = br void" [activity_hls.cpp:26]   --->   Operation 373 'br' 'br_ln26' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%empty_21 = phi i512 %or_ln26_s, void, i512 %and_ln, void" [activity_hls.cpp:26]   --->   Operation 374 'phi' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%phi_ln26 = phi i31 %add_ln26, void, i31 0, void" [activity_hls.cpp:26]   --->   Operation 375 'phi' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%empty_22 = phi i64 %add, void, i64 0, void" [activity_hls.cpp:27]   --->   Operation 376 'phi' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (1.00ns)   --->   "%add_ln26 = add i31 %phi_ln26, i31 1" [activity_hls.cpp:26]   --->   Operation 377 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%indvars_iv15_cast = zext i31 %phi_ln26" [activity_hls.cpp:26]   --->   Operation 378 'zext' 'indvars_iv15_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 379 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.99ns)   --->   "%icmp_ln26 = icmp_slt  i32 %indvars_iv15_cast, i32 %div" [activity_hls.cpp:26]   --->   Operation 380 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void, void" [activity_hls.cpp:26]   --->   Operation 381 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln26_cast = zext i31 %phi_ln26" [activity_hls.cpp:26]   --->   Operation 382 'zext' 'trunc_ln26_cast' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%hr_addr = getelementptr i64 %hr, i64 0, i64 %trunc_ln26_cast" [activity_hls.cpp:27]   --->   Operation 383 'getelementptr' 'hr_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 384 [2/2] (1.23ns)   --->   "%hr_load = load i10 %hr_addr" [activity_hls.cpp:27]   --->   Operation 384 'load' 'hr_load' <Predicate = (icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 600> <RAM>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i31 %phi_ln26" [activity_hls.cpp:26]   --->   Operation 385 'trunc' 'trunc_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i31 %phi_ln26" [activity_hls.cpp:26]   --->   Operation 386 'trunc' 'trunc_ln26_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i31 %phi_ln26" [activity_hls.cpp:26]   --->   Operation 387 'trunc' 'trunc_ln26_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.93ns)   --->   "%add_ln26_1 = add i24 %trunc_ln26_2, i24 1" [activity_hls.cpp:26]   --->   Operation 388 'add' 'add_ln26_1' <Predicate = (icmp_ln26)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.85ns)   --->   "%add_ln26_2 = add i16 %trunc_ln26_1, i16 1" [activity_hls.cpp:26]   --->   Operation 389 'add' 'add_ln26_2' <Predicate = (icmp_ln26)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.76ns)   --->   "%add_ln26_3 = add i8 %trunc_ln26, i8 1" [activity_hls.cpp:26]   --->   Operation 390 'add' 'add_ln26_3' <Predicate = (icmp_ln26)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln26_2, i32 8, i32 15" [activity_hls.cpp:26]   --->   Operation 391 'partselect' 'tmp_4' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln26_1, i32 16, i32 23" [activity_hls.cpp:26]   --->   Operation 392 'partselect' 'tmp_5' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 393 [1/2] (1.23ns)   --->   "%hr_load = load i10 %hr_addr" [activity_hls.cpp:27]   --->   Operation 393 'load' 'hr_load' <Predicate = (icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 600> <RAM>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %hr_load" [activity_hls.cpp:27]   --->   Operation 394 'bitcast' 'bitcast_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 395 [14/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 395 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.92>
ST_7 : Operation 396 [13/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 396 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_21, i32 128, i32 511" [activity_hls.cpp:27]   --->   Operation 397 'partselect' 'tmp_7' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_21, i32 32, i32 63" [activity_hls.cpp:27]   --->   Operation 398 'partselect' 'tmp_8' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.92>
ST_8 : Operation 399 [12/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 399 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.92>
ST_9 : Operation 400 [11/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 400 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.92>
ST_10 : Operation 401 [10/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 401 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.92>
ST_11 : Operation 402 [9/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 402 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.92>
ST_12 : Operation 403 [8/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 403 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.92>
ST_13 : Operation 404 [7/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 404 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.92>
ST_14 : Operation 405 [6/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 405 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 406 [5/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 406 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.92>
ST_16 : Operation 407 [4/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 407 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.92>
ST_17 : Operation 408 [3/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 408 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %add_ln26, i32 24, i32 30" [activity_hls.cpp:26]   --->   Operation 409 'partselect' 'tmp_6' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.92>
ST_18 : Operation 410 [2/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 410 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.92>
ST_19 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [activity_hls.cpp:27]   --->   Operation 411 'specloopname' 'specloopname_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 412 [1/14] (1.96ns)   --->   "%add = dadd i64 %empty_22, i64 %bitcast_ln27" [activity_hls.cpp:27]   --->   Operation 412 'dadd' 'add' <Predicate = (icmp_ln26)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i64 %add" [activity_hls.cpp:27]   --->   Operation 413 'bitcast' 'bitcast_ln27_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln26_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i384.i64.i32.i1.i7.i8.i8.i8, i384 %tmp_7, i64 %bitcast_ln27_1, i32 %tmp_8, i1 0, i7 %tmp_6, i8 %tmp_5, i8 %tmp_4, i8 %add_ln26_3" [activity_hls.cpp:26]   --->   Operation 414 'bitconcatenate' 'or_ln26_s' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln26 = br void" [activity_hls.cpp:26]   --->   Operation 415 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.44>
ST_20 : Operation 416 [1/1] (0.44ns)   --->   "%select_ln30 = select i1 %icmp, i32 %div, i32 0" [activity_hls.cpp:30]   --->   Operation 416 'select' 'select_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %select_ln30" [activity_hls.cpp:30]   --->   Operation 417 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i32 %tmp_2" [activity_hls.cpp:30]   --->   Operation 418 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (0.42ns)   --->   "%br_ln30 = br void" [activity_hls.cpp:30]   --->   Operation 419 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 21 <SV = 5> <Delay = 1.96>
ST_21 : Operation 420 [1/1] (0.00ns)   --->   "%empty_23 = phi i512 %or_ln30_s, void, i512 %empty_21, void" [activity_hls.cpp:30]   --->   Operation 420 'phi' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%indvars_iv13 = phi i64 %add_ln30, void, i64 %sext_ln30, void" [activity_hls.cpp:30]   --->   Operation 421 'phi' 'indvars_iv13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%empty_24 = phi i64 %add1, void, i64 0, void" [activity_hls.cpp:31]   --->   Operation 422 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 423 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (1.13ns)   --->   "%icmp_ln30 = icmp_slt  i64 %indvars_iv13, i64 %sext_ln30_1" [activity_hls.cpp:30]   --->   Operation 424 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %_ifconv, void" [activity_hls.cpp:30]   --->   Operation 425 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 426 [1/1] (0.00ns)   --->   "%hr_addr_1 = getelementptr i64 %hr, i64 0, i64 %indvars_iv13" [activity_hls.cpp:31]   --->   Operation 426 'getelementptr' 'hr_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 427 [2/2] (1.23ns)   --->   "%hr_load_1 = load i10 %hr_addr_1" [activity_hls.cpp:31]   --->   Operation 427 'load' 'hr_load_1' <Predicate = (icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 600> <RAM>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i64 %indvars_iv13" [activity_hls.cpp:30]   --->   Operation 428 'trunc' 'trunc_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %indvars_iv13, i64 1" [activity_hls.cpp:30]   --->   Operation 429 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i64 %indvars_iv13" [activity_hls.cpp:30]   --->   Operation 430 'trunc' 'trunc_ln30_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i64 %indvars_iv13" [activity_hls.cpp:30]   --->   Operation 431 'trunc' 'trunc_ln30_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln30_3 = trunc i64 %indvars_iv13" [activity_hls.cpp:30]   --->   Operation 432 'trunc' 'trunc_ln30_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 433 [1/1] (1.01ns)   --->   "%add_ln30_1 = add i32 %trunc_ln30, i32 1" [activity_hls.cpp:30]   --->   Operation 433 'add' 'add_ln30_1' <Predicate = (icmp_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 434 [1/1] (0.93ns)   --->   "%add_ln30_2 = add i24 %trunc_ln30_3, i24 1" [activity_hls.cpp:30]   --->   Operation 434 'add' 'add_ln30_2' <Predicate = (icmp_ln30)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 435 [1/1] (0.85ns)   --->   "%add_ln30_3 = add i16 %trunc_ln30_2, i16 1" [activity_hls.cpp:30]   --->   Operation 435 'add' 'add_ln30_3' <Predicate = (icmp_ln30)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 436 [1/1] (0.76ns)   --->   "%add_ln30_4 = add i8 %trunc_ln30_1, i8 1" [activity_hls.cpp:30]   --->   Operation 436 'add' 'add_ln30_4' <Predicate = (icmp_ln30)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln30_3, i32 8, i32 15" [activity_hls.cpp:30]   --->   Operation 437 'partselect' 'tmp_9' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln30_2, i32 16, i32 23" [activity_hls.cpp:30]   --->   Operation 438 'partselect' 'tmp_10' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln30_1, i32 24, i32 31" [activity_hls.cpp:30]   --->   Operation 439 'partselect' 'tmp_11' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.23>
ST_22 : Operation 440 [1/2] (1.23ns)   --->   "%hr_load_1 = load i10 %hr_addr_1" [activity_hls.cpp:31]   --->   Operation 440 'load' 'hr_load_1' <Predicate = (icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 600> <RAM>

State 23 <SV = 7> <Delay = 1.96>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %hr_load_1" [activity_hls.cpp:31]   --->   Operation 441 'bitcast' 'bitcast_ln31' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 442 [14/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 442 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 3.92>
ST_24 : Operation 443 [13/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 443 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i320 @_ssdm_op_PartSelect.i320.i512.i32.i32, i512 %empty_23, i32 192, i32 511" [activity_hls.cpp:30]   --->   Operation 444 'partselect' 'tmp_12' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i96 @_ssdm_op_PartSelect.i96.i512.i32.i32, i512 %empty_23, i32 32, i32 127" [activity_hls.cpp:30]   --->   Operation 445 'partselect' 'tmp_13' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 25 <SV = 9> <Delay = 3.92>
ST_25 : Operation 446 [12/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 446 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 3.92>
ST_26 : Operation 447 [11/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 447 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 3.92>
ST_27 : Operation 448 [10/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 448 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 3.92>
ST_28 : Operation 449 [9/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 449 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.92>
ST_29 : Operation 450 [8/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 450 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 3.92>
ST_30 : Operation 451 [7/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 451 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 3.92>
ST_31 : Operation 452 [6/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 452 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 3.92>
ST_32 : Operation 453 [5/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 453 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 3.92>
ST_33 : Operation 454 [4/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 454 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 3.92>
ST_34 : Operation 455 [3/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 455 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 3.92>
ST_35 : Operation 456 [2/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 456 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 20> <Delay = 3.92>
ST_36 : Operation 457 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [activity_hls.cpp:31]   --->   Operation 457 'specloopname' 'specloopname_ln31' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_36 : Operation 458 [1/14] (1.96ns)   --->   "%add1 = dadd i64 %empty_24, i64 %bitcast_ln31" [activity_hls.cpp:31]   --->   Operation 458 'dadd' 'add1' <Predicate = (icmp_ln30)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i64 %add1" [activity_hls.cpp:31]   --->   Operation 459 'bitcast' 'bitcast_ln31_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_36 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln30_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i320.i64.i96.i8.i8.i8.i8, i320 %tmp_12, i64 %bitcast_ln31_1, i96 %tmp_13, i8 %tmp_11, i8 %tmp_10, i8 %tmp_9, i8 %add_ln30_4" [activity_hls.cpp:30]   --->   Operation 460 'bitconcatenate' 'or_ln30_s' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln30 = br void" [activity_hls.cpp:30]   --->   Operation 461 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 37 <SV = 6> <Delay = 3.27>
ST_37 : Operation 462 [7/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 462 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 7> <Delay = 3.27>
ST_38 : Operation 463 [6/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 463 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 8> <Delay = 3.27>
ST_39 : Operation 464 [5/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 464 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %empty_23, i32 384, i32 511" [activity_hls.cpp:37]   --->   Operation 465 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %empty_23, i32 192, i32 255" [activity_hls.cpp:43]   --->   Operation 466 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_23, i32 32, i32 63" [activity_hls.cpp:43]   --->   Operation 467 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 40 <SV = 9> <Delay = 3.27>
ST_40 : Operation 468 [4/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 468 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 10> <Delay = 3.27>
ST_41 : Operation 469 [3/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 469 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 11> <Delay = 3.27>
ST_42 : Operation 470 [2/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 470 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 12> <Delay = 3.27>
ST_43 : Operation 471 [1/7] (3.27ns)   --->   "%conv = sitodp i32 %div" [activity_hls.cpp:34]   --->   Operation 471 'sitodp' 'conv' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 13> <Delay = 2.81>
ST_44 : Operation 472 [59/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 472 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 473 [59/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 473 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 14> <Delay = 2.81>
ST_45 : Operation 474 [58/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 474 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 475 [58/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 475 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 15> <Delay = 2.81>
ST_46 : Operation 476 [57/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 476 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 477 [57/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 477 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 2.81>
ST_47 : Operation 478 [56/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 478 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 479 [56/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 479 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 17> <Delay = 2.81>
ST_48 : Operation 480 [55/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 480 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 481 [55/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 481 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 2.81>
ST_49 : Operation 482 [54/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 482 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 483 [54/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 483 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 19> <Delay = 2.81>
ST_50 : Operation 484 [53/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 484 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 485 [53/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 485 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 20> <Delay = 2.81>
ST_51 : Operation 486 [52/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 486 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 487 [52/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 487 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 21> <Delay = 2.81>
ST_52 : Operation 488 [51/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 488 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 489 [51/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 489 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 22> <Delay = 2.81>
ST_53 : Operation 490 [50/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 490 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 491 [50/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 491 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 23> <Delay = 2.81>
ST_54 : Operation 492 [49/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 492 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 493 [49/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 493 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 24> <Delay = 2.81>
ST_55 : Operation 494 [48/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 494 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 495 [48/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 495 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 25> <Delay = 2.81>
ST_56 : Operation 496 [47/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 496 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 497 [47/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 497 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 26> <Delay = 2.81>
ST_57 : Operation 498 [46/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 498 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 499 [46/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 499 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 27> <Delay = 2.81>
ST_58 : Operation 500 [45/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 500 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 501 [45/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 501 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 28> <Delay = 2.81>
ST_59 : Operation 502 [44/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 502 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 503 [44/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 503 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 29> <Delay = 2.81>
ST_60 : Operation 504 [43/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 504 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 505 [43/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 505 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 30> <Delay = 2.81>
ST_61 : Operation 506 [42/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 506 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 507 [42/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 507 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 31> <Delay = 2.81>
ST_62 : Operation 508 [41/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 508 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 509 [41/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 509 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 32> <Delay = 2.81>
ST_63 : Operation 510 [40/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 510 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 511 [40/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 511 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 33> <Delay = 2.81>
ST_64 : Operation 512 [39/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 512 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 513 [39/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 513 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 34> <Delay = 2.81>
ST_65 : Operation 514 [38/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 514 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 515 [38/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 515 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 35> <Delay = 2.81>
ST_66 : Operation 516 [37/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 516 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 517 [37/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 517 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 36> <Delay = 2.81>
ST_67 : Operation 518 [36/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 518 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 519 [36/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 519 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 37> <Delay = 2.81>
ST_68 : Operation 520 [35/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 520 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 521 [35/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 521 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 38> <Delay = 2.81>
ST_69 : Operation 522 [34/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 522 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 523 [34/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 523 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 39> <Delay = 2.81>
ST_70 : Operation 524 [33/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 524 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 525 [33/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 525 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 40> <Delay = 2.81>
ST_71 : Operation 526 [32/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 526 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 527 [32/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 527 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 41> <Delay = 2.81>
ST_72 : Operation 528 [31/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 528 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 529 [31/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 529 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 42> <Delay = 2.81>
ST_73 : Operation 530 [30/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 530 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 531 [30/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 531 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 43> <Delay = 2.81>
ST_74 : Operation 532 [29/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 532 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 533 [29/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 533 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 44> <Delay = 2.81>
ST_75 : Operation 534 [28/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 534 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 535 [28/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 535 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 45> <Delay = 2.81>
ST_76 : Operation 536 [27/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 536 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 537 [27/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 537 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 46> <Delay = 2.81>
ST_77 : Operation 538 [26/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 538 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 539 [26/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 539 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 47> <Delay = 2.81>
ST_78 : Operation 540 [25/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 540 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 541 [25/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 541 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 48> <Delay = 2.81>
ST_79 : Operation 542 [24/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 542 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 543 [24/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 543 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 49> <Delay = 2.81>
ST_80 : Operation 544 [23/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 544 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 545 [23/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 545 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 50> <Delay = 2.81>
ST_81 : Operation 546 [22/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 546 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 547 [22/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 547 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 51> <Delay = 2.81>
ST_82 : Operation 548 [21/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 548 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 549 [21/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 549 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 52> <Delay = 2.81>
ST_83 : Operation 550 [20/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 550 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 551 [20/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 551 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 53> <Delay = 2.81>
ST_84 : Operation 552 [19/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 552 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 553 [19/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 553 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 54> <Delay = 2.81>
ST_85 : Operation 554 [18/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 554 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 555 [18/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 555 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 55> <Delay = 2.81>
ST_86 : Operation 556 [17/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 556 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 557 [17/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 557 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 56> <Delay = 2.81>
ST_87 : Operation 558 [16/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 558 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 559 [16/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 559 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 57> <Delay = 2.81>
ST_88 : Operation 560 [15/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 560 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 561 [15/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 561 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 58> <Delay = 2.81>
ST_89 : Operation 562 [14/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 562 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 563 [14/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 563 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 59> <Delay = 2.81>
ST_90 : Operation 564 [13/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 564 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 565 [13/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 565 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 60> <Delay = 2.81>
ST_91 : Operation 566 [12/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 566 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 567 [12/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 567 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 61> <Delay = 2.81>
ST_92 : Operation 568 [11/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 568 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 569 [11/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 569 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 62> <Delay = 2.81>
ST_93 : Operation 570 [10/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 570 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 571 [10/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 571 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 63> <Delay = 2.81>
ST_94 : Operation 572 [9/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 572 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 573 [9/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 573 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 64> <Delay = 2.81>
ST_95 : Operation 574 [8/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 574 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 575 [8/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 575 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 65> <Delay = 2.81>
ST_96 : Operation 576 [7/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 576 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 577 [7/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 577 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 66> <Delay = 2.81>
ST_97 : Operation 578 [6/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 578 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 579 [6/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 579 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 67> <Delay = 2.81>
ST_98 : Operation 580 [5/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 580 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 581 [5/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 581 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 68> <Delay = 2.81>
ST_99 : Operation 582 [4/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 582 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 583 [4/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 583 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 69> <Delay = 2.81>
ST_100 : Operation 584 [3/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 584 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 585 [3/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 585 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 70> <Delay = 2.81>
ST_101 : Operation 586 [2/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 586 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 587 [2/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 587 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 71> <Delay = 2.81>
ST_102 : Operation 588 [1/59] (2.81ns)   --->   "%div1 = ddiv i64 %empty_22, i64 %conv" [activity_hls.cpp:34]   --->   Operation 588 'ddiv' 'div1' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 589 [1/59] (2.81ns)   --->   "%div2 = ddiv i64 %empty_24, i64 %conv" [activity_hls.cpp:35]   --->   Operation 589 'ddiv' 'div2' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 72> <Delay = 1.96>
ST_103 : Operation 590 [14/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 590 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 73> <Delay = 1.96>
ST_104 : Operation 591 [13/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 591 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 74> <Delay = 1.96>
ST_105 : Operation 592 [12/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 592 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 75> <Delay = 1.96>
ST_106 : Operation 593 [11/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 593 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 76> <Delay = 1.96>
ST_107 : Operation 594 [10/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 594 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 77> <Delay = 1.96>
ST_108 : Operation 595 [9/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 595 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 78> <Delay = 1.96>
ST_109 : Operation 596 [8/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 596 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 79> <Delay = 1.96>
ST_110 : Operation 597 [7/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 597 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 80> <Delay = 1.96>
ST_111 : Operation 598 [6/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 598 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 81> <Delay = 1.96>
ST_112 : Operation 599 [5/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 599 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 82> <Delay = 1.96>
ST_113 : Operation 600 [4/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 600 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 601 [14/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 601 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 83> <Delay = 1.96>
ST_114 : Operation 602 [3/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 602 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 603 [13/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 603 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 84> <Delay = 1.96>
ST_115 : Operation 604 [2/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 604 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 605 [12/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 605 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 85> <Delay = 1.96>
ST_116 : Operation 606 [1/14] (1.96ns)   --->   "%add2 = dadd i64 %div1, i64 %div2" [activity_hls.cpp:36]   --->   Operation 606 'dadd' 'add2' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 607 [11/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 607 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 86> <Delay = 1.96>
ST_117 : Operation 608 [14/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 608 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 609 [10/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 609 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 87> <Delay = 1.96>
ST_118 : Operation 610 [13/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 610 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 611 [9/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 611 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 88> <Delay = 1.96>
ST_119 : Operation 612 [12/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 612 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 613 [8/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 613 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 89> <Delay = 1.96>
ST_120 : Operation 614 [11/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 614 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 615 [7/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 615 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 90> <Delay = 1.96>
ST_121 : Operation 616 [10/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 616 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 617 [6/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 617 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 91> <Delay = 1.96>
ST_122 : Operation 618 [9/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 618 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 619 [5/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 619 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 92> <Delay = 1.96>
ST_123 : Operation 620 [8/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 620 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 621 [4/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 621 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 93> <Delay = 1.96>
ST_124 : Operation 622 [7/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 622 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 623 [3/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 623 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 94> <Delay = 1.96>
ST_125 : Operation 624 [6/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 624 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 625 [2/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 625 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 95> <Delay = 1.96>
ST_126 : Operation 626 [5/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 626 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 627 [1/14] (1.96ns)   --->   "%sub = dsub i64 %div1, i64 %div2" [activity_hls.cpp:37]   --->   Operation 627 'dsub' 'sub' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 96> <Delay = 1.85>
ST_127 : Operation 628 [4/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 628 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 629 [4/4] (1.64ns)   --->   "%tmp_15 = fcmp_olt  i64 %sub, i64 0" [activity_hls.cpp:39]   --->   Operation 629 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 97> <Delay = 1.85>
ST_128 : Operation 630 [3/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 630 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 631 [3/4] (1.64ns)   --->   "%tmp_15 = fcmp_olt  i64 %sub, i64 0" [activity_hls.cpp:39]   --->   Operation 631 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 98> <Delay = 1.85>
ST_129 : Operation 632 [2/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 632 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 633 [2/4] (1.64ns)   --->   "%tmp_15 = fcmp_olt  i64 %sub, i64 0" [activity_hls.cpp:39]   --->   Operation 633 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 99> <Delay = 1.85>
ST_130 : Operation 634 [1/14] (1.85ns)   --->   "%div3 = dmul i64 %add2, i64 0.5" [activity_hls.cpp:36]   --->   Operation 634 'dmul' 'div3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i64 %sub" [activity_hls.cpp:37]   --->   Operation 635 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37, i32 52, i32 62" [activity_hls.cpp:39]   --->   Operation 636 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i64 %bitcast_ln37" [activity_hls.cpp:39]   --->   Operation 637 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 638 [1/1] (0.94ns)   --->   "%icmp_ln39 = icmp_ne  i11 %tmp_s, i11 2047" [activity_hls.cpp:39]   --->   Operation 638 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 639 [1/1] (1.14ns)   --->   "%icmp_ln39_1 = icmp_eq  i52 %trunc_ln39, i52 0" [activity_hls.cpp:39]   --->   Operation 639 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 640 [1/4] (1.64ns)   --->   "%tmp_15 = fcmp_olt  i64 %sub, i64 0" [activity_hls.cpp:39]   --->   Operation 640 'dcmp' 'tmp_15' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 100> <Delay = 0.95>
ST_131 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i64 %div1" [activity_hls.cpp:34]   --->   Operation 641 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i64 %div2" [activity_hls.cpp:35]   --->   Operation 642 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i64 %div3" [activity_hls.cpp:36]   --->   Operation 643 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%or_ln39 = or i1 %icmp_ln39_1, i1 %icmp_ln39" [activity_hls.cpp:39]   --->   Operation 644 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 645 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %or_ln39, i1 %tmp_15" [activity_hls.cpp:39]   --->   Operation 645 'and' 'and_ln39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 646 [1/1] (0.37ns)   --->   "%xor_ln40 = xor i64 %bitcast_ln37, i64 9223372036854775808" [activity_hls.cpp:40]   --->   Operation 646 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 647 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i64 %xor_ln40" [activity_hls.cpp:40]   --->   Operation 647 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 648 [1/1] (0.42ns)   --->   "%select_ln39 = select i1 %and_ln39, i64 %bitcast_ln40, i64 %sub" [activity_hls.cpp:39]   --->   Operation 648 'select' 'select_ln39' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i128.i64.i64.i64.i64.i64.i32, i128 %tmp_14, i64 %xor_ln40, i64 %bitcast_ln36, i64 %tmp_16, i64 %bitcast_ln35, i64 %bitcast_ln34, i32 %tmp_17" [activity_hls.cpp:43]   --->   Operation 649 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i128.i64.i64.i64.i64.i64.i32, i128 %tmp_14, i64 %bitcast_ln37, i64 %bitcast_ln36, i64 %tmp_16, i64 %bitcast_ln35, i64 %bitcast_ln34, i32 %tmp_17" [activity_hls.cpp:43]   --->   Operation 650 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 651 [1/1] (0.58ns)   --->   "%select_ln39_1 = select i1 %and_ln39, i480 %tmp_18, i480 %tmp_21" [activity_hls.cpp:39]   --->   Operation 651 'select' 'select_ln39_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 652 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i480.i32, i480 %select_ln39_1, i32 0" [activity_hls.cpp:43]   --->   Operation 652 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 653 [1/1] (0.42ns)   --->   "%br_ln43 = br void" [activity_hls.cpp:43]   --->   Operation 653 'br' 'br_ln43' <Predicate = true> <Delay = 0.42>

State 132 <SV = 101> <Delay = 1.96>
ST_132 : Operation 654 [1/1] (0.00ns)   --->   "%storemerge = phi i512 %and_ln1, void %_ifconv, i512 %or_ln43_s, void" [activity_hls.cpp:43]   --->   Operation 654 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 655 [1/1] (0.00ns)   --->   "%phi_ln43 = phi i31 0, void %_ifconv, i31 %add_ln43, void" [activity_hls.cpp:43]   --->   Operation 655 'phi' 'phi_ln43' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 656 [1/1] (0.00ns)   --->   "%empty_25 = phi i64 0, void %_ifconv, i64 %add3, void" [activity_hls.cpp:45]   --->   Operation 656 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 657 [1/1] (1.00ns)   --->   "%add_ln43 = add i31 %phi_ln43, i31 1" [activity_hls.cpp:43]   --->   Operation 657 'add' 'add_ln43' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 658 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i31 %phi_ln43" [activity_hls.cpp:43]   --->   Operation 658 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 659 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 659 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 660 [1/1] (0.99ns)   --->   "%icmp_ln43 = icmp_slt  i32 %indvars_iv_cast, i32 %tmp_2" [activity_hls.cpp:43]   --->   Operation 660 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %_ifconv1, void" [activity_hls.cpp:43]   --->   Operation 661 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln43_cast = zext i31 %phi_ln43" [activity_hls.cpp:43]   --->   Operation 662 'zext' 'trunc_ln43_cast' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_132 : Operation 663 [1/1] (0.00ns)   --->   "%hr_addr_2 = getelementptr i64 %hr, i64 0, i64 %trunc_ln43_cast" [activity_hls.cpp:44]   --->   Operation 663 'getelementptr' 'hr_addr_2' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_132 : Operation 664 [2/2] (1.23ns)   --->   "%hr_load_2 = load i10 %hr_addr_2" [activity_hls.cpp:44]   --->   Operation 664 'load' 'hr_load_2' <Predicate = (icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 600> <RAM>
ST_132 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i31 %phi_ln43" [activity_hls.cpp:43]   --->   Operation 665 'trunc' 'trunc_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_132 : Operation 666 [1/1] (0.93ns)   --->   "%add_ln43_1 = add i24 %trunc_ln43, i24 1" [activity_hls.cpp:43]   --->   Operation 666 'add' 'add_ln43_1' <Predicate = (icmp_ln43)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 102> <Delay = 1.23>
ST_133 : Operation 667 [1/2] (1.23ns)   --->   "%hr_load_2 = load i10 %hr_addr_2" [activity_hls.cpp:44]   --->   Operation 667 'load' 'hr_load_2' <Predicate = (icmp_ln43)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 600> <RAM>

State 134 <SV = 103> <Delay = 1.96>
ST_134 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i64 %hr_load_2" [activity_hls.cpp:44]   --->   Operation 668 'bitcast' 'bitcast_ln44' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_134 : Operation 669 [14/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 669 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 104> <Delay = 1.96>
ST_135 : Operation 670 [13/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 670 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 105> <Delay = 1.96>
ST_136 : Operation 671 [12/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 671 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 106> <Delay = 1.96>
ST_137 : Operation 672 [11/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 672 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 107> <Delay = 1.96>
ST_138 : Operation 673 [10/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 673 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 108> <Delay = 1.96>
ST_139 : Operation 674 [9/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 674 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 109> <Delay = 1.96>
ST_140 : Operation 675 [8/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 675 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 110> <Delay = 1.96>
ST_141 : Operation 676 [7/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 676 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 111> <Delay = 1.96>
ST_142 : Operation 677 [6/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 677 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 112> <Delay = 1.96>
ST_143 : Operation 678 [5/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 678 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 113> <Delay = 1.96>
ST_144 : Operation 679 [4/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 679 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 114> <Delay = 1.96>
ST_145 : Operation 680 [3/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 680 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %add_ln43, i32 24, i32 30" [activity_hls.cpp:43]   --->   Operation 681 'partselect' 'tmp_22' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 146 <SV = 115> <Delay = 1.96>
ST_146 : Operation 682 [2/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 682 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 116> <Delay = 1.96>
ST_147 : Operation 683 [1/14] (1.96ns)   --->   "%sub2 = dsub i64 %bitcast_ln44, i64 %div3" [activity_hls.cpp:44]   --->   Operation 683 'dsub' 'sub2' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 117> <Delay = 1.85>
ST_148 : Operation 684 [14/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 684 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 118> <Delay = 1.85>
ST_149 : Operation 685 [13/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 685 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 119> <Delay = 1.85>
ST_150 : Operation 686 [12/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 686 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 120> <Delay = 1.85>
ST_151 : Operation 687 [11/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 687 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 121> <Delay = 1.85>
ST_152 : Operation 688 [10/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 688 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 122> <Delay = 1.85>
ST_153 : Operation 689 [9/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 689 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 123> <Delay = 1.85>
ST_154 : Operation 690 [8/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 690 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 124> <Delay = 1.85>
ST_155 : Operation 691 [7/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 691 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 125> <Delay = 1.85>
ST_156 : Operation 692 [6/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 692 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 126> <Delay = 1.85>
ST_157 : Operation 693 [5/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 693 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 127> <Delay = 1.85>
ST_158 : Operation 694 [4/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 694 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 128> <Delay = 1.85>
ST_159 : Operation 695 [3/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 695 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 129> <Delay = 1.85>
ST_160 : Operation 696 [2/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 696 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 130> <Delay = 1.85>
ST_161 : Operation 697 [1/14] (1.85ns)   --->   "%mul = dmul i64 %sub2, i64 %sub2" [activity_hls.cpp:45]   --->   Operation 697 'dmul' 'mul' <Predicate = (icmp_ln43)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 131> <Delay = 1.96>
ST_162 : Operation 698 [14/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 698 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 132> <Delay = 3.92>
ST_163 : Operation 699 [13/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 699 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %storemerge, i32 448, i32 511" [activity_hls.cpp:43]   --->   Operation 700 'partselect' 'tmp_23' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_163 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %storemerge, i32 256, i32 383" [activity_hls.cpp:43]   --->   Operation 701 'partselect' 'tmp_24' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_163 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i160 @_ssdm_op_PartSelect.i160.i512.i32.i32, i512 %storemerge, i32 32, i32 191" [activity_hls.cpp:43]   --->   Operation 702 'partselect' 'tmp_25' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 164 <SV = 133> <Delay = 3.92>
ST_164 : Operation 703 [12/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 703 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 134> <Delay = 3.92>
ST_165 : Operation 704 [11/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 704 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 135> <Delay = 3.92>
ST_166 : Operation 705 [10/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 705 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 136> <Delay = 3.92>
ST_167 : Operation 706 [9/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 706 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 137> <Delay = 3.92>
ST_168 : Operation 707 [8/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 707 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 138> <Delay = 3.92>
ST_169 : Operation 708 [7/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 708 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 139> <Delay = 3.92>
ST_170 : Operation 709 [6/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 709 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 140> <Delay = 3.92>
ST_171 : Operation 710 [5/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 710 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 141> <Delay = 3.92>
ST_172 : Operation 711 [4/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 711 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 142> <Delay = 3.92>
ST_173 : Operation 712 [3/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 712 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 143> <Delay = 3.92>
ST_174 : Operation 713 [2/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 713 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 144> <Delay = 3.92>
ST_175 : Operation 714 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [activity_hls.cpp:44]   --->   Operation 714 'specloopname' 'specloopname_ln44' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_175 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i64 %sub2" [activity_hls.cpp:44]   --->   Operation 715 'bitcast' 'bitcast_ln44_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_175 : Operation 716 [1/14] (1.96ns)   --->   "%add3 = dadd i64 %empty_25, i64 %mul" [activity_hls.cpp:45]   --->   Operation 716 'dadd' 'add3' <Predicate = (icmp_ln43)> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i64 %add3" [activity_hls.cpp:45]   --->   Operation 717 'bitcast' 'bitcast_ln45' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_175 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln43_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i128.i64.i160.i1.i7.i24, i64 %tmp_23, i64 %bitcast_ln44_1, i128 %tmp_24, i64 %bitcast_ln45, i160 %tmp_25, i1 0, i7 %tmp_22, i24 %add_ln43_1" [activity_hls.cpp:43]   --->   Operation 718 'bitconcatenate' 'or_ln43_s' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_175 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [activity_hls.cpp:43]   --->   Operation 719 'br' 'br_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 176 <SV = 102> <Delay = 3.27>
ST_176 : Operation 720 [7/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 720 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln36, i32 52, i32 62" [activity_hls.cpp:56]   --->   Operation 721 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i64 %bitcast_ln36" [activity_hls.cpp:56]   --->   Operation 722 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 723 [1/1] (0.94ns)   --->   "%icmp_ln56 = icmp_ne  i11 %tmp_29, i11 2047" [activity_hls.cpp:56]   --->   Operation 723 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 724 [1/1] (1.14ns)   --->   "%icmp_ln56_1 = icmp_eq  i52 %trunc_ln56, i52 0" [activity_hls.cpp:56]   --->   Operation 724 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 103> <Delay = 3.27>
ST_177 : Operation 725 [6/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 725 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 178 <SV = 104> <Delay = 3.27>
ST_178 : Operation 726 [5/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 726 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 179 <SV = 105> <Delay = 3.27>
ST_179 : Operation 727 [4/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 727 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 180 <SV = 106> <Delay = 3.27>
ST_180 : Operation 728 [3/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 728 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 181 <SV = 107> <Delay = 3.27>
ST_181 : Operation 729 [2/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 729 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 182 <SV = 108> <Delay = 3.27>
ST_182 : Operation 730 [1/7] (3.27ns)   --->   "%conv1 = sitodp i32 %tmp_2" [activity_hls.cpp:48]   --->   Operation 730 'sitodp' 'conv1' <Predicate = true> <Delay = 3.27> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 109> <Delay = 2.81>
ST_183 : Operation 731 [59/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 731 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 110> <Delay = 2.81>
ST_184 : Operation 732 [58/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 732 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 111> <Delay = 2.81>
ST_185 : Operation 733 [57/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 733 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 112> <Delay = 2.81>
ST_186 : Operation 734 [56/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 734 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 113> <Delay = 2.81>
ST_187 : Operation 735 [55/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 735 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 114> <Delay = 2.81>
ST_188 : Operation 736 [54/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 736 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 115> <Delay = 2.81>
ST_189 : Operation 737 [53/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 737 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 116> <Delay = 2.81>
ST_190 : Operation 738 [52/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 738 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 117> <Delay = 2.81>
ST_191 : Operation 739 [51/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 739 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 118> <Delay = 2.81>
ST_192 : Operation 740 [50/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 740 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 119> <Delay = 2.81>
ST_193 : Operation 741 [49/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 741 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 120> <Delay = 2.81>
ST_194 : Operation 742 [48/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 742 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 121> <Delay = 2.81>
ST_195 : Operation 743 [47/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 743 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 122> <Delay = 2.81>
ST_196 : Operation 744 [46/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 744 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 123> <Delay = 2.81>
ST_197 : Operation 745 [45/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 745 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 124> <Delay = 2.81>
ST_198 : Operation 746 [44/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 746 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 125> <Delay = 2.81>
ST_199 : Operation 747 [43/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 747 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 126> <Delay = 2.81>
ST_200 : Operation 748 [42/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 748 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 127> <Delay = 2.81>
ST_201 : Operation 749 [41/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 749 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 128> <Delay = 2.81>
ST_202 : Operation 750 [40/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 750 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 129> <Delay = 2.81>
ST_203 : Operation 751 [39/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 751 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 130> <Delay = 2.81>
ST_204 : Operation 752 [38/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 752 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 131> <Delay = 2.81>
ST_205 : Operation 753 [37/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 753 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 132> <Delay = 2.81>
ST_206 : Operation 754 [36/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 754 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i192 @_ssdm_op_PartSelect.i192.i512.i32.i32, i512 %storemerge, i32 256, i32 447" [activity_hls.cpp:48]   --->   Operation 755 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i512 %storemerge" [activity_hls.cpp:48]   --->   Operation 756 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>

State 207 <SV = 133> <Delay = 2.81>
ST_207 : Operation 757 [35/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 757 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 134> <Delay = 2.81>
ST_208 : Operation 758 [34/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 758 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 135> <Delay = 2.81>
ST_209 : Operation 759 [33/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 759 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 136> <Delay = 2.81>
ST_210 : Operation 760 [32/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 760 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 137> <Delay = 2.81>
ST_211 : Operation 761 [31/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 761 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 138> <Delay = 2.81>
ST_212 : Operation 762 [30/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 762 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 139> <Delay = 2.81>
ST_213 : Operation 763 [29/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 763 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 140> <Delay = 2.81>
ST_214 : Operation 764 [28/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 764 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 141> <Delay = 2.81>
ST_215 : Operation 765 [27/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 765 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 142> <Delay = 2.81>
ST_216 : Operation 766 [26/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 766 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 143> <Delay = 2.81>
ST_217 : Operation 767 [25/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 767 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 144> <Delay = 2.81>
ST_218 : Operation 768 [24/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 768 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 145> <Delay = 2.81>
ST_219 : Operation 769 [23/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 769 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 146> <Delay = 2.81>
ST_220 : Operation 770 [22/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 770 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 771 [14/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 771 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 772 [14/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 772 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 147> <Delay = 2.81>
ST_221 : Operation 773 [21/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 773 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 774 [13/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 774 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 775 [13/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 775 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 148> <Delay = 2.81>
ST_222 : Operation 776 [20/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 776 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 777 [12/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 777 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 778 [12/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 778 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 149> <Delay = 2.81>
ST_223 : Operation 779 [19/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 779 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 780 [11/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 780 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 781 [11/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 781 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 150> <Delay = 2.81>
ST_224 : Operation 782 [18/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 782 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 783 [10/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 783 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 784 [10/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 784 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 151> <Delay = 2.81>
ST_225 : Operation 785 [17/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 785 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 786 [9/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 786 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 787 [9/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 787 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 152> <Delay = 2.81>
ST_226 : Operation 788 [16/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 788 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 789 [8/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 789 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 790 [8/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 790 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 153> <Delay = 2.81>
ST_227 : Operation 791 [15/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 791 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 792 [7/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 792 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 793 [7/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 793 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 154> <Delay = 2.81>
ST_228 : Operation 794 [14/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 794 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 795 [6/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 795 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 796 [6/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 796 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 155> <Delay = 2.81>
ST_229 : Operation 797 [13/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 797 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 798 [5/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 798 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 799 [5/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 799 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 156> <Delay = 2.81>
ST_230 : Operation 800 [12/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 800 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 801 [4/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 801 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 802 [4/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 802 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 157> <Delay = 2.81>
ST_231 : Operation 803 [11/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 803 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 804 [3/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 804 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 805 [3/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 805 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 158> <Delay = 2.81>
ST_232 : Operation 806 [10/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 806 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 807 [2/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 807 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 808 [2/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 808 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 159> <Delay = 2.81>
ST_233 : Operation 809 [9/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 809 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 810 [1/14] (1.96ns)   --->   "%sub3 = dadd i64 %div3, i64 -40" [activity_hls.cpp:54]   --->   Operation 810 'dadd' 'sub3' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 811 [1/14] (1.85ns)   --->   "%mul2 = dmul i64 %select_ln39, i64 10" [activity_hls.cpp:54]   --->   Operation 811 'dmul' 'mul2' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 160> <Delay = 2.81>
ST_234 : Operation 812 [8/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 812 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 813 [14/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 813 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 814 [14/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 814 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 161> <Delay = 2.81>
ST_235 : Operation 815 [7/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 815 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 816 [13/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 816 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 817 [13/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 817 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 162> <Delay = 2.81>
ST_236 : Operation 818 [6/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 818 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 819 [12/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 819 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 820 [12/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 820 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 163> <Delay = 2.81>
ST_237 : Operation 821 [5/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 821 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 822 [11/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 822 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 823 [11/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 823 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 164> <Delay = 2.81>
ST_238 : Operation 824 [4/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 824 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 825 [10/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 825 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 826 [10/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 826 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 165> <Delay = 2.81>
ST_239 : Operation 827 [3/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 827 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 828 [9/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 828 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 829 [9/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 829 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 166> <Delay = 2.81>
ST_240 : Operation 830 [2/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 830 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 831 [8/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 831 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 832 [8/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 832 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 167> <Delay = 2.81>
ST_241 : Operation 833 [1/59] (2.81ns)   --->   "%div4 = ddiv i64 %empty_25, i64 %conv1" [activity_hls.cpp:48]   --->   Operation 833 'ddiv' 'div4' <Predicate = true> <Delay = 2.81> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 834 [7/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 834 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 835 [7/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 835 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 168> <Delay = 1.85>
ST_242 : Operation 836 [4/4] (1.64ns)   --->   "%tmp_28 = fcmp_ogt  i64 %div4, i64 100" [activity_hls.cpp:50]   --->   Operation 836 'dcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 837 [6/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 837 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 838 [6/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 838 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 169> <Delay = 1.85>
ST_243 : Operation 839 [3/4] (1.64ns)   --->   "%tmp_28 = fcmp_ogt  i64 %div4, i64 100" [activity_hls.cpp:50]   --->   Operation 839 'dcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 840 [5/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 840 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 841 [5/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 841 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 170> <Delay = 1.85>
ST_244 : Operation 842 [2/4] (1.64ns)   --->   "%tmp_28 = fcmp_ogt  i64 %div4, i64 100" [activity_hls.cpp:50]   --->   Operation 842 'dcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 843 [4/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 843 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 844 [4/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 844 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 171> <Delay = 1.85>
ST_245 : Operation 845 [1/4] (1.64ns)   --->   "%tmp_28 = fcmp_ogt  i64 %div4, i64 100" [activity_hls.cpp:50]   --->   Operation 845 'dcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 846 [3/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 846 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 847 [3/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 847 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 172> <Delay = 1.85>
ST_246 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i64 %div4" [activity_hls.cpp:48]   --->   Operation 848 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln48, i32 52, i32 62" [activity_hls.cpp:50]   --->   Operation 849 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %bitcast_ln48" [activity_hls.cpp:50]   --->   Operation 850 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 851 [1/1] (0.94ns)   --->   "%icmp_ln50 = icmp_ne  i11 %tmp_27, i11 2047" [activity_hls.cpp:50]   --->   Operation 851 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 852 [1/1] (1.14ns)   --->   "%icmp_ln50_1 = icmp_eq  i52 %trunc_ln50, i52 0" [activity_hls.cpp:50]   --->   Operation 852 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50" [activity_hls.cpp:50]   --->   Operation 853 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 854 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %or_ln50, i1 %tmp_28" [activity_hls.cpp:50]   --->   Operation 854 'and' 'and_ln50' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 855 [2/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 855 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 856 [2/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 856 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 173> <Delay = 1.85>
ST_247 : Operation 857 [1/14] (1.85ns)   --->   "%mul1 = dmul i64 %sub3, i64 %sub3" [activity_hls.cpp:54]   --->   Operation 857 'dmul' 'mul1' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 858 [1/14] (1.85ns)   --->   "%mul3 = dmul i64 %mul2, i64 %select_ln39" [activity_hls.cpp:54]   --->   Operation 858 'dmul' 'mul3' <Predicate = true> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 859 [14/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 859 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 174> <Delay = 1.96>
ST_248 : Operation 860 [14/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 860 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 861 [13/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 861 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 175> <Delay = 1.96>
ST_249 : Operation 862 [13/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 862 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 863 [12/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 863 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 176> <Delay = 1.96>
ST_250 : Operation 864 [12/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 864 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 865 [11/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 865 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 177> <Delay = 1.96>
ST_251 : Operation 866 [11/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 866 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 867 [10/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 867 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 178> <Delay = 1.96>
ST_252 : Operation 868 [10/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 868 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 869 [9/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 869 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 179> <Delay = 1.96>
ST_253 : Operation 870 [9/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 870 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 871 [8/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 871 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 180> <Delay = 1.96>
ST_254 : Operation 872 [8/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 872 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 873 [7/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 873 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 181> <Delay = 1.96>
ST_255 : Operation 874 [7/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 874 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 875 [6/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 875 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 182> <Delay = 1.96>
ST_256 : Operation 876 [6/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 876 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 877 [5/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 877 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 183> <Delay = 1.96>
ST_257 : Operation 878 [5/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 878 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 879 [4/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 879 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 184> <Delay = 1.96>
ST_258 : Operation 880 [4/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 880 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 881 [3/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 881 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 185> <Delay = 1.96>
ST_259 : Operation 882 [3/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 882 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 883 [2/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 883 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 186> <Delay = 1.96>
ST_260 : Operation 884 [2/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 884 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 885 [1/14] (1.85ns)   --->   "%div53_op = dmul i64 %div4, i64 100" [activity_hls.cpp:54]   --->   Operation 885 'dmul' 'div53_op' <Predicate = (!and_ln50)> <Delay = 1.85> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 187> <Delay = 1.96>
ST_261 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%and_ln2 = bitconcatenate i448 @_ssdm_op_BitConcatenate.i448.i192.i64.i192, i192 %tmp_26, i64 0, i192 %trunc_ln48" [activity_hls.cpp:48]   --->   Operation 886 'bitconcatenate' 'and_ln2' <Predicate = (and_ln50)> <Delay = 0.00>
ST_261 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%or_ln48_7 = bitconcatenate i448 @_ssdm_op_BitConcatenate.i448.i192.i64.i192, i192 %tmp_26, i64 %bitcast_ln48, i192 %trunc_ln48" [activity_hls.cpp:48]   --->   Operation 887 'bitconcatenate' 'or_ln48_7' <Predicate = (!and_ln50)> <Delay = 0.00>
ST_261 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%or_ln51 = or i448 %and_ln2, i448 29105271698094325061225659729738096711226142233232071097137218953893325570048" [activity_hls.cpp:51]   --->   Operation 888 'or' 'or_ln51' <Predicate = (and_ln50)> <Delay = 0.00>
ST_261 : Operation 889 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %and_ln50, i448 %or_ln51, i448 %or_ln48_7" [activity_hls.cpp:50]   --->   Operation 889 'select' 'select_ln50' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 890 [1/14] (1.96ns)   --->   "%add4 = dadd i64 %mul1, i64 %mul3" [activity_hls.cpp:54]   --->   Operation 890 'dadd' 'add4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 891 [1/1] (0.42ns)   --->   "%select_ln54 = select i1 %and_ln50, i64 10000, i64 %div53_op" [activity_hls.cpp:54]   --->   Operation 891 'select' 'select_ln54' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 262 <SV = 188> <Delay = 1.96>
ST_262 : Operation 892 [14/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 892 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 189> <Delay = 1.96>
ST_263 : Operation 893 [13/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 893 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 190> <Delay = 1.96>
ST_264 : Operation 894 [12/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 894 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 191> <Delay = 1.96>
ST_265 : Operation 895 [11/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 895 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 192> <Delay = 1.96>
ST_266 : Operation 896 [10/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 896 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 193> <Delay = 1.96>
ST_267 : Operation 897 [9/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 897 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 194> <Delay = 1.96>
ST_268 : Operation 898 [8/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 898 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 195> <Delay = 1.96>
ST_269 : Operation 899 [7/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 899 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 196> <Delay = 1.96>
ST_270 : Operation 900 [6/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 900 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 197> <Delay = 1.96>
ST_271 : Operation 901 [5/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 901 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 198> <Delay = 1.96>
ST_272 : Operation 902 [4/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 902 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 199> <Delay = 1.96>
ST_273 : Operation 903 [3/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 903 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 200> <Delay = 1.96>
ST_274 : Operation 904 [2/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 904 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 201> <Delay = 1.96>
ST_275 : Operation 905 [1/14] (1.96ns)   --->   "%add5 = dadd i64 %add4, i64 %select_ln54" [activity_hls.cpp:54]   --->   Operation 905 'dadd' 'add5' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 202> <Delay = 3.00>
ST_276 : Operation 906 [59/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 906 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 277 <SV = 203> <Delay = 3.00>
ST_277 : Operation 907 [58/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 907 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 278 <SV = 204> <Delay = 3.00>
ST_278 : Operation 908 [57/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 908 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 279 <SV = 205> <Delay = 3.00>
ST_279 : Operation 909 [56/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 909 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 280 <SV = 206> <Delay = 3.00>
ST_280 : Operation 910 [55/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 910 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 281 <SV = 207> <Delay = 3.00>
ST_281 : Operation 911 [54/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 911 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 282 <SV = 208> <Delay = 3.00>
ST_282 : Operation 912 [53/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 912 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 283 <SV = 209> <Delay = 3.00>
ST_283 : Operation 913 [52/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 913 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 284 <SV = 210> <Delay = 3.00>
ST_284 : Operation 914 [51/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 914 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 285 <SV = 211> <Delay = 3.00>
ST_285 : Operation 915 [50/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 915 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 286 <SV = 212> <Delay = 3.00>
ST_286 : Operation 916 [49/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 916 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 287 <SV = 213> <Delay = 3.00>
ST_287 : Operation 917 [48/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 917 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 288 <SV = 214> <Delay = 3.00>
ST_288 : Operation 918 [47/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 918 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 289 <SV = 215> <Delay = 3.00>
ST_289 : Operation 919 [46/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 919 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 290 <SV = 216> <Delay = 3.00>
ST_290 : Operation 920 [45/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 920 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 291 <SV = 217> <Delay = 3.00>
ST_291 : Operation 921 [44/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 921 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 292 <SV = 218> <Delay = 3.00>
ST_292 : Operation 922 [43/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 922 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 293 <SV = 219> <Delay = 3.00>
ST_293 : Operation 923 [42/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 923 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 294 <SV = 220> <Delay = 3.00>
ST_294 : Operation 924 [41/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 924 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 295 <SV = 221> <Delay = 3.00>
ST_295 : Operation 925 [40/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 925 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 296 <SV = 222> <Delay = 3.00>
ST_296 : Operation 926 [39/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 926 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 297 <SV = 223> <Delay = 3.00>
ST_297 : Operation 927 [38/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 927 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 298 <SV = 224> <Delay = 3.00>
ST_298 : Operation 928 [37/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 928 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 299 <SV = 225> <Delay = 3.00>
ST_299 : Operation 929 [36/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 929 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 300 <SV = 226> <Delay = 3.00>
ST_300 : Operation 930 [35/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 930 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 301 <SV = 227> <Delay = 3.00>
ST_301 : Operation 931 [34/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 931 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 302 <SV = 228> <Delay = 3.00>
ST_302 : Operation 932 [33/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 932 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 303 <SV = 229> <Delay = 3.00>
ST_303 : Operation 933 [32/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 933 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 304 <SV = 230> <Delay = 3.00>
ST_304 : Operation 934 [31/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 934 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 305 <SV = 231> <Delay = 3.00>
ST_305 : Operation 935 [30/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 935 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 306 <SV = 232> <Delay = 3.00>
ST_306 : Operation 936 [29/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 936 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 307 <SV = 233> <Delay = 3.00>
ST_307 : Operation 937 [28/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 937 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 308 <SV = 234> <Delay = 3.00>
ST_308 : Operation 938 [27/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 938 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 309 <SV = 235> <Delay = 3.00>
ST_309 : Operation 939 [26/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 939 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 310 <SV = 236> <Delay = 3.00>
ST_310 : Operation 940 [25/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 940 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 311 <SV = 237> <Delay = 3.00>
ST_311 : Operation 941 [24/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 941 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 312 <SV = 238> <Delay = 3.00>
ST_312 : Operation 942 [23/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 942 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 313 <SV = 239> <Delay = 3.00>
ST_313 : Operation 943 [22/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 943 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 314 <SV = 240> <Delay = 3.00>
ST_314 : Operation 944 [21/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 944 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 315 <SV = 241> <Delay = 3.00>
ST_315 : Operation 945 [20/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 945 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 316 <SV = 242> <Delay = 3.00>
ST_316 : Operation 946 [19/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 946 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 317 <SV = 243> <Delay = 3.00>
ST_317 : Operation 947 [18/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 947 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 318 <SV = 244> <Delay = 3.00>
ST_318 : Operation 948 [17/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 948 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 319 <SV = 245> <Delay = 3.00>
ST_319 : Operation 949 [16/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 949 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 320 <SV = 246> <Delay = 3.00>
ST_320 : Operation 950 [15/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 950 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 321 <SV = 247> <Delay = 3.00>
ST_321 : Operation 951 [14/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 951 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_321 : Operation 952 [4/4] (1.64ns)   --->   "%tmp_30 = fcmp_olt  i64 %div3, i64 25" [activity_hls.cpp:56]   --->   Operation 952 'dcmp' 'tmp_30' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 953 [14/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 953 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 248> <Delay = 3.00>
ST_322 : Operation 954 [13/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 954 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_322 : Operation 955 [3/4] (1.64ns)   --->   "%tmp_30 = fcmp_olt  i64 %div3, i64 25" [activity_hls.cpp:56]   --->   Operation 955 'dcmp' 'tmp_30' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 956 [13/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 956 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 249> <Delay = 3.00>
ST_323 : Operation 957 [12/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 957 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_323 : Operation 958 [2/4] (1.64ns)   --->   "%tmp_30 = fcmp_olt  i64 %div3, i64 25" [activity_hls.cpp:56]   --->   Operation 958 'dcmp' 'tmp_30' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 959 [12/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 959 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 250> <Delay = 3.00>
ST_324 : Operation 960 [11/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 960 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_324 : Operation 961 [1/4] (1.64ns)   --->   "%tmp_30 = fcmp_olt  i64 %div3, i64 25" [activity_hls.cpp:56]   --->   Operation 961 'dcmp' 'tmp_30' <Predicate = true> <Delay = 1.64> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 962 [11/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 962 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 251> <Delay = 3.00>
ST_325 : Operation 963 [10/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 963 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_325 : Operation 964 [10/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 964 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 252> <Delay = 3.00>
ST_326 : Operation 965 [9/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 965 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_326 : Operation 966 [9/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 966 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 253> <Delay = 3.00>
ST_327 : Operation 967 [8/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 967 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_327 : Operation 968 [8/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 968 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 254> <Delay = 3.00>
ST_328 : Operation 969 [7/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 969 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_328 : Operation 970 [7/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 970 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 255> <Delay = 3.00>
ST_329 : Operation 971 [6/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 971 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_329 : Operation 972 [6/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 972 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 256> <Delay = 3.00>
ST_330 : Operation 973 [5/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 973 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_330 : Operation 974 [5/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 974 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 257> <Delay = 3.00>
ST_331 : Operation 975 [4/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 975 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_331 : Operation 976 [4/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 976 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 258> <Delay = 3.00>
ST_332 : Operation 977 [3/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 977 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_332 : Operation 978 [3/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 978 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 259> <Delay = 3.00>
ST_333 : Operation 979 [2/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 979 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_333 : Operation 980 [2/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 980 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 260> <Delay = 3.00>
ST_334 : Operation 981 [1/59] (3.00ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add5" [activity_hls.cpp:54]   --->   Operation 981 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.00> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 58> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_334 : Operation 982 [1/14] (1.96ns)   --->   "%sub4 = dsub i64 25, i64 %div3" [activity_hls.cpp:58]   --->   Operation 982 'dsub' 'sub4' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 261> <Delay = 1.96>
ST_335 : Operation 983 [14/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 983 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 262> <Delay = 1.96>
ST_336 : Operation 984 [13/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 984 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 263> <Delay = 1.96>
ST_337 : Operation 985 [12/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 985 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 264> <Delay = 1.96>
ST_338 : Operation 986 [11/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 986 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 265> <Delay = 1.96>
ST_339 : Operation 987 [10/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 987 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 266> <Delay = 1.96>
ST_340 : Operation 988 [9/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 988 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 267> <Delay = 1.96>
ST_341 : Operation 989 [8/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 989 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 268> <Delay = 1.96>
ST_342 : Operation 990 [7/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 990 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 269> <Delay = 1.96>
ST_343 : Operation 991 [6/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 991 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 270> <Delay = 1.96>
ST_344 : Operation 992 [5/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 992 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 271> <Delay = 1.96>
ST_345 : Operation 993 [4/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 993 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 272> <Delay = 1.96>
ST_346 : Operation 994 [3/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 994 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 273> <Delay = 1.96>
ST_347 : Operation 995 [2/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 995 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 274> <Delay = 1.96>
ST_348 : Operation 996 [1/14] (1.96ns)   --->   "%add6 = dadd i64 %tmp, i64 %sub4" [activity_hls.cpp:58]   --->   Operation 996 'dadd' 'add6' <Predicate = true> <Delay = 1.96> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 275> <Delay = 0.61>
ST_349 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%bitcast_ln54 = bitcast i64 %tmp" [activity_hls.cpp:54]   --->   Operation 997 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%or_ln54_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i448, i64 %bitcast_ln54, i448 %select_ln50" [activity_hls.cpp:54]   --->   Operation 998 'bitconcatenate' 'or_ln54_s' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%or_ln56 = or i1 %icmp_ln56_1, i1 %icmp_ln56" [activity_hls.cpp:56]   --->   Operation 999 'or' 'or_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%and_ln56 = and i1 %or_ln56, i1 %tmp_30" [activity_hls.cpp:56]   --->   Operation 1000 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%bitcast_ln58 = bitcast i64 %add6" [activity_hls.cpp:58]   --->   Operation 1001 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%or_ln58_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i448, i64 %bitcast_ln58, i448 %select_ln50" [activity_hls.cpp:58]   --->   Operation 1002 'bitconcatenate' 'or_ln58_s' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1003 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln56 = select i1 %and_ln56, i512 %or_ln58_s, i512 %or_ln54_s" [activity_hls.cpp:56]   --->   Operation 1003 'select' 'select_ln56' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 350 <SV = 276> <Delay = 1.00>
ST_350 : Operation 1004 [1/1] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.s_axilite.i512P0A, i512 %vals, i512 %select_ln56" [activity_hls.cpp:54]   --->   Operation 1004 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_350 : Operation 1005 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [activity_hls.cpp:60]   --->   Operation 1005 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.54ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'vals' (activity_hls.cpp:22) [11]  (1 ns)

 <State 2>: 1.02ns
The critical path consists of the following:
	'sub' operation ('p_neg', activity_hls.cpp:26) [16]  (1.02 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', activity_hls.cpp:26) [19]  (1.01 ns)
	'select' operation ('div', activity_hls.cpp:22) [22]  (0.449 ns)

 <State 4>: 1.96ns
The critical path consists of the following:
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('hr_load', activity_hls.cpp:27) on array 'hr' [39]  (1.24 ns)

 <State 6>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 7>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 8>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 9>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 10>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 11>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 12>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 13>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 14>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 15>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 16>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 17>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 18>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 19>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)
	'phi' operation ('empty_22', activity_hls.cpp:27) with incoming values : ('add', activity_hls.cpp:27) [29]  (0 ns)
	'dadd' operation ('add', activity_hls.cpp:27) [41]  (1.96 ns)

 <State 20>: 0.449ns
The critical path consists of the following:
	'select' operation ('select_ln30', activity_hls.cpp:30) [57]  (0.449 ns)

 <State 21>: 1.96ns
The critical path consists of the following:
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 22>: 1.24ns
The critical path consists of the following:
	'load' operation ('hr_load_1', activity_hls.cpp:31) on array 'hr' [71]  (1.24 ns)

 <State 23>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 24>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 25>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 26>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 27>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 28>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 29>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 30>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 31>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 32>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 33>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 34>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 35>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 36>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)
	'phi' operation ('empty_24', activity_hls.cpp:31) with incoming values : ('add1', activity_hls.cpp:31) [64]  (0 ns)
	'dadd' operation ('add1', activity_hls.cpp:31) [73]  (1.96 ns)

 <State 37>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 38>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 39>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 40>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 41>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 42>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 43>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_hls.cpp:34) [92]  (3.27 ns)

 <State 44>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 45>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 46>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 47>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 48>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 49>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 50>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 51>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 52>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 53>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 54>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 55>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 56>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 57>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 58>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 59>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 60>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 61>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 62>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 63>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 64>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 65>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 66>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 67>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 68>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 69>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 70>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 71>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 72>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 73>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 74>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 75>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 76>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 77>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 78>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 79>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 80>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 81>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 82>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 83>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 84>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 85>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 86>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 87>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 88>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 89>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 90>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 91>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 92>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 93>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 94>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 95>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 96>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 97>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 98>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 99>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 100>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 101>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 102>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div1', activity_hls.cpp:34) [93]  (2.81 ns)

 <State 103>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 104>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 105>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 106>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 107>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 108>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 109>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 110>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 111>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 112>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 113>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 114>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 115>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 116>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add2', activity_hls.cpp:36) [97]  (1.96 ns)

 <State 117>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 118>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 119>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 120>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 121>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 122>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 123>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 124>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 125>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 126>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub', activity_hls.cpp:37) [100]  (1.96 ns)

 <State 127>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('div3', activity_hls.cpp:36) [98]  (1.85 ns)

 <State 128>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('div3', activity_hls.cpp:36) [98]  (1.85 ns)

 <State 129>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('div3', activity_hls.cpp:36) [98]  (1.85 ns)

 <State 130>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('div3', activity_hls.cpp:36) [98]  (1.85 ns)

 <State 131>: 0.96ns
The critical path consists of the following:
	'xor' operation ('xor_ln40', activity_hls.cpp:40) [110]  (0.379 ns)
	'select' operation ('select_ln39_1', activity_hls.cpp:39) [117]  (0.581 ns)

 <State 132>: 1.96ns
The critical path consists of the following:
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 133>: 1.24ns
The critical path consists of the following:
	'load' operation ('hr_load_2', activity_hls.cpp:44) on array 'hr' [133]  (1.24 ns)

 <State 134>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 135>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 136>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 137>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 138>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 139>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 140>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 141>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 142>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 143>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 144>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 145>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 146>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 147>: 1.96ns
The critical path consists of the following:
	'dsub' operation ('sub2', activity_hls.cpp:44) [135]  (1.96 ns)

 <State 148>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 149>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 150>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 151>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 152>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 153>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 154>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 155>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 156>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 157>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 158>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 159>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 160>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 161>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul', activity_hls.cpp:45) [137]  (1.85 ns)

 <State 162>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 163>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 164>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 165>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 166>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 167>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 168>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 169>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 170>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 171>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 172>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 173>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 174>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 175>: 3.93ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)
	'phi' operation ('empty_25', activity_hls.cpp:45) with incoming values : ('add3', activity_hls.cpp:45) [123]  (0 ns)
	'dadd' operation ('add3', activity_hls.cpp:45) [138]  (1.96 ns)

 <State 176>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 177>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 178>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 179>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 180>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 181>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 182>: 3.27ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_hls.cpp:48) [149]  (3.27 ns)

 <State 183>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 184>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 185>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 186>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 187>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 188>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 189>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 190>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 191>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 192>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 193>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 194>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 195>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 196>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 197>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 198>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 199>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 200>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 201>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 202>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 203>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 204>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 205>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 206>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 207>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 208>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 209>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 210>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 211>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 212>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 213>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 214>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 215>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 216>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 217>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 218>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 219>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 220>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 221>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 222>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 223>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 224>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 225>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 226>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 227>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 228>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 229>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 230>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 231>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 232>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 233>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 234>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 235>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 236>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 237>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 238>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 239>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 240>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 241>: 2.81ns
The critical path consists of the following:
	'ddiv' operation ('div4', activity_hls.cpp:48) [150]  (2.81 ns)

 <State 242>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_hls.cpp:54) [166]  (1.85 ns)

 <State 243>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_hls.cpp:54) [166]  (1.85 ns)

 <State 244>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_hls.cpp:54) [166]  (1.85 ns)

 <State 245>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_hls.cpp:54) [166]  (1.85 ns)

 <State 246>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_hls.cpp:54) [166]  (1.85 ns)

 <State 247>: 1.85ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_hls.cpp:54) [166]  (1.85 ns)

 <State 248>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 249>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 250>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 251>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 252>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 253>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 254>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 255>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 256>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 257>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 258>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 259>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 260>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 261>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_hls.cpp:54) [169]  (1.96 ns)

 <State 262>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 263>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 264>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 265>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 266>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 267>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 268>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 269>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 270>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 271>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 272>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 273>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 274>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 275>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add5', activity_hls.cpp:54) [172]  (1.96 ns)

 <State 276>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 277>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 278>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 279>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 280>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 281>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 282>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 283>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 284>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 285>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 286>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 287>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 288>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 289>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 290>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 291>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 292>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 293>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 294>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 295>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 296>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 297>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 298>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 299>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 300>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 301>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 302>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 303>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 304>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 305>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 306>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 307>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 308>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 309>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 310>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 311>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 312>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 313>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 314>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 315>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 316>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 317>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 318>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 319>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 320>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 321>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 322>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 323>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 324>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 325>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 326>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 327>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 328>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 329>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 330>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 331>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 332>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 333>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 334>: 3ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_hls.cpp:54) [173]  (3 ns)

 <State 335>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 336>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 337>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 338>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 339>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 340>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 341>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 342>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 343>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 344>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 345>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 346>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 347>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 348>: 1.96ns
The critical path consists of the following:
	'dadd' operation ('add6', activity_hls.cpp:58) [184]  (1.96 ns)

 <State 349>: 0.614ns
The critical path consists of the following:
	'select' operation ('select_ln56', activity_hls.cpp:56) [187]  (0.614 ns)

 <State 350>: 1ns
The critical path consists of the following:
	s_axi write on port 'vals' (activity_hls.cpp:54) [188]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
