// Seed: 3309208568
`define pp_5 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output logic id_4
);
  logic id_5;
  assign id_3 = id_5;
  reg id_6;
  always @(id_0 or posedge id_0)
    if (id_6)
      if (id_5) begin
        id_1 <= 1 - 1;
      end else begin
        id_6 <= 1'b0;
      end
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
