library IEEE;
use IEEE.std_logic_1164.all;
entity comp12 is
	port(x, y: in std_logic_vector (11 downto 0);
	     f_cmp: out std_logic); 
end entity;
architecture structural of comp12 is
    
begin
	
end architecture;	
    