Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 13:46:15 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file vending_machine_timing_summary_routed.rpt -pb vending_machine_timing_summary_routed.pb -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 76 register/latch pins with no clock driven by root clock pin: A1 (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: A2 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: A3 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: B1 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: B2 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: B3 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: C1 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: C2 (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: C3 (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cancelReset (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[0]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[0]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[0]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[1]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[1]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[2]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[2]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[3]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[3]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[3]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[4]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[4]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[5]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[5]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[6]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[6]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[6]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[7]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[7]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[7]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[8]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[8]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: change_reg[8]_P/Q (HIGH)

 There are 151 register/latch pins with no clock driven by root clock pin: coinsDispSW/sig_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: coins_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: coins_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: coins_reg[0]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[2]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coins_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: coins_reg[2]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coins_reg[3]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: coins_reg[3]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coins_reg[3]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: coins_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: coins_reg[4]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: coins_reg[4]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: coins_reg[5]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: coins_reg[5]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: coins_reg[5]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: coins_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: coins_reg[6]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: coins_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: coins_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coins_reg[7]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: coins_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coins_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: coins_reg[8]_P/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: decimal_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: dimeSW/sig_out_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: dollarSW/sig_out_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: fiftySW/sig_out_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: fiveSW/sig_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: negative_reg_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: negative_reg_P/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: nickelSW/sig_out_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[0]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[0]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[0]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[1]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[1]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[1]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[2]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[2]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[2]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[3]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[3]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[3]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[4]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[4]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[4]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[5]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[5]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[5]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[6]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[6]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[6]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[7]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[7]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[7]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[8]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[8]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[8]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[9]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: num_reg[9]_P/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: quarterSW/sig_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[0]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[0]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[0]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[1]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[1]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[4]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[4]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[5]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: select_reg[5]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: toDisp/sseg_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[0]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[0]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[0]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[1]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[1]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[1]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[2]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[2]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: totalMoney_reg[2]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[3]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[3]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: totalMoney_reg[3]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[4]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[4]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[4]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[5]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[5]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: totalMoney_reg[5]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[6]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[6]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: totalMoney_reg[6]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: totalMoney_reg[7]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: totalMoney_reg[7]_LDC/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: totalMoney_reg[7]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: totalMoney_reg[8]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: totalMoney_reg[8]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: totalMoney_reg[8]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 429 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.391        0.000                      0                  369        0.249        0.000                      0                  369        4.500        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        4.391        0.000                      0                  369        0.249        0.000                      0                  369        4.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.076ns (20.916%)  route 4.068ns (79.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.013    10.225    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.441    14.782    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[10]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X28Y15         FDRE (Setup_fdre_C_R)       -0.429    14.616    fiftySW/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.076ns (20.916%)  route 4.068ns (79.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.013    10.225    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.441    14.782    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[11]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X28Y15         FDRE (Setup_fdre_C_R)       -0.429    14.616    fiftySW/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.076ns (20.916%)  route 4.068ns (79.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.013    10.225    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.441    14.782    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[8]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X28Y15         FDRE (Setup_fdre_C_R)       -0.429    14.616    fiftySW/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.076ns (20.916%)  route 4.068ns (79.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          1.013    10.225    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.441    14.782    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X28Y15         FDRE (Setup_fdre_C_R)       -0.429    14.616    fiftySW/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.076ns (21.494%)  route 3.930ns (78.506%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.874    10.086    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.783    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    fiftySW/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.076ns (21.494%)  route 3.930ns (78.506%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.874    10.086    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.783    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    fiftySW/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.076ns (21.494%)  route 3.930ns (78.506%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.874    10.086    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.783    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    fiftySW/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.076ns (21.494%)  route 3.930ns (78.506%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.874    10.086    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.783    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  fiftySW/counter_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y14         FDRE (Setup_fdre_C_R)       -0.429    14.593    fiftySW/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.076ns (21.790%)  route 3.862ns (78.210%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.806    10.018    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y16         FDRE                                         r  fiftySW/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.440    14.781    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  fiftySW/counter_reg[12]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    fiftySW/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 fiftySW/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fiftySW/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 1.076ns (21.790%)  route 3.862ns (78.210%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.080    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  fiftySW/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  fiftySW/counter_reg[9]/Q
                         net (fo=2, routed)           0.963     6.500    fiftySW/counter_reg[9]
    SLICE_X28Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.624 r  fiftySW/sig_out_i_5__2/O
                         net (fo=1, routed)           0.667     7.290    fiftySW/sig_out_i_5__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.414 f  fiftySW/sig_out_i_4__2/O
                         net (fo=1, routed)           0.444     7.858    fiftySW/sig_out_i_4__2_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.982 r  fiftySW/sig_out_i_3__2/O
                         net (fo=1, routed)           0.669     8.651    fiftySW/sig_out_i_3__2_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  fiftySW/sig_out_i_2__2/O
                         net (fo=2, routed)           0.313     9.088    fiftySW/sig_out_i_2__2_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  fiftySW/counter[0]_i_1__2/O
                         net (fo=24, routed)          0.806    10.018    fiftySW/counter[0]_i_1__2_n_0
    SLICE_X28Y16         FDRE                                         r  fiftySW/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.440    14.781    fiftySW/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  fiftySW/counter_reg[13]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    fiftySW/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dimeSW/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimeSW/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.275ns (71.769%)  route 0.108ns (28.231%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.567     1.450    dimeSW/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  dimeSW/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  dimeSW/counter_reg[1]/Q
                         net (fo=1, routed)           0.108     1.722    dimeSW/counter_reg_n_0_[1]
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.833 r  dimeSW/counter_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     1.833    dimeSW/counter_reg[0]_i_2__0_n_6
    SLICE_X12Y0          FDRE                                         r  dimeSW/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.837     1.964    dimeSW/clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  dimeSW/counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X12Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    dimeSW/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dollarSW/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dollarSW/sig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.090%)  route 0.171ns (47.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.561     1.444    dollarSW/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  dollarSW/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dollarSW/debounced_reg/Q
                         net (fo=3, routed)           0.171     1.756    dollarSW/debounced
    SLICE_X28Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  dollarSW/sig_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.801    dollarSW/sig_out_i_1__3_n_0
    SLICE_X28Y10         FDRE                                         r  dollarSW/sig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.831     1.958    dollarSW/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  dollarSW/sig_out_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.091     1.551    dollarSW/sig_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 quarterSW/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quarterSW/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.567     1.450    quarterSW/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  quarterSW/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  quarterSW/counter_reg[1]/Q
                         net (fo=1, routed)           0.104     1.695    quarterSW/counter_reg_n_0_[1]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.805 r  quarterSW/counter_reg[0]_i_2__1/O[1]
                         net (fo=1, routed)           0.000     1.805    quarterSW/counter_reg[0]_i_2__1_n_6
    SLICE_X15Y0          FDRE                                         r  quarterSW/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.837     1.964    quarterSW/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  quarterSW/counter_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    quarterSW/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.251ns (70.670%)  route 0.104ns (29.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.104     1.724    counter_reg_n_0_[1]
    SLICE_X65Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.834 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    counter_reg[0]_i_1_n_6
    SLICE_X65Y0          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y0          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 quarterSW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quarterSW/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.567     1.450    quarterSW/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  quarterSW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  quarterSW/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.699    quarterSW/counter_reg_n_0_[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  quarterSW/counter_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.807    quarterSW/counter_reg[0]_i_2__1_n_4
    SLICE_X15Y0          FDRE                                         r  quarterSW/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.837     1.964    quarterSW/clk_IBUF_BUFG
    SLICE_X15Y0          FDRE                                         r  quarterSW/counter_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    quarterSW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 coinsDispSW/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coinsDispSW/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.550     1.433    coinsDispSW/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  coinsDispSW/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  coinsDispSW/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.682    coinsDispSW/counter_reg_n_0_[3]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  coinsDispSW/counter_reg[0]_i_2__5/O[3]
                         net (fo=1, routed)           0.000     1.790    coinsDispSW/counter_reg[0]_i_2__5_n_4
    SLICE_X35Y23         FDRE                                         r  coinsDispSW/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.816     1.943    coinsDispSW/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  coinsDispSW/counter_reg[3]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.105     1.538    coinsDispSW/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y2          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.728    counter_reg_n_0_[11]
    SLICE_X65Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_reg[8]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.836    counter_reg[8]_i_1__6_n_4
    SLICE_X65Y2          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y2          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y2          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X65Y3          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    counter_reg_n_0_[15]
    SLICE_X65Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  counter_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.835    counter_reg[12]_i_1__6_n_4
    SLICE_X65Y3          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y3          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y3          FDRE (Hold_fdre_C_D)         0.105     1.583    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    counter_reg_n_0_[3]
    SLICE_X65Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    counter_reg[0]_i_1_n_4
    SLICE_X65Y0          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y0          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y0          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X65Y1          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.728    counter_reg_n_0_[7]
    SLICE_X65Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_reg[4]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.836    counter_reg[4]_i_1__6_n_4
    SLICE_X65Y1          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y1          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y1          FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y4    dimeSW/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y4    dimeSW/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y4    dimeSW/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y0    dimeSW/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    dimeSW/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    dimeSW/counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    dimeSW/counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    dimeSW/counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y0    dimeSW/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    fiveSW/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    fiveSW/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    fiveSW/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    fiveSW/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    fiveSW/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    fiveSW/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    fiveSW/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    fiveSW/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    fiveSW/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    fiveSW/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y4    dimeSW/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y4    dimeSW/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y4    dimeSW/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    dimeSW/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    dimeSW/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    dimeSW/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    dimeSW/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    quarterSW/sig_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y7    dimeSW/sig_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   coinsDispSW/counter_reg[20]/C



