# Task-1 : BabySoC Fundamentals

## Table of Contents
- [1. Understanding System-on-Chip (SoC)](#-1-understanding-system-on-chip-soc)
    - [Key Components of a typical SoC](#%EF%B8%8F-key-components-of-a-typical-soc)
    - [Advantages of SoC](#-advantages-of-soc)
    - [Applications](#-applications)
- [2. Types of SoCs](#2-types-of-socs)
- [3. Introduction to VSDBabySoC](#3-introduction-to-vsdbabysoc)
    - [Core Components](#-core-components)
    - [Internal Operation](#-internal-operation)
- [4. Key Analog IPs in BabySoC](#-4-key-analog-ips-in-babysoc)
  - [Phase-Locked Loop (PLL)](#-phase-locked-loop-pll)
  - [Digital-to-Analog Converter (DAC)](#%EF%B8%8F-digital-to-analog-converter-dac)
- [5. Why BabySoC Matters](#-5-why-babysoc-matters)
- [BabySoC Functional Modeling](#task-2-babysoc-functional-modeling)
    - [Steps Involved in Functional Modeling of the BabySoc](#steps-involved-in-functional-modeling-of-the-babysoc)
- [Analysis of Each Module & Waveform](#analysis-of-each-module--waveform)
  - [The RISC-V Core: rvmyth.v](#the-risc-v-core-rvmythv)
  - [The PLL: avsdpll.v](#the-pll-avsdpllv)
  - [The DAC: avsddac.v](#the-dac-avsddacvv)
  - [The SoC Integration: vsdbabysoc.v](#the-soc-integration-vsdbabysocv)






## üß© 1. Understanding System-on-Chip (SoC)

A **System-on-Chip (SoC)** is essentially a miniature computer built onto a single silicon chip.  
It integrates all the key components required for computation, communication, and control ‚Äî making it compact, efficient, and highly power-optimized.

For example, in a **traditional computer**, we have a **central CPU core** (from Intel or AMD) mounted on a **motherboard**.  
The motherboard houses all the necessary circuitry and components required for the CPU to function properly ‚Äî such as timers, counters, interrupt controllers, RAM, code memory, HDD interface, clock generators, frequency dividers, I/O controllers, peripheral interfaces, and various protocol handlers.  


<div align="center">
  <img src="./Images/Screenshot-from-2022-02-10-17-51-14.png" alt="Screenshot-from-2022-02-10-17-51-14.png" width="1000" />
  <p><b>Different Components of a typical Mother Board</b></p>
</div>

<br>

This setup is **modular and repairable**, meaning any faulty part (like RAM or storage) can be replaced independently.  
However, it also **occupies more space** and **consumes more power**, since all components are placed on a large PCB and connected through external buses.

In contrast, an **SoC** (like Apple‚Äôs *M-series chips*) integrates all these components ‚Äî the **CPU core, memory, clocking circuits, I/O interfaces, and peripherals** ‚Äî onto a **single silicon wafer**.  
This drastically **reduces area and power consumption**, making SoCs ideal for **portable and low-power devices** such as smartphones, tablets, and wearables. 

<div align="center">
  <img src="./Images/Apple_m1-chip-8-core-cpu-chart_11102020_big.jpg.large.jpg" alt="Apple_m1-chip-8-core-cpu-chart_11102020_big.jpg.large.jpg" width="1000" />
  <p><b>Apple's M1 SoC Chip</b></p>
</div>

<br>

The trade-off, however, is **repairability** ‚Äî since everything is fabricated together, replacing or upgrading a single component isn‚Äôt possible.  


### ‚ú≥Ô∏è Key Components of a typical SoC
- **CPU (Central Processing Unit):**  
  Acts as the brain of the system, executing instructions and managing all operations.  

- **Memory:**  
  - **RAM** for temporary data storage during operation/runtime. 
  - **ROM/Flash** for permanent data storage.  

- **I/O Interfaces:**  
  Enable communication with external peripherals like sensors, displays, or network interfaces.  

- **GPU (Graphics Processing Unit):**  
  Handles image and video rendering.  

- **DSP (Digital Signal Processor):**  
  Specializes in audio, video, and signal processing tasks.  

- **Power Management Unit (PMU):**  
  Controls energy distribution to ensure efficiency and longer battery life.  

- **Connectivity Modules (Wi-Fi, Bluetooth, etc.):**  
  Enable wireless communication and data transfer.  

### üí° Advantages of SoC
- Compact and space-saving.  
- Lower power consumption.  
- Improved processing speed due to shorter data paths.  
- Cost-effective and reliable with fewer interconnections.  

### üì± Applications
Used in smartphones, IoT devices, wearables, automotive systems, and embedded applications and nowadays even in laptops. 

---

## üß± 2. Types of SoCs
1. **Microcontroller-based SoC:**  
   Designed for simple, low-power control applications like home appliances or IoT systems.  

2. **Microprocessor-based SoC:**  
   Designed for higher computational needs ‚Äî found in smartphones and tablets.  

3. **Application-Specific SoC (ASIC-based):**  
   Custom-built for particular applications like AI accelerators, GPUs, or networking hardware.  

---

## üß≠ 3. Introduction to VSDBabySoC  

**VSDBabySoC** is a simplified yet powerful RISC-V based SoC, created for educational and open-source experimentation.  

<div align="center">
  <img src="./Images/vsdbabysoc_block_diagram.png" alt="vsdbabysoc_block_diagram.png" width="800" />
  <p><b>VSD Baby SoC Block Diagram</b></p>
</div>
<br>


### üß† Core Components  
- **RVMYTH Processor (RISC-V CPU):**  
  The main processing unit that handles instruction execution. Learn more about RVMYTH [here](https://github.com/kunalg123/rvmyth)

- **Phase-Locked Loop (PLL):**  
  Generates a stable and synchronized clock for all modules.  

- **10-bit Digital-to-Analog Converter (DAC):**  
  Converts digital data from RVMYTH into analog signals for external output (e.g., sound/video).  

### ‚ö° Internal Operation  
1. **Initialization & Clock Generation:**  
   The PLL locks onto an input reference and produces a stable system clock.  

2. **Data Processing in RVMYTH:**  
   The CPU processes data and writes values to the DAC input register.  

3. **Analog Signal Generation via DAC:**  
   The DAC converts the processed digital values into analog signals, enabling BabySoC to interface with real-world devices such as TVs or speakers.  

---


## ü™Ñ 4. Key Analog IPs in BabySoC  

### üïí Phase-Locked Loop (PLL)

<div align="center">
  <img src="./Images/pll_new.png" alt="pll_new.png" width="600" />
  <p><b>Basic block diagram of a PLL</b></p>
</div>
<br>

- Maintains phase and frequency alignment with a reference clock.  
- Consists of:  
  - **Phase Detector**  
  - **Loop Filter**  
  - **Voltage-Controlled Oscillator (VCO)**
  - **Frequency Divider**
- Ensures synchronized operation across digital and analog modules.  

**Why internal PLL is preferred over off-chip clocks:**  
- Reduces distribution delay and clock jitter.  
- Provides multiple frequency domains for different SoC blocks.  
- Maintains timing accuracy despite environmental variations.  

### üéöÔ∏è Digital-to-Analog Converter (DAC)

<div align="center">
  <img src="./Images/r2r-dac.png" alt="r2r-dac.png" width="600" />
  <p><b>An R2R Ladder DAC</b></p>
</div>
<br>

- Converts digital binary values into continuous analog voltages
- Two major hardware implementations:
  1. **Weighted Resistor DAC**
  2. **R-2R Ladder DAC**  
- In BabySoC, we use a **behavioral model** of a 10-bit DAC that mathematically converts the RVMYTH processor's digital output to analog voltages using Verilog's `real` data type, rather than modeling actual resistor networks.
---

## üìò 5. Why BabySoC Matters  
VSDBabySoC serves as an excellent educational and research platform because:  
- It integrates **digital (RISC-V)** and **analog (PLL & DAC)** components.  
- Provides a **complete SoC workflow** ‚Äî from functional modelling to physical implementation.  
- Encourages learning open-source EDA tools and Sky130 technology.  
- Builds a foundation for **digital-analog interfacing and RISC-V system design**.
- Easier to analyse as there are less number of IPs, very student friendly.

To Know more about Baby SoC [click here](https://github.com/manili/VSDBabySoC)

---

# Task-2: BabySoC Functional Modeling

## Steps Involved in Functional Modeling of the BabySoc:
To simulate BabySoC, follow these steps:

1. **Clone the repository**: Use `git clone https://github.com/manili/VSDBabySoC` - contains all required Verilog & testbench files
2. **Install tools**: Icarus Verilog & GTKWave ([guide here](https://github.com/tejasbg19/India_riscV_SoC_tapeout) if not installed)
3. **Setup Python environment**: Install pip and Python virtual environment
4. **Install SandPiper**: For TL-Verilog to Verilog conversion (rvmyth.tlv ‚Üí rvmyth.v)
5. **Compile & simulate**: Use Icarus Verilog to compile and run the testbench
6. **Analyze results**: View and analyze waveforms using GTKWave

```bash
$ git clone --recurse-submodules https://github.com/manili/VSDBabySoC
$ sudo apt install python3-pip
$ sudo apt install python3-venv python3-pip
$ cd VSDBabySoC
$ python3 -m venv Tejas    #create virtual environment
$ source Tejas/bin/activate   #activate the environment
$ sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/     # Convert Traction Level Verilog file of rvmyth core into Verilog
$ iverilog -DPRE_SYNTH_SIM -I src/include -I src/module src/module/testbench.v     # Compile all the necessary verilog files
$ ./a.out # or vvp a.out   # Simulate the test bench
$ gtkwave pre_synth_sim.vcd     # Open the waveform
```


<div align="center">
  <img src="./Images/1git_clone.png" alt="1git_clone.png" width="600" />
  <p><b>Cloning the Repository</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/3pip_install.png" alt="3pip_install.png" width="600" />
  <p><b>Installing pip3</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/4env_install.png" alt="4env_install.png" width="600" />
  <p><b>Installing py virtual environment</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/5convertTLV2V.png" alt="5convertTLV2V.png" width="600" />
  <p><b>Converting TLV file into Verilog file using sandpiper compiler</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/6show_v.png" alt="6show_v.png" width="600" />
  <p><b>Thus Generated Verilog file</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/7comp_gtk.png" alt="7comp_gtk.png" width="1000" />
  <p><b>Compilation, Simulation & opening the waveform</b></p>
</div>
<br>

---

## Analysis of Each Module & Waveform

## The RISC-V Core: rvmyth.v

**Module Purpose**: 5-stage pipelined RISC-V CPU core that executes the arithmetic program and outputs results to DAC.

**Key Features**:
- **5-stage pipeline**: Fetch (@0-1), Decode (@1-2), Execute (@3), Memory (@4), Writeback (@5)
- **RV32I Instruction Set**: Supports arithmetic, branch, load/store, and jump instructions
- **Register File**: 32 registers with write-back forwarding
- **Program Memory**: Hardcoded instruction sequence for arithmetic operations

**Critical Signals**:
- `CLK`, `reset` - System clock and reset
- `OUT[9:0]` - 10-bit output to DAC (from register r17)
- `CPU_pc_a*` - Program counter at each pipeline stage

### Pipeline Architecture

**What is a Pipeline Stage?**
- Each stage = one clock cycle of instruction processing
- Like factory assembly line: each station does specific work
- Instruction moves through stages one cycle at a time

**5-Stage RISC-V Pipeline:**
1. **Fetch** - Get instruction from memory
2. **Decode** - Read registers, decode instruction  
3. **Execute** - ALU operations, address calculation
4. **Memory** - Load/store data access
5. **Writeback** - Write results to registers

**Why 5 Stages?**
- Breaks work into balanced chunks
- Improves throughput: one instruction completes per cycle
- Enables parallel processing of multiple instructions

### Instruction Decoding
The CPU decodes RISC-V instructions using opcode patterns defined in the Verilog:

```verilog
// Example opcode definitions from rvmyth.v:
assign CPU_is_add_a1 = CPU_dec_bits_a1 == 11'b0_000_0110011;     // R-type (opcode 0x33)
assign CPU_is_addi_a1 = CPU_dec_bits_a1[9:0] == 10'b000_0010011; // I-type (opcode 0x13)  
assign CPU_is_beq_a1 = CPU_dec_bits_a1[9:0] == 10'b000_1100011;  // B-type (opcode 0x63)
```
**Opcode Mapping**:
- `0x33` (51) = R-type instructions (ADD, SUB, AND, OR)
- `0x13` (19) = I-type instructions (ADDI, ANDI, ORI) 
- `0x63` (99) = B-type instructions (BEQ, BNE, BLT)

In waveform, `CPU_opcode_a1` shows these values as instructions progress through pipeline.

<div align="center">
  <img src="./Images/11_opc0des_v.png" alt="11_opc0des_v.png" width="1000" />
  <p><b>OPCODES Defined inside the Verilog code of rvmyth</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/12_opcodes_orange_gtk.png" alt="12_opcodes_orange_gtk.png" width="1000" />
  <p><b>Recurring OPCODES Highlighted in waveform</b></p>
</div>
<br>

<div align="center">
  <img src="./Images/15_core_gtk.png" alt="15_core_gtk.png" width="1000" />
  <p><b>The inputs scr1 & scr2 to the ALU</b></p>
</div>
<br>



### Hardcoded Program Implementation

The RISC-V program is permanently hardcoded into the processor's instruction memory (rvmyth.v). This creates a fixed-function ASIC that:

- Executes the same arithmetic program continuously on power-up
- Outputs computation results to DAC in an infinite loop
- Cannot be reprogrammed without hardware redesign
- Demonstrates embedded systems with baked-in firmware
This core  represents a dedicated computing system where software is permanently fused into hardware.

<br>

## The PLL: avsdpll.v

**Module Purpose**: Behavioral Phase-Locked Loop that generates system clock from reference input.

**Key Features**:
- **Frequency Multiplication**: 8√ó multiplication (5MHz REF ‚Üí 40MHz CLK)
- **Behavioral Model**: Uses real-number timing for simulation
- **Clock Gating**: `ENb_VCO` enables/disables clock generation

**Critical Signals**:
- `REF` - Reference clock input (5MHz in testbench)
- `CLK` - Generated system clock output (40MHz)
- `ENb_VCO` - VCO enable (active low)
- `VCO_IN`, `ENb_CP` - Unused in behavioral model

**Operation**:
- Measures REF period using `$realtime`
- Calculates CLK period: `period = refpd / 8.0`
- Models PLL locking behavior without analog components

<div align="center">
  <img src="./Images/14_pll_gtk_tell_refpd_div_8.png" alt="14_pll_gtk_tell_refpd_div_8.png" width="1000" />
  <p><b>Different Signals within the PLL Highlighted</b></p>
</div>
<br>

- The reference clock signal `REF` is highlighted in `orange` colour, as per the `testbench` the signal has a frequency of `5 MHz`.
- The Final output of this IP is the signal `CLK` which is the first signal in the above waveform, this is the clock fed to teh core, its frequency is `40 MHz`. Hence we can say the PLL multiplies the input reference frequency `REF` by 8 to generate the output signal. 

<div align="center">
  <img src="./Images/14_pll_tellgtk.png" alt="14_pll_tellgtk.png" width="1000" />
  <p><b>The Period says the same throughout the simulation mimicing teh behaviour of an Ideal Clk generator</b></p>
</div>
<br>





## The DAC: avsddac.v

**Module Purpose**: 10-bit Digital-to-Analog Converter behavioral model.

**Key Features**:
- **10-bit Resolution**: Converts 0-1023 digital values to analog voltage
- **Behavioral Modeling**: Uses Verilog `real` data type for analog simulation
- **Voltage Range**: Maps to VREFL-VREFH (0V-3.3V in testbench)

**Critical Signals**:
- `D[9:0]` - 10-bit digital input from RISC-V core
- `OUT` - Analog voltage output (real number)
- `VREFH`, `VREFL` - Reference voltages (3.3V, 0V)
- `EN` - Always enabled in current implementation

**Conversion Formula**:
```verilog
OUT <= VREFL + ($itor(Dext) / 1023.0) * (VREFH - VREFL)
```

Where `Dext = {1'b0, D}` (unsigned 11-bit extended)


<div align="center">
  <img src="./Images/13a_dac_gtk.png" alt="13a_dac_gtk.png" width="1000" />
  <p><b>Various Signal of DAC Highlighted</b></p>
</div>
<br>

- The 10 bit `OUT[9:0]` signal highlighted in `orange` is the final ouput of `rvmyth` core.
- The `1-bit` `OUT` signal highlighted in `yellow` is the final analog output of the DAC, here modelled as a real value mapped using the formula mentioned before.
- The DAC uses Verilog's `$itor()` function for integer-to-real conversion and Converts 10-bit digital input (0-1023) to floating-point values (analog voltages)
- It can be observed that the `Real` value of `OUT` varying as the `integer` value of `D[9:0]` varries.
- Throught the simulation the Enable signal `EN` is kept `high`/`1`.
- Also here the reference low voltage `VREFL`= `0` V & reference high voltage `VREFH`= `1` V

<div align="center">
  <img src="./Images/13_dac_gtk.png" alt="13_dac_gtk.png" width="1000" />
  <p><b>Varying Analog Values as the input from rvmyth varries</b></p>
</div>
<br>



## The SoC Integration: vsdbabysoc.v

**Module Purpose**: Top-level System-on-Chip that integrates all components.

**Signal Flow**:
`REF ‚Üí PLL ‚Üí CLK ‚Üí RISC-V CPU ‚Üí RV_TO_DAC[9:0] ‚Üí DAC ‚Üí OUT`

**Inter-module Connections**:
- PLL provides synchronized clock to CPU
- CPU digital output feeds DAC input  
- DAC produces final analog output
- Control signals (reset, enables) propagate through hierarchy

<div align="center">
  <img src="./Images/16_soc_gtk.png" alt="16_soc_gtk.png" width="1000" />
  <p><b>Signal between Each Modules of the SoC</b></p>
</div>
<br>

- The signals of PLL are highlighted in `orange`, only the signal `CLK` is fed to the `rvmyth` core from the PLL.
- The `10-bit` output from the `rvmyth` core is highlighted in `yellow`.
- The input and output signals of DAC are highlighted in `green`
- It can be observed that the DAC output is increasing and decreasing towards the end of simulation directly proportional to `rvmyth`'s input to DAC.
  <div align="center">
  <img src="./Images/17_soc_gtk.png" alt="17_soc_gtk.png" width="1000" />
  <p><b>Signal between Each Modules of the SoC</b></p>
</div>
<br>

<br><br>


## Acknowledgments
- RISC‚ÄëV Reference SoC Tapeout Program Organizers:
    - Kunal Gosh Sir
    - VLSI System Design (VSD) team
    - Indian Institute of Technology Gandhinagar (IITGN)
    - Semiconductor Laboratory (SCL)
    - Redwood EDA
    - Steve Hoover Sir
  <!--     - Synopsys Inc. -->

