-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layer8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    corr7_out_V_valid_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr7_out_V_valid_V_empty_n : IN STD_LOGIC;
    corr7_out_V_valid_V_read : OUT STD_LOGIC;
    corr7_out_V_data_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    corr7_out_V_data_V_empty_n : IN STD_LOGIC;
    corr7_out_V_data_V_read : OUT STD_LOGIC;
    corr7_out_V_keep_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    corr7_out_V_keep_V_empty_n : IN STD_LOGIC;
    corr7_out_V_keep_V_read : OUT STD_LOGIC;
    corr7_out_V_user_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr7_out_V_user_V_empty_n : IN STD_LOGIC;
    corr7_out_V_user_V_read : OUT STD_LOGIC;
    corr7_out_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr7_out_V_last_V_empty_n : IN STD_LOGIC;
    corr7_out_V_last_V_read : OUT STD_LOGIC;
    corr7_out_V_id_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr7_out_V_id_V_empty_n : IN STD_LOGIC;
    corr7_out_V_id_V_read : OUT STD_LOGIC;
    corr7_out_V_dest_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr7_out_V_dest_V_empty_n : IN STD_LOGIC;
    corr7_out_V_dest_V_read : OUT STD_LOGIC;
    corr8_out_V_valid_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr8_out_V_valid_V_full_n : IN STD_LOGIC;
    corr8_out_V_valid_V_write : OUT STD_LOGIC;
    corr8_out_V_data_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    corr8_out_V_data_V_full_n : IN STD_LOGIC;
    corr8_out_V_data_V_write : OUT STD_LOGIC;
    corr8_out_V_keep_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    corr8_out_V_keep_V_full_n : IN STD_LOGIC;
    corr8_out_V_keep_V_write : OUT STD_LOGIC;
    corr8_out_V_user_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr8_out_V_user_V_full_n : IN STD_LOGIC;
    corr8_out_V_user_V_write : OUT STD_LOGIC;
    corr8_out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr8_out_V_last_V_full_n : IN STD_LOGIC;
    corr8_out_V_last_V_write : OUT STD_LOGIC;
    corr8_out_V_id_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr8_out_V_id_V_full_n : IN STD_LOGIC;
    corr8_out_V_id_V_write : OUT STD_LOGIC;
    corr8_out_V_dest_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr8_out_V_dest_V_full_n : IN STD_LOGIC;
    corr8_out_V_dest_V_write : OUT STD_LOGIC );
end;


architecture behav of layer8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (53 downto 0) := "000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (53 downto 0) := "000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (53 downto 0) := "000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (53 downto 0) := "000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (53 downto 0) := "000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (53 downto 0) := "000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (53 downto 0) := "000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (53 downto 0) := "000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (53 downto 0) := "000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (53 downto 0) := "001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (53 downto 0) := "010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (53 downto 0) := "100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_40 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_const_lv16_41 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000001";
    constant ap_const_lv15_39C0 : STD_LOGIC_VECTOR (14 downto 0) := "011100111000000";
    constant ap_const_lv15_39C1 : STD_LOGIC_VECTOR (14 downto 0) := "011100111000001";
    constant ap_const_lv15_3A00 : STD_LOGIC_VECTOR (14 downto 0) := "011101000000000";
    constant ap_const_lv15_3A01 : STD_LOGIC_VECTOR (14 downto 0) := "011101000000001";
    constant ap_const_lv14_2B50 : STD_LOGIC_VECTOR (13 downto 0) := "10101101010000";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv11_8B : STD_LOGIC_VECTOR (10 downto 0) := "00010001011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_F9 : STD_LOGIC_VECTOR (7 downto 0) := "11111001";
    constant ap_const_lv13_E70 : STD_LOGIC_VECTOR (12 downto 0) := "0111001110000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv10_270 : STD_LOGIC_VECTOR (9 downto 0) := "1001110000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal weights_layer8_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal weights_layer8_V_0_ce0 : STD_LOGIC;
    signal weights_layer8_V_0_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal corr7_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln1113_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln1132_fu_2894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal corr7_out_V_data_V_blk_n : STD_LOGIC;
    signal corr7_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr7_out_V_user_V_blk_n : STD_LOGIC;
    signal corr7_out_V_last_V_blk_n : STD_LOGIC;
    signal corr7_out_V_id_V_blk_n : STD_LOGIC;
    signal corr7_out_V_dest_V_blk_n : STD_LOGIC;
    signal corr8_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal corr8_out_V_data_V_blk_n : STD_LOGIC;
    signal corr8_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr8_out_V_user_V_blk_n : STD_LOGIC;
    signal corr8_out_V_last_V_blk_n : STD_LOGIC;
    signal corr8_out_V_id_V_blk_n : STD_LOGIC;
    signal corr8_out_V_dest_V_blk_n : STD_LOGIC;
    signal img_channel_keep_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_2204 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal img_channel_keep_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln1073_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal row_idx_fu_2216_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_idx_reg_3901 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1089_fu_2228_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln1089_1_fu_2245_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln1089_2_fu_2262_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln1089_3_fu_2279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln1089_4_fu_2296_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln1089_5_fu_2313_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln1099_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1099_reg_3954 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal sext_ln321_fu_2366_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln321_reg_3958 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1129_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1129_reg_3964 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1148_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1148_reg_3968 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1110_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1110_reg_3972 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1129_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1129_reg_3976 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_input_channe_1_fu_2444_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_input_channe_1_reg_3983 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal zext_ln1101_fu_2450_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1101_reg_3988 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1096_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1165_reg_3994 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1187_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1187_reg_3998 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1228_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1228_reg_4002 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_line_fu_2472_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal filter_line_reg_4010 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal add_ln321_1_fu_2541_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_1_reg_4015 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1101_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_3_fu_2610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_3_reg_4020 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_5_fu_2645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_5_reg_4025 : STD_LOGIC_VECTOR (15 downto 0);
    signal img_channel_valid_V_3_reg_4030 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_4_reg_4035 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_5_reg_4040 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_6_reg_4045 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_2_reg_4050 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_3_reg_4055 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_4_reg_4060 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_5_reg_4065 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_2_reg_4070 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_3_reg_4075 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_4_reg_4080 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_5_reg_4085 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_2_reg_4090 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_3_reg_4095 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_4_reg_4100 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_5_reg_4105 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_2_reg_4110 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_3_reg_4115 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_4_reg_4120 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_5_reg_4125 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_2_reg_4130 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_3_reg_4135 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_4_reg_4140 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_5_reg_4145 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_2_reg_4150 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_3_reg_4155 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_4_reg_4160 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_5_reg_4165 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_input_element_fu_2719_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_reg_4173 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln1103_fu_2713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_9_fu_2745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_9_reg_4183 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_input_element_1_fu_2786_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op363 : STD_LOGIC;
    signal ap_block_state19 : BOOLEAN;
    signal add_ln321_12_fu_2826_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_12_reg_4226 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal img_channel_valid_V_10_reg_4231 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_11_reg_4236 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_12_reg_4241 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_13_reg_4246 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_7_reg_4251 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_8_reg_4256 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_9_reg_4261 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_a_10_reg_4266 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_7_reg_4271 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_8_reg_4276 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_9_reg_4281 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_a_10_reg_4286 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_7_reg_4291 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_8_reg_4296 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_9_reg_4301 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_a_10_reg_4306 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_7_reg_4311 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_8_reg_4316 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_9_reg_4321 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_a_10_reg_4326 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_7_reg_4331 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_8_reg_4336 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_9_reg_4341 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_add_10_reg_4346 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_7_reg_4351 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_8_reg_4356 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_9_reg_4361 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_a_10_reg_4366 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_input_element_2_fu_2920_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op481 : STD_LOGIC;
    signal ap_block_state21 : BOOLEAN;
    signal add_ln321_19_fu_2954_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_19_reg_4379 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal add_ln321_21_fu_2985_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_21_reg_4384 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_input_element_3_fu_2997_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_3_reg_4392 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal icmp_ln1150_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_23_fu_3027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_23_reg_4402 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_25_fu_3070_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln321_25_reg_4437 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln321_26_fu_3076_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_26_reg_4442 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_input_element_4_fu_3098_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_4_reg_4450 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal icmp_ln1158_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_28_fu_3128_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_28_reg_4460 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1169_fu_3149_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1169_reg_4498 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal zext_ln1171_fu_3155_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1171_reg_4503 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1169_fu_3143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1171_1_fu_3159_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_1_reg_4508 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1171_fu_3169_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1171_reg_4516 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal icmp_ln1171_fu_3163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1177_fu_3231_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1177_reg_4529 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal add_ln203_1_fu_3261_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_1_reg_4534 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1177_fu_3225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_3_fu_3318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_3_reg_4539 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1179_fu_3330_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1179_reg_4547 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal add_ln203_4_fu_3344_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_4_reg_4552 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1179_fu_3324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1203_fu_3373_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1203_reg_4565 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal zext_ln1207_fu_3387_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1207_reg_4570 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1203_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln203_1_fu_3401_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln203_1_reg_4576 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1189_fu_3417_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln1189_reg_4584 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1193_fu_3431_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1193_reg_4589 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1189_fu_3411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln203_fu_3445_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln203_reg_4595 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal icmp_ln1205_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1205_fu_3491_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal add_ln1209_fu_3503_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1209_reg_4616 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal icmp_ln1209_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_3_reg_4626 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_data_V_3_reg_4631 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_2_data_V_3_reg_4636 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_3_data_V_3_reg_4641 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_4_data_V_3_reg_4646 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_5_data_V_3_reg_4651 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln703_fu_3551_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln703_reg_4656 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal icmp_ln1191_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1265_1_fu_3577_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1265_1_reg_4674 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1191_fu_3601_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal add_ln1195_fu_3613_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1195_reg_4687 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal icmp_ln1195_fu_3607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_5_reg_4697 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_data_V_5_reg_4702 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1238_fu_3660_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1238_reg_4710 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal add_ln1224_fu_3672_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln1224_reg_4718 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln321_fu_3682_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln321_reg_4723 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1218_fu_3666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1265_fu_3694_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1265_reg_4728 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1228_fu_3698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1228_reg_4735 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1240_fu_3703_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1240_reg_4740 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal add_ln1240_fu_3713_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1240_reg_4748 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1242_fu_3719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1242_reg_4753 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1240_fu_3707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_1_reg_4765 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_data_V_1_reg_4770 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_2_data_V_1_reg_4775 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_3_data_V_1_reg_4780 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_4_data_V_1_reg_4785 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_5_data_V_1_reg_4790 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_0_valid_V_1_reg_4795 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal out_layer_1_valid_V_1_reg_4800 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_2_valid_V_1_reg_4805 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_3_valid_V_1_reg_4810 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_4_valid_V_1_reg_4815 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_5_valid_V_1_reg_4820 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_data_V_2_fu_3747_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_data_V_2_reg_4825 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal out_layer_0_0_user_2_reg_4856 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_0_user_1_reg_4861 : STD_LOGIC_VECTOR (6 downto 0);
    signal img_channel_dest_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dest_V_2_reg_4866 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_id_V_2_reg_4871 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_2_reg_4876 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1220_fu_3803_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1220_reg_4881 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal add_ln1220_fu_3813_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1220_reg_4889 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1222_fu_3819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1222_reg_4894 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1220_fu_3807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_7_reg_4904 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_data_V_7_reg_4909 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_0_valid_V_4_reg_4914 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal out_layer_1_valid_V_4_reg_4919 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_data_V_3_fu_3832_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_data_V_3_reg_4924 : STD_LOGIC_VECTOR (11 downto 0);
    signal and_ln1228_1_fu_3872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1228_1_reg_4949 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dest_V_3_reg_4953 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_id_V_3_reg_4958 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_3_reg_4963 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_valid_V_3_fu_3877_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_valid_V_3_reg_4968 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal out_layer_0_0_user_3_gep_fu_1808_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_0_user_2_gep_fu_1814_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal subfilter_layer_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal subfilter_layer_V_ce0 : STD_LOGIC;
    signal subfilter_layer_V_we0 : STD_LOGIC;
    signal subfilter_layer_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal subfilter_layer_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal decorrelate_img_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal decorrelate_img_V_ce0 : STD_LOGIC;
    signal decorrelate_img_V_we0 : STD_LOGIC;
    signal decorrelate_img_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal decorr_temp_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal decorr_temp_V_ce0 : STD_LOGIC;
    signal decorr_temp_V_we0 : STD_LOGIC;
    signal decorr_temp_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_ce0 : STD_LOGIC;
    signal img_channel_valid_V_we0 : STD_LOGIC;
    signal img_channel_valid_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_valid_V_ce1 : STD_LOGIC;
    signal img_channel_valid_V_we1 : STD_LOGIC;
    signal img_channel_valid_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_ce0 : STD_LOGIC;
    signal img_channel_data_V_we0 : STD_LOGIC;
    signal img_channel_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_data_V_ce1 : STD_LOGIC;
    signal img_channel_data_V_we1 : STD_LOGIC;
    signal img_channel_data_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_ce0 : STD_LOGIC;
    signal img_channel_keep_V_we0 : STD_LOGIC;
    signal img_channel_keep_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_keep_V_ce1 : STD_LOGIC;
    signal img_channel_keep_V_we1 : STD_LOGIC;
    signal img_channel_keep_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_ce0 : STD_LOGIC;
    signal img_channel_user_V_we0 : STD_LOGIC;
    signal img_channel_user_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_user_V_ce1 : STD_LOGIC;
    signal img_channel_user_V_we1 : STD_LOGIC;
    signal img_channel_user_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_ce0 : STD_LOGIC;
    signal img_channel_last_V_we0 : STD_LOGIC;
    signal img_channel_last_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_last_V_ce1 : STD_LOGIC;
    signal img_channel_last_V_we1 : STD_LOGIC;
    signal img_channel_last_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_ce0 : STD_LOGIC;
    signal img_channel_id_V_we0 : STD_LOGIC;
    signal img_channel_id_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_id_V_ce1 : STD_LOGIC;
    signal img_channel_id_V_we1 : STD_LOGIC;
    signal img_channel_id_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_ce0 : STD_LOGIC;
    signal img_channel_dest_V_we0 : STD_LOGIC;
    signal img_channel_dest_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_channel_dest_V_ce1 : STD_LOGIC;
    signal img_channel_dest_V_we1 : STD_LOGIC;
    signal img_channel_dest_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal expanded_channel_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal expanded_channel_ce0 : STD_LOGIC;
    signal expanded_channel_we0 : STD_LOGIC;
    signal expanded_channel_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal expanded_channel_ce1 : STD_LOGIC;
    signal expanded_channel_we1 : STD_LOGIC;
    signal expanded_channel_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_0_valid_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_0_valid_V_ce0 : STD_LOGIC;
    signal out_layer_0_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_1_valid_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_valid_V_ce0 : STD_LOGIC;
    signal out_layer_1_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_2_valid_V_ce0 : STD_LOGIC;
    signal out_layer_2_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_3_valid_V_ce0 : STD_LOGIC;
    signal out_layer_3_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_4_valid_V_ce0 : STD_LOGIC;
    signal out_layer_4_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_5_valid_V_ce0 : STD_LOGIC;
    signal out_layer_5_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_0_data_V_ce0 : STD_LOGIC;
    signal out_layer_0_data_V_we0 : STD_LOGIC;
    signal out_layer_0_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_0_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_1_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_data_V_ce0 : STD_LOGIC;
    signal out_layer_1_data_V_we0 : STD_LOGIC;
    signal out_layer_1_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_1_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_2_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_2_data_V_ce0 : STD_LOGIC;
    signal out_layer_2_data_V_we0 : STD_LOGIC;
    signal out_layer_2_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_2_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_3_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_3_data_V_ce0 : STD_LOGIC;
    signal out_layer_3_data_V_we0 : STD_LOGIC;
    signal out_layer_3_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_3_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_4_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_4_data_V_ce0 : STD_LOGIC;
    signal out_layer_4_data_V_we0 : STD_LOGIC;
    signal out_layer_4_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_4_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_5_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_5_data_V_ce0 : STD_LOGIC;
    signal out_layer_5_data_V_we0 : STD_LOGIC;
    signal out_layer_5_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_5_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_0_0_user_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_0_0_user_ce0 : STD_LOGIC;
    signal out_layer_0_0_user_we0 : STD_LOGIC;
    signal out_layer_0_0_user_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_0_0_user_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_1_0_user_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_layer_1_0_user_ce0 : STD_LOGIC;
    signal out_layer_1_0_user_we0 : STD_LOGIC;
    signal out_layer_1_0_user_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DECORRELATE_fu_2139_ap_start : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_ap_done : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_ap_idle : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_ap_ready : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_padded_channel_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DECORRELATE_fu_2139_padded_channel_V_ce0 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_filter_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DECORRELATE_fu_2139_filter_V_ce0 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_ce0 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_we0 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_ce1 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_we1 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_expanded_channel_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_idx_0_reg_1822 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1238_fu_3654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_0_0_reg_1834 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1089_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_0_1_reg_1845 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1089_1_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_0_2_reg_1856 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln1089_2_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_0_3_reg_1867 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln1089_3_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_0_4_reg_1878 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln1089_4_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_0_5_reg_1889 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln1089_5_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_input_channe_reg_1900 : STD_LOGIC_VECTOR (5 downto 0);
    signal filter_line_0_reg_1912 : STD_LOGIC_VECTOR (2 downto 0);
    signal index_input_element_s_reg_1923 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal index_input_element2_reg_1934 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element3_reg_1945 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element3_1_reg_1956 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal index_input_element3_2_reg_1967 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal current_input_channe_2_reg_1978 : STD_LOGIC_VECTOR (5 downto 0);
    signal subfilter_element_0_s_reg_1989 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal input_line_0_0_reg_2001 : STD_LOGIC_VECTOR (2 downto 0);
    signal index_input_element3_3_reg_2012 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal out_row_idx40_0_0_reg_2023 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal out_row_idx_0_0_reg_2035 : STD_LOGIC_VECTOR (1 downto 0);
    signal output_col41_0_0_reg_2047 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_input_element4_1_reg_2059 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal output_col_0_0_reg_2070 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_input_element3_4_reg_2082 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal out_row_idx45_0_0_reg_2093 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_row_idx43_0_0_reg_2105 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element4_reg_2116 : STD_LOGIC_VECTOR (7 downto 0);
    signal io_acc_block_signal_op985 : STD_LOGIC;
    signal index_input_element4_2_reg_2127 : STD_LOGIC_VECTOR (7 downto 0);
    signal io_acc_block_signal_op1052 : STD_LOGIC;
    signal grp_DECORRELATE_fu_2139_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln1091_fu_2234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1091_1_fu_2251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1091_2_fu_2268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1091_3_fu_2285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1091_4_fu_2302_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1091_5_fu_2319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_8_fu_2668_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_7_fu_2651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_9_fu_2685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_10_fu_2702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_12_fu_2734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_13_fu_2750_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_16_fu_2775_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_21_fu_2849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_20_fu_2832_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_22_fu_2866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_23_fu_2883_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_29_fu_2909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_35_fu_3016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_36_fu_3082_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_43_fu_3117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_44_fu_3133_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_3210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1173_fu_3215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_8_fu_3354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_7_fu_3359_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_18_fu_3466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_16_fu_3486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1265_3_fu_3528_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1211_fu_3509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_14_fu_3572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_12_fu_3596_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1265_1_fu_3634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1197_fu_3619_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_27_fu_3776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_25_fu_3858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_valid_V_2_fu_3784_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_user_V_2_fu_3884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_2_fu_3646_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_2146_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_fu_2336_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_2348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln321_fu_2344_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln321_1_fu_2356_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln321_fu_2360_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_2376_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1148_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1148_1_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_2404_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1110_1_fu_2414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1110_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1110_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_2478_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_2490_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln321_2_fu_2486_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln321_3_fu_2498_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln321_1_fu_2502_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln321_1_fu_2508_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_fu_2512_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln321_fu_2517_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_fu_2529_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln321_2_fu_2537_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl_cast_fu_2521_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_2547_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_fu_2559_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln321_4_fu_2555_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln321_5_fu_2567_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln321_2_fu_2571_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln321_3_fu_2577_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_2_fu_2581_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln321_1_fu_2586_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_2598_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln321_4_fu_2606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_cast_fu_2590_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln321_6_fu_2616_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_4_fu_2620_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln321_2_fu_2625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl4_cast_fu_2629_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_cast_fu_2637_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln321_fu_2662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_6_fu_2679_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_7_fu_2696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln321_11_fu_2725_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_8_fu_2729_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln321_15_fu_2766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln321_10_fu_2770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_2792_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_33_fu_2804_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_18_fu_2812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_17_fu_2800_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_11_fu_2816_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_19_fu_2822_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_13_fu_2843_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_14_fu_2860_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_15_fu_2877_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln321_28_fu_2900_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_18_fu_2904_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_fu_2930_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_fu_2942_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_31_fu_2938_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_32_fu_2950_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_30_fu_2926_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln321_20_fu_2960_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln321_3_fu_2965_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_2969_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl9_cast_fu_2977_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln321_34_fu_3007_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_22_fu_3011_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_33_fu_3003_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_3032_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_3044_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_38_fu_3052_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_37_fu_3040_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_24_fu_3056_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_40_fu_3066_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln321_39_fu_3062_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln321_42_fu_3108_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln321_27_fu_3112_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln321_41_fu_3104_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_24_fu_3175_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_fu_3187_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_fu_3183_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln203_1_fu_3195_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln203_fu_3199_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_fu_3205_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_28_fu_3237_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_29_fu_3249_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_3_fu_3257_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_2_fu_3245_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_3267_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_4_fu_3275_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_1_fu_3279_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln203_2_fu_3285_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_2_fu_3289_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln203_fu_3294_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_3306_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln203_3_fu_3314_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl6_cast_fu_3298_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln203_6_fu_3340_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_5_fu_3336_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln203_5_fu_3349_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_3379_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1203_fu_3363_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1207_fu_3391_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln203_1_fu_3401_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_34_fu_3423_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1189_fu_3407_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1193_fu_3435_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln203_fu_3445_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_17_fu_3457_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_9_fu_3461_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1207_1_fu_3471_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_15_fu_3477_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_8_fu_3481_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1265_2_fu_3519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1265_1_fu_3523_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_14_fu_3533_p8 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_13_fu_3563_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_7_fu_3567_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1193_1_fu_3581_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_11_fu_3587_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_6_fu_3591_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1265_fu_3625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1265_fu_3629_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1265_3_fu_3639_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln321_fu_3682_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1228_1_fu_3688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_3729_p8 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1244_fu_3753_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1244_fu_3756_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_26_fu_3762_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln321_17_fu_3766_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln321_5_fu_3772_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1265_fu_3825_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1224_fu_3840_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1224_1_fu_3843_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_24_fu_3849_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_16_fu_3853_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1228_2_fu_3866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln203_1_fu_3401_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln203_fu_3445_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln321_fu_3682_p10 : STD_LOGIC_VECTOR (12 downto 0);

    component DECORRELATE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        padded_channel_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        padded_channel_V_ce0 : OUT STD_LOGIC;
        padded_channel_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        expanded_channel_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        expanded_channel_V_ce0 : OUT STD_LOGIC;
        expanded_channel_V_we0 : OUT STD_LOGIC;
        expanded_channel_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        expanded_channel_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        expanded_channel_V_ce1 : OUT STD_LOGIC;
        expanded_channel_V_we1 : OUT STD_LOGIC;
        expanded_channel_V_d1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        expanded_channel_V_q1 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component FSRCNN_mux_63_12_cyx IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        din4 : IN STD_LOGIC_VECTOR (11 downto 0);
        din5 : IN STD_LOGIC_VECTOR (11 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component FSRCNN_mux_63_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer8_weights_lab8t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer8_subfilter_b9t IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component layer2_out_layer_Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer8_decorr_temcbu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer8_img_channeccu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer8_img_channecdu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer8_img_channeceu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer8_expanded_ccjv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer8_out_layer_ckv IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer8_out_layer_cqw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer8_out_layer_cwx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    weights_layer8_V_0_U : component layer8_weights_lab8t
    generic map (
        DataWidth => 4,
        AddressRange => 4536,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_layer8_V_0_address0,
        ce0 => weights_layer8_V_0_ce0,
        q0 => weights_layer8_V_0_q0);

    subfilter_layer_V_U : component layer8_subfilter_b9t
    generic map (
        DataWidth => 5,
        AddressRange => 81,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => subfilter_layer_V_address0,
        ce0 => subfilter_layer_V_ce0,
        we0 => subfilter_layer_V_we0,
        d0 => subfilter_layer_V_d0,
        q0 => subfilter_layer_V_q0);

    decorrelate_img_V_U : component layer2_out_layer_Aem
    generic map (
        DataWidth => 12,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decorrelate_img_V_address0,
        ce0 => decorrelate_img_V_ce0,
        we0 => decorrelate_img_V_we0,
        d0 => expanded_channel_q0,
        q0 => decorrelate_img_V_q0);

    decorr_temp_V_U : component layer8_decorr_temcbu
    generic map (
        DataWidth => 12,
        AddressRange => 330,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => decorr_temp_V_address0,
        ce0 => decorr_temp_V_ce0,
        we0 => decorr_temp_V_we0,
        d0 => img_channel_data_V_q0,
        q0 => decorr_temp_V_q0);

    img_channel_valid_V_U : component layer8_img_channeccu
    generic map (
        DataWidth => 1,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_valid_V_address0,
        ce0 => img_channel_valid_V_ce0,
        we0 => img_channel_valid_V_we0,
        d0 => img_channel_valid_V_d0,
        q0 => img_channel_valid_V_q0,
        address1 => img_channel_valid_V_address1,
        ce1 => img_channel_valid_V_ce1,
        we1 => img_channel_valid_V_we1,
        d1 => img_channel_valid_V_d1,
        q1 => img_channel_valid_V_q1);

    img_channel_data_V_U : component layer8_img_channecdu
    generic map (
        DataWidth => 12,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_data_V_address0,
        ce0 => img_channel_data_V_ce0,
        we0 => img_channel_data_V_we0,
        d0 => img_channel_data_V_d0,
        q0 => img_channel_data_V_q0,
        address1 => img_channel_data_V_address1,
        ce1 => img_channel_data_V_ce1,
        we1 => img_channel_data_V_we1,
        d1 => img_channel_data_V_d1,
        q1 => img_channel_data_V_q1);

    img_channel_keep_V_U : component layer8_img_channeceu
    generic map (
        DataWidth => 4,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_keep_V_address0,
        ce0 => img_channel_keep_V_ce0,
        we0 => img_channel_keep_V_we0,
        d0 => img_channel_keep_V_d0,
        q0 => img_channel_keep_V_q0,
        address1 => img_channel_keep_V_address1,
        ce1 => img_channel_keep_V_ce1,
        we1 => img_channel_keep_V_we1,
        d1 => img_channel_keep_V_d1,
        q1 => img_channel_keep_V_q1);

    img_channel_user_V_U : component layer8_img_channeccu
    generic map (
        DataWidth => 1,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_user_V_address0,
        ce0 => img_channel_user_V_ce0,
        we0 => img_channel_user_V_we0,
        d0 => img_channel_user_V_d0,
        q0 => img_channel_user_V_q0,
        address1 => img_channel_user_V_address1,
        ce1 => img_channel_user_V_ce1,
        we1 => img_channel_user_V_we1,
        d1 => img_channel_user_V_d1,
        q1 => img_channel_user_V_q1);

    img_channel_last_V_U : component layer8_img_channeccu
    generic map (
        DataWidth => 1,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_last_V_address0,
        ce0 => img_channel_last_V_ce0,
        we0 => img_channel_last_V_we0,
        d0 => img_channel_last_V_d0,
        q0 => img_channel_last_V_q0,
        address1 => img_channel_last_V_address1,
        ce1 => img_channel_last_V_ce1,
        we1 => img_channel_last_V_we1,
        d1 => img_channel_last_V_d1,
        q1 => img_channel_last_V_q1);

    img_channel_id_V_U : component layer8_img_channeccu
    generic map (
        DataWidth => 1,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_id_V_address0,
        ce0 => img_channel_id_V_ce0,
        we0 => img_channel_id_V_we0,
        d0 => img_channel_id_V_d0,
        q0 => img_channel_id_V_q0,
        address1 => img_channel_id_V_address1,
        ce1 => img_channel_id_V_ce1,
        we1 => img_channel_id_V_we1,
        d1 => img_channel_id_V_d1,
        q1 => img_channel_id_V_q1);

    img_channel_dest_V_U : component layer8_img_channeccu
    generic map (
        DataWidth => 1,
        AddressRange => 18480,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_dest_V_address0,
        ce0 => img_channel_dest_V_ce0,
        we0 => img_channel_dest_V_we0,
        d0 => img_channel_dest_V_d0,
        q0 => img_channel_dest_V_q0,
        address1 => img_channel_dest_V_address1,
        ce1 => img_channel_dest_V_ce1,
        we1 => img_channel_dest_V_we1,
        d1 => img_channel_dest_V_d1,
        q1 => img_channel_dest_V_q1);

    expanded_channel_U : component layer8_expanded_ccjv
    generic map (
        DataWidth => 12,
        AddressRange => 2363,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => expanded_channel_address0,
        ce0 => expanded_channel_ce0,
        we0 => expanded_channel_we0,
        d0 => grp_DECORRELATE_fu_2139_expanded_channel_V_d0,
        q0 => expanded_channel_q0,
        address1 => grp_DECORRELATE_fu_2139_expanded_channel_V_address1,
        ce1 => expanded_channel_ce1,
        we1 => expanded_channel_we1,
        d1 => grp_DECORRELATE_fu_2139_expanded_channel_V_d1,
        q1 => expanded_channel_q1);

    out_layer_0_valid_V_U : component layer8_out_layer_ckv
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_0_valid_V_address0,
        ce0 => out_layer_0_valid_V_ce0,
        q0 => out_layer_0_valid_V_q0);

    out_layer_1_valid_V_U : component layer8_out_layer_ckv
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_1_valid_V_address0,
        ce0 => out_layer_1_valid_V_ce0,
        q0 => out_layer_1_valid_V_q0);

    out_layer_2_valid_V_U : component layer8_out_layer_ckv
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_2_valid_V_1_reg_4805,
        ce0 => out_layer_2_valid_V_ce0,
        q0 => out_layer_2_valid_V_q0);

    out_layer_3_valid_V_U : component layer8_out_layer_ckv
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_3_valid_V_1_reg_4810,
        ce0 => out_layer_3_valid_V_ce0,
        q0 => out_layer_3_valid_V_q0);

    out_layer_4_valid_V_U : component layer8_out_layer_ckv
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_4_valid_V_1_reg_4815,
        ce0 => out_layer_4_valid_V_ce0,
        q0 => out_layer_4_valid_V_q0);

    out_layer_5_valid_V_U : component layer8_out_layer_ckv
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_5_valid_V_1_reg_4820,
        ce0 => out_layer_5_valid_V_ce0,
        q0 => out_layer_5_valid_V_q0);

    out_layer_0_data_V_U : component layer8_out_layer_cqw
    generic map (
        DataWidth => 12,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_0_data_V_address0,
        ce0 => out_layer_0_data_V_ce0,
        we0 => out_layer_0_data_V_we0,
        d0 => out_layer_0_data_V_d0,
        q0 => out_layer_0_data_V_q0);

    out_layer_1_data_V_U : component layer8_out_layer_cqw
    generic map (
        DataWidth => 12,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_1_data_V_address0,
        ce0 => out_layer_1_data_V_ce0,
        we0 => out_layer_1_data_V_we0,
        d0 => out_layer_1_data_V_d0,
        q0 => out_layer_1_data_V_q0);

    out_layer_2_data_V_U : component layer8_out_layer_cqw
    generic map (
        DataWidth => 12,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_2_data_V_address0,
        ce0 => out_layer_2_data_V_ce0,
        we0 => out_layer_2_data_V_we0,
        d0 => out_layer_2_data_V_d0,
        q0 => out_layer_2_data_V_q0);

    out_layer_3_data_V_U : component layer8_out_layer_cqw
    generic map (
        DataWidth => 12,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_3_data_V_address0,
        ce0 => out_layer_3_data_V_ce0,
        we0 => out_layer_3_data_V_we0,
        d0 => out_layer_3_data_V_d0,
        q0 => out_layer_3_data_V_q0);

    out_layer_4_data_V_U : component layer8_out_layer_cqw
    generic map (
        DataWidth => 12,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_4_data_V_address0,
        ce0 => out_layer_4_data_V_ce0,
        we0 => out_layer_4_data_V_we0,
        d0 => out_layer_4_data_V_d0,
        q0 => out_layer_4_data_V_q0);

    out_layer_5_data_V_U : component layer8_out_layer_cqw
    generic map (
        DataWidth => 12,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_5_data_V_address0,
        ce0 => out_layer_5_data_V_ce0,
        we0 => out_layer_5_data_V_we0,
        d0 => out_layer_5_data_V_d0,
        q0 => out_layer_5_data_V_q0);

    out_layer_0_0_user_U : component layer8_out_layer_cwx
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_0_0_user_address0,
        ce0 => out_layer_0_0_user_ce0,
        we0 => out_layer_0_0_user_we0,
        d0 => out_layer_0_0_user_d0,
        q0 => out_layer_0_0_user_q0);

    out_layer_1_0_user_U : component layer8_out_layer_cwx
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_1_0_user_address0,
        ce0 => out_layer_1_0_user_ce0,
        we0 => out_layer_1_0_user_we0,
        d0 => ap_const_lv1_0,
        q0 => out_layer_1_0_user_q0);

    grp_DECORRELATE_fu_2139 : component DECORRELATE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DECORRELATE_fu_2139_ap_start,
        ap_done => grp_DECORRELATE_fu_2139_ap_done,
        ap_idle => grp_DECORRELATE_fu_2139_ap_idle,
        ap_ready => grp_DECORRELATE_fu_2139_ap_ready,
        padded_channel_V_address0 => grp_DECORRELATE_fu_2139_padded_channel_V_address0,
        padded_channel_V_ce0 => grp_DECORRELATE_fu_2139_padded_channel_V_ce0,
        padded_channel_V_q0 => decorr_temp_V_q0,
        filter_V_address0 => grp_DECORRELATE_fu_2139_filter_V_address0,
        filter_V_ce0 => grp_DECORRELATE_fu_2139_filter_V_ce0,
        filter_V_q0 => subfilter_layer_V_q0,
        expanded_channel_V_address0 => grp_DECORRELATE_fu_2139_expanded_channel_V_address0,
        expanded_channel_V_ce0 => grp_DECORRELATE_fu_2139_expanded_channel_V_ce0,
        expanded_channel_V_we0 => grp_DECORRELATE_fu_2139_expanded_channel_V_we0,
        expanded_channel_V_d0 => grp_DECORRELATE_fu_2139_expanded_channel_V_d0,
        expanded_channel_V_address1 => grp_DECORRELATE_fu_2139_expanded_channel_V_address1,
        expanded_channel_V_ce1 => grp_DECORRELATE_fu_2139_expanded_channel_V_ce1,
        expanded_channel_V_we1 => grp_DECORRELATE_fu_2139_expanded_channel_V_we1,
        expanded_channel_V_d1 => grp_DECORRELATE_fu_2139_expanded_channel_V_d1,
        expanded_channel_V_q1 => expanded_channel_q1);

    FSRCNN_mux_63_12_cyx_U157 : component FSRCNN_mux_63_12_cyx
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 3,
        dout_WIDTH => 12)
    port map (
        din0 => out_layer_0_data_V_q0,
        din1 => out_layer_1_data_V_q0,
        din2 => out_layer_2_data_V_q0,
        din3 => out_layer_3_data_V_q0,
        din4 => out_layer_4_data_V_q0,
        din5 => out_layer_5_data_V_q0,
        din6 => out_row_idx40_0_0_reg_2023,
        dout => tmp_14_fu_3533_p8);

    FSRCNN_mux_63_12_cyx_U158 : component FSRCNN_mux_63_12_cyx
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 3,
        dout_WIDTH => 12)
    port map (
        din0 => out_layer_0_data_V_q0,
        din1 => out_layer_1_data_V_q0,
        din2 => out_layer_2_data_V_q0,
        din3 => out_layer_3_data_V_q0,
        din4 => out_layer_4_data_V_q0,
        din5 => out_layer_5_data_V_q0,
        din6 => out_row_idx45_0_0_reg_2093,
        dout => tmp_12_fu_3729_p8);

    FSRCNN_mux_63_1_1_1_U159 : component FSRCNN_mux_63_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 3,
        dout_WIDTH => 1)
    port map (
        din0 => out_layer_0_valid_V_q0,
        din1 => out_layer_1_valid_V_q0,
        din2 => out_layer_2_valid_V_q0,
        din3 => out_layer_3_valid_V_q0,
        din4 => out_layer_4_valid_V_q0,
        din5 => out_layer_5_valid_V_q0,
        din6 => out_row_idx45_0_0_reg_2093,
        dout => tmp_valid_V_2_fu_3784_p8);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln1073_fu_2210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DECORRELATE_fu_2139_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DECORRELATE_fu_2139_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1177_fu_3225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                    grp_DECORRELATE_fu_2139_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DECORRELATE_fu_2139_ap_ready = ap_const_logic_1)) then 
                    grp_DECORRELATE_fu_2139_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    current_input_channe_2_reg_1978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1096_fu_2438_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_2156_p2 = ap_const_lv1_0))) then 
                current_input_channe_2_reg_1978 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and (((icmp_ln1189_fu_3411_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_1)) or ((icmp_ln1203_fu_3367_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_0))))) then 
                current_input_channe_2_reg_1978 <= add_ln1169_reg_4498;
            end if; 
        end if;
    end process;

    current_input_channe_reg_1900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                current_input_channe_reg_1900 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and ((icmp_ln1158_fu_3092_p2 = ap_const_lv1_1) or (icmp_ln1129_reg_3964 = ap_const_lv1_0)))) then 
                current_input_channe_reg_1900 <= current_input_channe_1_reg_3983;
            end if; 
        end if;
    end process;

    filter_line_0_reg_1912_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1103_fu_2713_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                filter_line_0_reg_1912 <= filter_line_reg_4010;
            elsif (((icmp_ln1099_reg_3954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln1096_fu_2438_p2 = ap_const_lv1_0))) then 
                filter_line_0_reg_1912 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    index_input_element2_reg_1934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
                index_input_element2_reg_1934 <= index_input_element_1_fu_2786_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (((or_ln1110_reg_3972 = ap_const_lv1_1) and (icmp_ln1099_reg_3954 = ap_const_lv1_0)) or ((icmp_ln1101_fu_2466_p2 = ap_const_lv1_1) and (or_ln1110_reg_3972 = ap_const_lv1_1))))) then 
                index_input_element2_reg_1934 <= ap_const_lv7_1;
            end if; 
        end if;
    end process;

    index_input_element3_1_reg_1956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1148_reg_3968) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                index_input_element3_1_reg_1956 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                index_input_element3_1_reg_1956 <= index_input_element_3_reg_4392;
            end if; 
        end if;
    end process;

    index_input_element3_2_reg_1967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (((icmp_ln1129_reg_3964 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1148_reg_3968)) or ((icmp_ln1150_fu_2991_p2 = ap_const_lv1_1) and (icmp_ln1129_reg_3964 = ap_const_lv1_1))))) then 
                index_input_element3_2_reg_1967 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                index_input_element3_2_reg_1967 <= index_input_element_4_reg_4450;
            end if; 
        end if;
    end process;

    index_input_element3_3_reg_2012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln1177_fu_3225_p2 = ap_const_lv1_0))) then 
                index_input_element3_3_reg_2012 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                index_input_element3_3_reg_2012 <= add_ln1179_reg_4547;
            end if; 
        end if;
    end process;

    index_input_element3_4_reg_2082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1191_fu_3557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                index_input_element3_4_reg_2082 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                index_input_element3_4_reg_2082 <= add_ln1195_reg_4687;
            end if; 
        end if;
    end process;

    index_input_element3_reg_1945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (or_ln1129_reg_3976 = ap_const_lv1_0))) then 
                index_input_element3_reg_1945 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
                index_input_element3_reg_1945 <= index_input_element_2_fu_2920_p2;
            end if; 
        end if;
    end process;

    index_input_element4_1_reg_2059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1205_fu_3451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
                index_input_element4_1_reg_2059 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                index_input_element4_1_reg_2059 <= add_ln1209_reg_4616;
            end if; 
        end if;
    end process;

    index_input_element4_2_reg_2127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln1218_fu_3666_p2 = ap_const_lv1_0) and (icmp_ln1165_reg_3994 = ap_const_lv1_0))) then 
                index_input_element4_2_reg_2127 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
                index_input_element4_2_reg_2127 <= add_ln1220_reg_4889;
            end if; 
        end if;
    end process;

    index_input_element4_reg_2116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln1187_reg_3998 = ap_const_lv1_0) and (icmp_ln1165_reg_3994 = ap_const_lv1_0) and (icmp_ln1238_fu_3654_p2 = ap_const_lv1_0))) then 
                index_input_element4_reg_2116 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
                index_input_element4_reg_2116 <= add_ln1240_reg_4748;
            end if; 
        end if;
    end process;

    index_input_element_s_reg_1923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1099_reg_3954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln1101_fu_2466_p2 = ap_const_lv1_0))) then 
                index_input_element_s_reg_1923 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                index_input_element_s_reg_1923 <= index_input_element_reg_4173;
            end if; 
        end if;
    end process;

    input_line_0_0_reg_2001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1171_fu_3163_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
                input_line_0_0_reg_2001 <= ap_const_lv3_0;
            elsif (((icmp_ln1179_fu_3324_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                input_line_0_0_reg_2001 <= add_ln1177_reg_4529;
            end if; 
        end if;
    end process;

    j_0_0_0_reg_1834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1089_fu_2222_p2 = ap_const_lv1_0))) then 
                j_0_0_0_reg_1834 <= add_ln1089_fu_2228_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1073_fu_2210_p2 = ap_const_lv1_0))) then 
                j_0_0_0_reg_1834 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_0_0_1_reg_1845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1089_1_fu_2239_p2 = ap_const_lv1_0))) then 
                j_0_0_1_reg_1845 <= add_ln1089_1_fu_2245_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_0_1_reg_1845 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_0_0_2_reg_1856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1089_2_fu_2256_p2 = ap_const_lv1_0))) then 
                j_0_0_2_reg_1856 <= add_ln1089_2_fu_2262_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                j_0_0_2_reg_1856 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_0_0_3_reg_1867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln1089_3_fu_2273_p2 = ap_const_lv1_0))) then 
                j_0_0_3_reg_1867 <= add_ln1089_3_fu_2279_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_0_0_3_reg_1867 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_0_0_4_reg_1878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1089_4_fu_2290_p2 = ap_const_lv1_0))) then 
                j_0_0_4_reg_1878 <= add_ln1089_4_fu_2296_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                j_0_0_4_reg_1878 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_0_0_5_reg_1889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln1089_5_fu_2307_p2 = ap_const_lv1_0))) then 
                j_0_0_5_reg_1889 <= add_ln1089_5_fu_2313_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                j_0_0_5_reg_1889 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    out_row_idx40_0_0_reg_2023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln1187_reg_3998 = ap_const_lv1_0) and (grp_DECORRELATE_fu_2139_ap_done = ap_const_logic_1))) then 
                out_row_idx40_0_0_reg_2023 <= ap_const_lv3_0;
            elsif (((icmp_ln1209_fu_3497_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
                out_row_idx40_0_0_reg_2023 <= add_ln1203_reg_4565;
            end if; 
        end if;
    end process;

    out_row_idx43_0_0_reg_2105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1169_fu_3143_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                out_row_idx43_0_0_reg_2105 <= ap_const_lv2_0;
            elsif (((icmp_ln1220_fu_3807_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                out_row_idx43_0_0_reg_2105 <= add_ln1224_reg_4718;
            end if; 
        end if;
    end process;

    out_row_idx45_0_0_reg_2093_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1169_fu_3143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln1187_reg_3998 = ap_const_lv1_0))) then 
                out_row_idx45_0_0_reg_2093 <= ap_const_lv3_0;
            elsif (((icmp_ln1240_fu_3707_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                out_row_idx45_0_0_reg_2093 <= add_ln1238_reg_4710;
            end if; 
        end if;
    end process;

    out_row_idx_0_0_reg_2035_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state33) and (grp_DECORRELATE_fu_2139_ap_done = ap_const_logic_1))) then 
                out_row_idx_0_0_reg_2035 <= ap_const_lv2_0;
            elsif (((icmp_ln1195_fu_3607_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                out_row_idx_0_0_reg_2035 <= add_ln1189_reg_4584;
            end if; 
        end if;
    end process;

    output_col41_0_0_reg_2047_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln1203_fu_3367_p2 = ap_const_lv1_0) and (icmp_ln1187_reg_3998 = ap_const_lv1_0))) then 
                output_col41_0_0_reg_2047 <= ap_const_lv8_7;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                output_col41_0_0_reg_2047 <= add_ln1205_fu_3491_p2;
            end if; 
        end if;
    end process;

    output_col_0_0_reg_2070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln1189_fu_3411_p2 = ap_const_lv1_0))) then 
                output_col_0_0_reg_2070 <= ap_const_lv8_7;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                output_col_0_0_reg_2070 <= add_ln1191_fu_3601_p2;
            end if; 
        end if;
    end process;

    reg_2204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                reg_2204 <= img_channel_keep_V_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                reg_2204 <= img_channel_keep_V_q0;
            end if; 
        end if;
    end process;

    row_idx_0_reg_1822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_idx_0_reg_1822 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state44) and ((icmp_ln1165_reg_3994 = ap_const_lv1_1) or (((icmp_ln1218_fu_3666_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_1)) or ((icmp_ln1238_fu_3654_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_0)))))) then 
                row_idx_0_reg_1822 <= row_idx_reg_3901;
            end if; 
        end if;
    end process;

    subfilter_element_0_s_reg_1989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln1169_fu_3143_p2 = ap_const_lv1_0))) then 
                subfilter_element_0_s_reg_1989 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                subfilter_element_0_s_reg_1989 <= add_ln1171_reg_4516;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                add_ln1169_reg_4498 <= add_ln1169_fu_3149_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                add_ln1171_reg_4516 <= add_ln1171_fu_3169_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln1177_reg_4529 <= add_ln1177_fu_3231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                add_ln1179_reg_4547 <= add_ln1179_fu_3330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                add_ln1189_reg_4584 <= add_ln1189_fu_3417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                add_ln1195_reg_4687 <= add_ln1195_fu_3613_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln1187_reg_3998 = ap_const_lv1_0))) then
                add_ln1203_reg_4565 <= add_ln1203_fu_3373_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                add_ln1209_reg_4616 <= add_ln1209_fu_3503_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                add_ln1220_reg_4889 <= add_ln1220_fu_3813_p2;
                trunc_ln1220_reg_4881 <= trunc_ln1220_fu_3803_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln1165_reg_3994 = ap_const_lv1_0))) then
                add_ln1224_reg_4718 <= add_ln1224_fu_3672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln1187_reg_3998 = ap_const_lv1_0) and (icmp_ln1165_reg_3994 = ap_const_lv1_0))) then
                add_ln1238_reg_4710 <= add_ln1238_fu_3660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                add_ln1240_reg_4748 <= add_ln1240_fu_3713_p2;
                trunc_ln1240_reg_4740 <= trunc_ln1240_fu_3703_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln1177_fu_3225_p2 = ap_const_lv1_0))) then
                    add_ln203_1_reg_4534(9 downto 1) <= add_ln203_1_fu_3261_p2(9 downto 1);
                    add_ln203_3_reg_4539(15 downto 1) <= add_ln203_3_fu_3318_p2(15 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln1179_fu_3324_p2 = ap_const_lv1_0))) then
                add_ln203_4_reg_4552 <= add_ln203_4_fu_3344_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (or_ln1129_reg_3976 = ap_const_lv1_0))) then
                    add_ln321_12_reg_4226(14 downto 1) <= add_ln321_12_fu_2826_p2(14 downto 1);
                    img_channel_data_V_a_10_reg_4266(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_data_V_a_7_reg_4251(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_data_V_a_8_reg_4256(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_data_V_a_9_reg_4261(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_10_reg_4366(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_7_reg_4351(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_8_reg_4356(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_9_reg_4361(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_10_reg_4346(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_7_reg_4331(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_8_reg_4336(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_9_reg_4341(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_10_reg_4286(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_7_reg_4271(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_8_reg_4276(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_9_reg_4281(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_10_reg_4326(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_7_reg_4311(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_8_reg_4316(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_9_reg_4321(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_10_reg_4306(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_7_reg_4291(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_8_reg_4296(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_9_reg_4301(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_10_reg_4231(14 downto 1) <= zext_ln321_21_fu_2849_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_11_reg_4236(14 downto 1) <= zext_ln321_20_fu_2832_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_12_reg_4241(14 downto 1) <= zext_ln321_22_fu_2866_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_13_reg_4246(14 downto 1) <= zext_ln321_23_fu_2883_p1(15 - 1 downto 0)(14 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1148_reg_3968) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    add_ln321_19_reg_4379(12 downto 1) <= add_ln321_19_fu_2954_p2(12 downto 1);
                    add_ln321_21_reg_4384(15 downto 1) <= add_ln321_21_fu_2985_p2(15 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1099_reg_3954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln1101_fu_2466_p2 = ap_const_lv1_0))) then
                    add_ln321_1_reg_4015(15 downto 1) <= add_ln321_1_fu_2541_p2(15 downto 1);
                    add_ln321_3_reg_4020(15 downto 1) <= add_ln321_3_fu_2610_p2(15 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1148_reg_3968) and (ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln1150_fu_2991_p2 = ap_const_lv1_0))) then
                add_ln321_23_reg_4402 <= add_ln321_23_fu_3027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (((icmp_ln1129_reg_3964 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1148_reg_3968)) or ((icmp_ln1150_fu_2991_p2 = ap_const_lv1_1) and (icmp_ln1129_reg_3964 = ap_const_lv1_1))))) then
                    add_ln321_25_reg_4437(13 downto 1) <= add_ln321_25_fu_3070_p2(13 downto 1);
                    add_ln321_26_reg_4442(14 downto 1) <= add_ln321_26_fu_3076_p2(14 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1129_reg_3964 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25) and (icmp_ln1158_fu_3092_p2 = ap_const_lv1_0))) then
                add_ln321_28_reg_4460 <= add_ln321_28_fu_3128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (((or_ln1110_reg_3972 = ap_const_lv1_1) and (icmp_ln1099_reg_3954 = ap_const_lv1_0)) or ((icmp_ln1101_fu_2466_p2 = ap_const_lv1_1) and (or_ln1110_reg_3972 = ap_const_lv1_1))))) then
                    add_ln321_5_reg_4025(15 downto 1) <= add_ln321_5_fu_2645_p2(15 downto 1);
                    img_channel_data_V_a_2_reg_4050(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_data_V_a_3_reg_4055(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_data_V_a_4_reg_4060(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_data_V_a_5_reg_4065(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_2_reg_4150(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_3_reg_4155(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_4_reg_4160(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_dest_V_a_5_reg_4165(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_2_reg_4130(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_3_reg_4135(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_4_reg_4140(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_id_V_add_5_reg_4145(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_2_reg_4070(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_3_reg_4075(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_4_reg_4080(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_keep_V_a_5_reg_4085(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_2_reg_4110(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_3_reg_4115(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_4_reg_4120(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_last_V_a_5_reg_4125(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_2_reg_4090(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_3_reg_4095(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_4_reg_4100(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_user_V_a_5_reg_4105(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_3_reg_4030(14 downto 1) <= zext_ln321_8_fu_2668_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_4_reg_4035(14 downto 1) <= zext_ln321_7_fu_2651_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_5_reg_4040(14 downto 1) <= zext_ln321_9_fu_2685_p1(15 - 1 downto 0)(14 downto 1);
                    img_channel_valid_V_6_reg_4045(14 downto 1) <= zext_ln321_10_fu_2702_p1(15 - 1 downto 0)(14 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln1103_fu_2713_p2 = ap_const_lv1_0))) then
                add_ln321_9_reg_4183 <= add_ln321_9_fu_2745_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                add_ln703_reg_4656 <= add_ln703_fu_3551_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                and_ln1148_reg_3968 <= and_ln1148_fu_2398_p2;
                icmp_ln1099_reg_3954 <= icmp_ln1099_fu_2324_p2;
                icmp_ln1129_reg_3964 <= icmp_ln1129_fu_2370_p2;
                or_ln1110_reg_3972 <= or_ln1110_fu_2426_p2;
                or_ln1129_reg_3976 <= or_ln1129_fu_2432_p2;
                    sext_ln321_reg_3958(14 downto 3) <= sext_ln321_fu_2366_p1(14 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                and_ln1228_1_reg_4949 <= and_ln1228_1_fu_3872_p2;
                tmp_data_V_3_reg_4924 <= tmp_data_V_3_fu_3832_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln1218_fu_3666_p2 = ap_const_lv1_0) and (icmp_ln1165_reg_3994 = ap_const_lv1_0))) then
                and_ln1228_reg_4735 <= and_ln1228_fu_3698_p2;
                mul_ln321_reg_4723 <= mul_ln321_fu_3682_p2;
                trunc_ln1265_reg_4728 <= trunc_ln1265_fu_3694_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                current_input_channe_1_reg_3983 <= current_input_channe_1_fu_2444_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1099_reg_3954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                filter_line_reg_4010 <= filter_line_fu_2472_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1096_fu_2438_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                icmp_ln1165_reg_3994 <= grp_fu_2156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1096_fu_2438_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_2156_p2 = ap_const_lv1_0))) then
                icmp_ln1187_reg_3998 <= icmp_ln1187_fu_2454_p2;
                icmp_ln1228_reg_4002 <= icmp_ln1228_fu_2460_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1148_reg_3968) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                index_input_element_3_reg_4392 <= index_input_element_3_fu_2997_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1129_reg_3964 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                index_input_element_4_reg_4450 <= index_input_element_4_fu_3098_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                index_input_element_reg_4173 <= index_input_element_fu_2719_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln1203_fu_3367_p2 = ap_const_lv1_0) and (icmp_ln1187_reg_3998 = ap_const_lv1_0))) then
                mul_ln203_1_reg_4576 <= mul_ln203_1_fu_3401_p2;
                    zext_ln1207_reg_4570(9 downto 7) <= zext_ln1207_fu_3387_p1(9 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln1189_fu_3411_p2 = ap_const_lv1_0))) then
                mul_ln203_reg_4595 <= mul_ln203_fu_3445_p2;
                    zext_ln1193_reg_4589(8 downto 7) <= zext_ln1193_fu_3431_p1(8 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                out_layer_0_0_user_2_reg_4856 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                out_layer_1_0_user_1_reg_4861 <= zext_ln1242_reg_4753(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state45) and (icmp_ln1240_fu_3707_p2 = ap_const_lv1_0))) then
                out_layer_0_data_V_1_reg_4765 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
                out_layer_1_data_V_1_reg_4770 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
                out_layer_2_data_V_1_reg_4775 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
                out_layer_3_data_V_1_reg_4780 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
                out_layer_4_data_V_1_reg_4785 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
                out_layer_5_data_V_1_reg_4790 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
                    zext_ln1242_reg_4753(7 downto 0) <= zext_ln1242_fu_3719_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state37) and (icmp_ln1209_fu_3497_p2 = ap_const_lv1_0))) then
                out_layer_0_data_V_3_reg_4626 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
                out_layer_1_data_V_3_reg_4631 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
                out_layer_2_data_V_3_reg_4636 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
                out_layer_3_data_V_3_reg_4641 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
                out_layer_4_data_V_3_reg_4646 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
                out_layer_5_data_V_3_reg_4651 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state42) and (icmp_ln1195_fu_3607_p2 = ap_const_lv1_0))) then
                out_layer_0_data_V_5_reg_4697 <= zext_ln1197_fu_3619_p1(7 - 1 downto 0);
                out_layer_1_data_V_5_reg_4702 <= zext_ln1197_fu_3619_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and (icmp_ln1220_fu_3807_p2 = ap_const_lv1_0))) then
                out_layer_0_data_V_7_reg_4904 <= zext_ln1222_fu_3819_p1(7 - 1 downto 0);
                out_layer_1_data_V_7_reg_4909 <= zext_ln1222_fu_3819_p1(7 - 1 downto 0);
                    zext_ln1222_reg_4894(7 downto 0) <= zext_ln1222_fu_3819_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                out_layer_0_valid_V_1_reg_4795 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                out_layer_1_valid_V_1_reg_4800 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                out_layer_2_valid_V_1_reg_4805 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                out_layer_3_valid_V_1_reg_4810 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                out_layer_4_valid_V_1_reg_4815 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                out_layer_5_valid_V_1_reg_4820 <= zext_ln1242_reg_4753(7 - 1 downto 0);
                tmp_data_V_2_reg_4825 <= tmp_data_V_2_fu_3747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state51) and (trunc_ln1265_reg_4728 = ap_const_lv1_0))) then
                out_layer_0_valid_V_4_reg_4914 <= zext_ln1222_reg_4894(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln1265_reg_4728 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                out_layer_1_valid_V_4_reg_4919 <= zext_ln1222_reg_4894(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                row_idx_reg_3901 <= row_idx_fu_2216_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                tmp_dest_V_2_reg_4866 <= img_channel_dest_V_q0;
                tmp_id_V_2_reg_4871 <= img_channel_id_V_q0;
                tmp_last_V_2_reg_4876 <= img_channel_last_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                tmp_dest_V_3_reg_4953 <= img_channel_dest_V_q1;
                tmp_id_V_3_reg_4958 <= img_channel_id_V_q1;
                tmp_last_V_3_reg_4963 <= img_channel_last_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                tmp_valid_V_3_reg_4968 <= tmp_valid_V_3_fu_3877_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1191_fu_3557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                trunc_ln1265_1_reg_4674 <= trunc_ln1265_1_fu_3577_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1099_reg_3954 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln1096_fu_2438_p2 = ap_const_lv1_0))) then
                    zext_ln1101_reg_3988(5 downto 0) <= zext_ln1101_fu_2450_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) and (icmp_ln1169_fu_3143_p2 = ap_const_lv1_0))) then
                    zext_ln1171_1_reg_4508(5 downto 0) <= zext_ln1171_1_fu_3159_p1(5 downto 0);
                    zext_ln1171_reg_4503(5 downto 0) <= zext_ln1171_fu_3155_p1(5 downto 0);
            end if;
        end if;
    end process;
    sext_ln321_reg_3958(2 downto 0) <= "000";
    zext_ln1101_reg_3988(10 downto 6) <= "00000";
    add_ln321_1_reg_4015(0) <= '0';
    add_ln321_3_reg_4020(0) <= '0';
    add_ln321_5_reg_4025(0) <= '0';
    img_channel_valid_V_3_reg_4030(0) <= '1';
    img_channel_valid_V_4_reg_4035(0) <= '0';
    img_channel_valid_V_5_reg_4040(0) <= '0';
    img_channel_valid_V_6_reg_4045(0) <= '1';
    img_channel_data_V_a_2_reg_4050(0) <= '1';
    img_channel_data_V_a_3_reg_4055(0) <= '0';
    img_channel_data_V_a_4_reg_4060(0) <= '0';
    img_channel_data_V_a_5_reg_4065(0) <= '1';
    img_channel_keep_V_a_2_reg_4070(0) <= '1';
    img_channel_keep_V_a_3_reg_4075(0) <= '0';
    img_channel_keep_V_a_4_reg_4080(0) <= '0';
    img_channel_keep_V_a_5_reg_4085(0) <= '1';
    img_channel_user_V_a_2_reg_4090(0) <= '1';
    img_channel_user_V_a_3_reg_4095(0) <= '0';
    img_channel_user_V_a_4_reg_4100(0) <= '0';
    img_channel_user_V_a_5_reg_4105(0) <= '1';
    img_channel_last_V_a_2_reg_4110(0) <= '1';
    img_channel_last_V_a_3_reg_4115(0) <= '0';
    img_channel_last_V_a_4_reg_4120(0) <= '0';
    img_channel_last_V_a_5_reg_4125(0) <= '1';
    img_channel_id_V_add_2_reg_4130(0) <= '1';
    img_channel_id_V_add_3_reg_4135(0) <= '0';
    img_channel_id_V_add_4_reg_4140(0) <= '0';
    img_channel_id_V_add_5_reg_4145(0) <= '1';
    img_channel_dest_V_a_2_reg_4150(0) <= '1';
    img_channel_dest_V_a_3_reg_4155(0) <= '0';
    img_channel_dest_V_a_4_reg_4160(0) <= '0';
    img_channel_dest_V_a_5_reg_4165(0) <= '1';
    add_ln321_12_reg_4226(0) <= '0';
    img_channel_valid_V_10_reg_4231(0) <= '1';
    img_channel_valid_V_11_reg_4236(0) <= '0';
    img_channel_valid_V_12_reg_4241(0) <= '0';
    img_channel_valid_V_13_reg_4246(0) <= '1';
    img_channel_data_V_a_7_reg_4251(0) <= '1';
    img_channel_data_V_a_8_reg_4256(0) <= '0';
    img_channel_data_V_a_9_reg_4261(0) <= '0';
    img_channel_data_V_a_10_reg_4266(0) <= '1';
    img_channel_keep_V_a_7_reg_4271(0) <= '1';
    img_channel_keep_V_a_8_reg_4276(0) <= '0';
    img_channel_keep_V_a_9_reg_4281(0) <= '0';
    img_channel_keep_V_a_10_reg_4286(0) <= '1';
    img_channel_user_V_a_7_reg_4291(0) <= '1';
    img_channel_user_V_a_8_reg_4296(0) <= '0';
    img_channel_user_V_a_9_reg_4301(0) <= '0';
    img_channel_user_V_a_10_reg_4306(0) <= '1';
    img_channel_last_V_a_7_reg_4311(0) <= '1';
    img_channel_last_V_a_8_reg_4316(0) <= '0';
    img_channel_last_V_a_9_reg_4321(0) <= '0';
    img_channel_last_V_a_10_reg_4326(0) <= '1';
    img_channel_id_V_add_7_reg_4331(0) <= '1';
    img_channel_id_V_add_8_reg_4336(0) <= '0';
    img_channel_id_V_add_9_reg_4341(0) <= '0';
    img_channel_id_V_add_10_reg_4346(0) <= '1';
    img_channel_dest_V_a_7_reg_4351(0) <= '1';
    img_channel_dest_V_a_8_reg_4356(0) <= '0';
    img_channel_dest_V_a_9_reg_4361(0) <= '0';
    img_channel_dest_V_a_10_reg_4366(0) <= '1';
    add_ln321_19_reg_4379(0) <= '0';
    add_ln321_21_reg_4384(0) <= '0';
    add_ln321_25_reg_4437(0) <= '0';
    add_ln321_26_reg_4442(0) <= '0';
    zext_ln1171_reg_4503(13 downto 6) <= "00000000";
    zext_ln1171_1_reg_4508(10 downto 6) <= "00000";
    add_ln203_1_reg_4534(0) <= '0';
    add_ln203_3_reg_4539(0) <= '0';
    zext_ln1207_reg_4570(6 downto 0) <= "0000000";
    zext_ln1207_reg_4570(10) <= '0';
    zext_ln1193_reg_4589(6 downto 0) <= "0000000";
    zext_ln1193_reg_4589(9) <= '0';
    zext_ln1242_reg_4753(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    zext_ln1222_reg_4894(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state49, ap_CS_fsm_state54, icmp_ln1073_fu_2210_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, icmp_ln1099_reg_3954, icmp_ln1129_reg_3964, and_ln1148_reg_3968, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state15, icmp_ln1096_fu_2438_p2, grp_fu_2156_p2, icmp_ln1165_reg_3994, icmp_ln1187_reg_3998, ap_CS_fsm_state16, icmp_ln1101_fu_2466_p2, ap_CS_fsm_state17, icmp_ln1103_fu_2713_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state23, icmp_ln1150_fu_2991_p2, ap_CS_fsm_state25, icmp_ln1158_fu_3092_p2, ap_CS_fsm_state27, icmp_ln1169_fu_3143_p2, ap_CS_fsm_state28, icmp_ln1171_fu_3163_p2, ap_CS_fsm_state30, icmp_ln1177_fu_3225_p2, ap_CS_fsm_state31, icmp_ln1179_fu_3324_p2, ap_CS_fsm_state34, icmp_ln1203_fu_3367_p2, icmp_ln1189_fu_3411_p2, ap_CS_fsm_state35, icmp_ln1205_fu_3451_p2, ap_CS_fsm_state37, icmp_ln1209_fu_3497_p2, ap_CS_fsm_state40, icmp_ln1191_fu_3557_p2, ap_CS_fsm_state42, icmp_ln1195_fu_3607_p2, ap_CS_fsm_state44, icmp_ln1218_fu_3666_p2, ap_CS_fsm_state45, icmp_ln1240_fu_3707_p2, ap_CS_fsm_state50, icmp_ln1220_fu_3807_p2, grp_DECORRELATE_fu_2139_ap_done, icmp_ln1238_fu_3654_p2, icmp_ln1089_fu_2222_p2, icmp_ln1089_1_fu_2239_p2, icmp_ln1089_2_fu_2256_p2, icmp_ln1089_3_fu_2273_p2, icmp_ln1089_4_fu_2290_p2, icmp_ln1089_5_fu_2307_p2, ap_CS_fsm_state33, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1073_fu_2210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1089_fu_2222_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1089_1_fu_2239_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1089_2_fu_2256_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln1089_3_fu_2273_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1089_4_fu_2290_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln1089_5_fu_2307_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((icmp_ln1096_fu_2438_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (grp_fu_2156_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                elsif (((grp_fu_2156_p2 = ap_const_lv1_1) and (icmp_ln1096_fu_2438_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (((or_ln1110_reg_3972 = ap_const_lv1_1) and (icmp_ln1099_reg_3954 = ap_const_lv1_0)) or ((icmp_ln1101_fu_2466_p2 = ap_const_lv1_1) and (or_ln1110_reg_3972 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (((or_ln1110_reg_3972 = ap_const_lv1_0) and (icmp_ln1099_reg_3954 = ap_const_lv1_0)) or ((icmp_ln1101_fu_2466_p2 = ap_const_lv1_1) and (or_ln1110_reg_3972 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln1103_fu_2713_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state19 => 
                if ((not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif ((not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (or_ln1129_reg_3976 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state21 => 
                if ((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif ((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and ((icmp_ln1150_fu_2991_p2 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln1148_reg_3968)))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and ((icmp_ln1158_fu_3092_p2 = ap_const_lv1_1) or (icmp_ln1129_reg_3964 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state27 => 
                if (((icmp_ln1169_fu_3143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                if (((icmp_ln1171_fu_3163_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln1177_fu_3225_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state31 => 
                if (((icmp_ln1179_fu_3324_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (grp_DECORRELATE_fu_2139_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (((icmp_ln1189_fu_3411_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_1)) or ((icmp_ln1203_fu_3367_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                elsif (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln1189_fu_3411_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state35 => 
                if (((icmp_ln1205_fu_3451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state37 => 
                if (((icmp_ln1209_fu_3497_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state40 => 
                if (((icmp_ln1191_fu_3557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state42 => 
                if (((icmp_ln1195_fu_3607_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and ((icmp_ln1165_reg_3994 = ap_const_lv1_1) or (((icmp_ln1218_fu_3666_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_1)) or ((icmp_ln1238_fu_3654_p2 = ap_const_lv1_1) and (icmp_ln1187_reg_3998 = ap_const_lv1_0)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((icmp_ln1187_reg_3998 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44) and (icmp_ln1218_fu_3666_p2 = ap_const_lv1_0) and (icmp_ln1165_reg_3994 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state45 => 
                if (((icmp_ln1240_fu_3707_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                if (((icmp_ln1220_fu_3807_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1089_1_fu_2245_p2 <= std_logic_vector(unsigned(j_0_0_1_reg_1845) + unsigned(ap_const_lv8_1));
    add_ln1089_2_fu_2262_p2 <= std_logic_vector(unsigned(j_0_0_2_reg_1856) + unsigned(ap_const_lv8_1));
    add_ln1089_3_fu_2279_p2 <= std_logic_vector(unsigned(j_0_0_3_reg_1867) + unsigned(ap_const_lv8_1));
    add_ln1089_4_fu_2296_p2 <= std_logic_vector(unsigned(j_0_0_4_reg_1878) + unsigned(ap_const_lv8_1));
    add_ln1089_5_fu_2313_p2 <= std_logic_vector(unsigned(j_0_0_5_reg_1889) + unsigned(ap_const_lv8_1));
    add_ln1089_fu_2228_p2 <= std_logic_vector(unsigned(j_0_0_0_reg_1834) + unsigned(ap_const_lv8_1));
    add_ln1169_fu_3149_p2 <= std_logic_vector(unsigned(current_input_channe_2_reg_1978) + unsigned(ap_const_lv6_1));
    add_ln1171_fu_3169_p2 <= std_logic_vector(unsigned(subfilter_element_0_s_reg_1989) + unsigned(ap_const_lv7_1));
    add_ln1177_fu_3231_p2 <= std_logic_vector(unsigned(input_line_0_0_reg_2001) + unsigned(ap_const_lv3_1));
    add_ln1179_fu_3330_p2 <= std_logic_vector(unsigned(index_input_element3_3_reg_2012) + unsigned(ap_const_lv7_1));
    add_ln1189_fu_3417_p2 <= std_logic_vector(unsigned(out_row_idx_0_0_reg_2035) + unsigned(ap_const_lv2_1));
    add_ln1191_fu_3601_p2 <= std_logic_vector(unsigned(output_col_0_0_reg_2070) + unsigned(ap_const_lv8_1));
    add_ln1193_1_fu_3581_p2 <= std_logic_vector(unsigned(output_col_0_0_reg_2070) + unsigned(ap_const_lv8_F9));
    add_ln1193_fu_3435_p2 <= std_logic_vector(unsigned(zext_ln1189_fu_3407_p1) + unsigned(ap_const_lv4_7));
    add_ln1195_fu_3613_p2 <= std_logic_vector(unsigned(index_input_element3_4_reg_2082) + unsigned(ap_const_lv8_1));
    add_ln1203_fu_3373_p2 <= std_logic_vector(unsigned(out_row_idx40_0_0_reg_2023) + unsigned(ap_const_lv3_1));
    add_ln1205_fu_3491_p2 <= std_logic_vector(unsigned(output_col41_0_0_reg_2047) + unsigned(ap_const_lv8_1));
    add_ln1207_1_fu_3471_p2 <= std_logic_vector(unsigned(output_col41_0_0_reg_2047) + unsigned(ap_const_lv8_F9));
    add_ln1207_fu_3391_p2 <= std_logic_vector(unsigned(zext_ln1203_fu_3363_p1) + unsigned(ap_const_lv4_7));
    add_ln1209_fu_3503_p2 <= std_logic_vector(unsigned(index_input_element4_1_reg_2059) + unsigned(ap_const_lv8_1));
    add_ln1220_fu_3813_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(index_input_element4_2_reg_2127));
    add_ln1224_1_fu_3843_p2 <= std_logic_vector(unsigned(zext_ln1224_fu_3840_p1) + unsigned(ap_const_lv7_1));
    add_ln1224_fu_3672_p2 <= std_logic_vector(unsigned(out_row_idx43_0_0_reg_2105) + unsigned(ap_const_lv2_1));
    add_ln1238_fu_3660_p2 <= std_logic_vector(unsigned(out_row_idx45_0_0_reg_2093) + unsigned(ap_const_lv3_1));
    add_ln1240_fu_3713_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(index_input_element4_reg_2116));
    add_ln1244_fu_3756_p2 <= std_logic_vector(unsigned(zext_ln1244_fu_3753_p1) + unsigned(ap_const_lv7_1));
    add_ln1265_1_fu_3523_p2 <= std_logic_vector(unsigned(zext_ln1207_reg_4570) + unsigned(zext_ln1265_2_fu_3519_p1));
    add_ln1265_fu_3629_p2 <= std_logic_vector(unsigned(zext_ln1193_reg_4589) + unsigned(zext_ln1265_fu_3625_p1));
    add_ln203_1_fu_3261_p2 <= std_logic_vector(unsigned(zext_ln203_3_fu_3257_p1) + unsigned(zext_ln203_2_fu_3245_p1));
    add_ln203_2_fu_3289_p2 <= std_logic_vector(signed(sext_ln203_2_fu_3285_p1) + signed(zext_ln1171_1_reg_4508));
    add_ln203_3_fu_3318_p2 <= std_logic_vector(signed(sext_ln203_3_fu_3314_p1) + signed(p_shl6_cast_fu_3298_p3));
    add_ln203_4_fu_3344_p2 <= std_logic_vector(unsigned(add_ln203_1_reg_4534) + unsigned(zext_ln203_6_fu_3340_p1));
    add_ln203_5_fu_3349_p2 <= std_logic_vector(unsigned(add_ln203_3_reg_4539) + unsigned(zext_ln203_5_fu_3336_p1));
    add_ln203_6_fu_3591_p2 <= std_logic_vector(unsigned(zext_ln1193_reg_4589) + unsigned(zext_ln203_11_fu_3587_p1));
    add_ln203_7_fu_3567_p2 <= std_logic_vector(unsigned(mul_ln203_reg_4595) + unsigned(zext_ln203_13_fu_3563_p1));
    add_ln203_8_fu_3481_p2 <= std_logic_vector(unsigned(zext_ln1207_reg_4570) + unsigned(zext_ln203_15_fu_3477_p1));
    add_ln203_9_fu_3461_p2 <= std_logic_vector(unsigned(mul_ln203_1_reg_4576) + unsigned(zext_ln203_17_fu_3457_p1));
    add_ln203_fu_3205_p2 <= std_logic_vector(unsigned(sub_ln203_fu_3199_p2) + unsigned(zext_ln1171_reg_4503));
    add_ln321_10_fu_2770_p2 <= std_logic_vector(unsigned(add_ln321_5_reg_4025) + unsigned(zext_ln321_15_fu_2766_p1));
    add_ln321_11_fu_2816_p2 <= std_logic_vector(unsigned(zext_ln321_18_fu_2812_p1) + unsigned(zext_ln321_17_fu_2800_p1));
    add_ln321_12_fu_2826_p2 <= std_logic_vector(unsigned(zext_ln321_19_fu_2822_p1) + unsigned(ap_const_lv15_39C0));
    add_ln321_13_fu_2843_p2 <= std_logic_vector(unsigned(zext_ln321_19_fu_2822_p1) + unsigned(ap_const_lv15_39C1));
    add_ln321_14_fu_2860_p2 <= std_logic_vector(unsigned(zext_ln321_19_fu_2822_p1) + unsigned(ap_const_lv15_3A00));
    add_ln321_15_fu_2877_p2 <= std_logic_vector(unsigned(zext_ln321_19_fu_2822_p1) + unsigned(ap_const_lv15_3A01));
    add_ln321_16_fu_3853_p2 <= std_logic_vector(unsigned(mul_ln321_reg_4723) + unsigned(zext_ln321_24_fu_3849_p1));
    add_ln321_17_fu_3766_p2 <= std_logic_vector(unsigned(zext_ln321_26_fu_3762_p1) + unsigned(ap_const_lv10_270));
    add_ln321_18_fu_2904_p2 <= std_logic_vector(unsigned(add_ln321_12_reg_4226) + unsigned(zext_ln321_28_fu_2900_p1));
    add_ln321_19_fu_2954_p2 <= std_logic_vector(unsigned(zext_ln321_31_fu_2938_p1) + unsigned(zext_ln321_32_fu_2950_p1));
    add_ln321_1_fu_2541_p2 <= std_logic_vector(signed(sext_ln321_2_fu_2537_p1) + signed(p_shl_cast_fu_2521_p3));
    add_ln321_20_fu_2960_p2 <= std_logic_vector(unsigned(zext_ln321_30_fu_2926_p1) + unsigned(sext_ln321_reg_3958));
    add_ln321_21_fu_2985_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_2969_p3) + unsigned(p_shl9_cast_fu_2977_p3));
    add_ln321_22_fu_3011_p2 <= std_logic_vector(unsigned(add_ln321_19_reg_4379) + unsigned(zext_ln321_34_fu_3007_p1));
    add_ln321_23_fu_3027_p2 <= std_logic_vector(unsigned(add_ln321_21_reg_4384) + unsigned(zext_ln321_33_fu_3003_p1));
    add_ln321_24_fu_3056_p2 <= std_logic_vector(unsigned(zext_ln321_38_fu_3052_p1) + unsigned(zext_ln321_37_fu_3040_p1));
    add_ln321_25_fu_3070_p2 <= std_logic_vector(unsigned(zext_ln321_40_fu_3066_p1) + unsigned(ap_const_lv14_2B50));
    add_ln321_26_fu_3076_p2 <= std_logic_vector(unsigned(zext_ln321_39_fu_3062_p1) + unsigned(ap_const_lv15_39C0));
    add_ln321_27_fu_3112_p2 <= std_logic_vector(unsigned(add_ln321_25_reg_4437) + unsigned(zext_ln321_42_fu_3108_p1));
    add_ln321_28_fu_3128_p2 <= std_logic_vector(unsigned(add_ln321_26_reg_4442) + unsigned(zext_ln321_41_fu_3104_p1));
    add_ln321_2_fu_2581_p2 <= std_logic_vector(signed(sext_ln321_3_fu_2577_p1) + signed(zext_ln1101_reg_3988));
    add_ln321_3_fu_2610_p2 <= std_logic_vector(signed(sext_ln321_4_fu_2606_p1) + signed(p_shl2_cast_fu_2590_p3));
    add_ln321_4_fu_2620_p2 <= std_logic_vector(unsigned(zext_ln321_6_fu_2616_p1) + unsigned(sext_ln321_reg_3958));
    add_ln321_5_fu_2645_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_2629_p3) + unsigned(p_shl5_cast_fu_2637_p3));
    add_ln321_6_fu_2679_p2 <= std_logic_vector(unsigned(ap_const_lv16_40) + unsigned(add_ln321_5_fu_2645_p2));
    add_ln321_7_fu_2696_p2 <= std_logic_vector(unsigned(ap_const_lv16_41) + unsigned(add_ln321_5_fu_2645_p2));
    add_ln321_8_fu_2729_p2 <= std_logic_vector(unsigned(add_ln321_3_reg_4020) + unsigned(zext_ln321_11_fu_2725_p1));
    add_ln321_9_fu_2745_p2 <= std_logic_vector(unsigned(add_ln321_1_reg_4015) + unsigned(zext_ln321_11_fu_2725_p1));
    add_ln321_fu_2512_p2 <= std_logic_vector(signed(sext_ln321_1_fu_2508_p1) + signed(zext_ln1101_reg_3988));
    add_ln703_2_fu_3646_p2 <= std_logic_vector(unsigned(select_ln1265_3_fu_3639_p3) + unsigned(decorrelate_img_V_q0));
    add_ln703_fu_3551_p2 <= std_logic_vector(unsigned(tmp_14_fu_3533_p8) + unsigned(decorrelate_img_V_q0));
    and_ln1110_fu_2420_p2 <= (icmp_ln1110_1_fu_2414_p2 and grp_fu_2156_p2);
    and_ln1148_fu_2398_p2 <= (icmp_ln1148_fu_2386_p2 and icmp_ln1148_1_fu_2392_p2);
    and_ln1228_1_fu_3872_p2 <= (icmp_ln1228_2_fu_3866_p2 and and_ln1228_reg_4735);
    and_ln1228_fu_3698_p2 <= (icmp_ln1228_reg_4002 and icmp_ln1228_1_fu_3688_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state19_assign_proc : process(icmp_ln1113_fu_2760_p2, io_acc_block_signal_op363)
    begin
                ap_block_state19 <= ((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0));
    end process;


    ap_block_state21_assign_proc : process(icmp_ln1132_fu_2894_p2, io_acc_block_signal_op481)
    begin
                ap_block_state21 <= ((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln1073_fu_2210_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln1073_fu_2210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    corr7_out_V_data_V_blk_n_assign_proc : process(corr7_out_V_data_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_data_V_blk_n <= corr7_out_V_data_V_empty_n;
        else 
            corr7_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_data_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_data_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr7_out_V_dest_V_blk_n_assign_proc : process(corr7_out_V_dest_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_dest_V_blk_n <= corr7_out_V_dest_V_empty_n;
        else 
            corr7_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_dest_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_dest_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_dest_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr7_out_V_id_V_blk_n_assign_proc : process(corr7_out_V_id_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_id_V_blk_n <= corr7_out_V_id_V_empty_n;
        else 
            corr7_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_id_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_id_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_id_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr7_out_V_keep_V_blk_n_assign_proc : process(corr7_out_V_keep_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_keep_V_blk_n <= corr7_out_V_keep_V_empty_n;
        else 
            corr7_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_keep_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_keep_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_keep_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr7_out_V_last_V_blk_n_assign_proc : process(corr7_out_V_last_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_last_V_blk_n <= corr7_out_V_last_V_empty_n;
        else 
            corr7_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_last_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_last_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_last_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr7_out_V_user_V_blk_n_assign_proc : process(corr7_out_V_user_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_user_V_blk_n <= corr7_out_V_user_V_empty_n;
        else 
            corr7_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_user_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_user_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_user_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr7_out_V_valid_V_blk_n_assign_proc : process(corr7_out_V_valid_V_empty_n, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_valid_V_blk_n <= corr7_out_V_valid_V_empty_n;
        else 
            corr7_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr7_out_V_valid_V_read_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, io_acc_block_signal_op481)
    begin
        if (((not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            corr7_out_V_valid_V_read <= ap_const_logic_1;
        else 
            corr7_out_V_valid_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_data_V_blk_n_assign_proc : process(corr8_out_V_data_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_data_V_blk_n <= corr8_out_V_data_V_full_n;
        else 
            corr8_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr8_out_V_data_V_din_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, tmp_data_V_2_reg_4825, tmp_data_V_3_reg_4924, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
            corr8_out_V_data_V_din <= tmp_data_V_3_reg_4924;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
            corr8_out_V_data_V_din <= tmp_data_V_2_reg_4825;
        else 
            corr8_out_V_data_V_din <= "XXXXXXXXXXXX";
        end if; 
    end process;


    corr8_out_V_data_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_data_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_dest_V_blk_n_assign_proc : process(corr8_out_V_dest_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_dest_V_blk_n <= corr8_out_V_dest_V_full_n;
        else 
            corr8_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr8_out_V_dest_V_din_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, tmp_dest_V_2_reg_4866, tmp_dest_V_3_reg_4953, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
            corr8_out_V_dest_V_din <= tmp_dest_V_3_reg_4953;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
            corr8_out_V_dest_V_din <= tmp_dest_V_2_reg_4866;
        else 
            corr8_out_V_dest_V_din <= "X";
        end if; 
    end process;


    corr8_out_V_dest_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_dest_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_dest_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_id_V_blk_n_assign_proc : process(corr8_out_V_id_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_id_V_blk_n <= corr8_out_V_id_V_full_n;
        else 
            corr8_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr8_out_V_id_V_din_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, tmp_id_V_2_reg_4871, tmp_id_V_3_reg_4958, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
            corr8_out_V_id_V_din <= tmp_id_V_3_reg_4958;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
            corr8_out_V_id_V_din <= tmp_id_V_2_reg_4871;
        else 
            corr8_out_V_id_V_din <= "X";
        end if; 
    end process;


    corr8_out_V_id_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_id_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_id_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_keep_V_blk_n_assign_proc : process(corr8_out_V_keep_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_keep_V_blk_n <= corr8_out_V_keep_V_full_n;
        else 
            corr8_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr8_out_V_keep_V_din <= reg_2204;

    corr8_out_V_keep_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_keep_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_keep_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_last_V_blk_n_assign_proc : process(corr8_out_V_last_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_last_V_blk_n <= corr8_out_V_last_V_full_n;
        else 
            corr8_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr8_out_V_last_V_din_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, tmp_last_V_2_reg_4876, tmp_last_V_3_reg_4963, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
            corr8_out_V_last_V_din <= tmp_last_V_3_reg_4963;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
            corr8_out_V_last_V_din <= tmp_last_V_2_reg_4876;
        else 
            corr8_out_V_last_V_din <= "X";
        end if; 
    end process;


    corr8_out_V_last_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_last_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_last_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_user_V_blk_n_assign_proc : process(corr8_out_V_user_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_user_V_blk_n <= corr8_out_V_user_V_full_n;
        else 
            corr8_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr8_out_V_user_V_din_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052, tmp_user_V_2_fu_3884_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
            corr8_out_V_user_V_din <= tmp_user_V_2_fu_3884_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
            corr8_out_V_user_V_din <= ap_const_lv1_0;
        else 
            corr8_out_V_user_V_din <= "X";
        end if; 
    end process;


    corr8_out_V_user_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_user_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_user_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr8_out_V_valid_V_blk_n_assign_proc : process(corr8_out_V_valid_V_full_n, ap_CS_fsm_state49, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state49))) then 
            corr8_out_V_valid_V_blk_n <= corr8_out_V_valid_V_full_n;
        else 
            corr8_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr8_out_V_valid_V_din_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, tmp_valid_V_3_reg_4968, io_acc_block_signal_op985, io_acc_block_signal_op1052, tmp_valid_V_2_fu_3784_p8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1))) then 
            corr8_out_V_valid_V_din <= tmp_valid_V_3_reg_4968;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1))) then 
            corr8_out_V_valid_V_din <= tmp_valid_V_2_fu_3784_p8;
        else 
            corr8_out_V_valid_V_din <= "X";
        end if; 
    end process;


    corr8_out_V_valid_V_write_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state54, io_acc_block_signal_op985, io_acc_block_signal_op1052)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state54) and (io_acc_block_signal_op1052 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (io_acc_block_signal_op985 = ap_const_logic_1)))) then 
            corr8_out_V_valid_V_write <= ap_const_logic_1;
        else 
            corr8_out_V_valid_V_write <= ap_const_logic_0;
        end if; 
    end process;

    current_input_channe_1_fu_2444_p2 <= std_logic_vector(unsigned(current_input_channe_reg_1900) + unsigned(ap_const_lv6_1));

    decorr_temp_V_address0_assign_proc : process(grp_DECORRELATE_fu_2139_padded_channel_V_address0, ap_CS_fsm_state32, ap_CS_fsm_state33, zext_ln203_7_fu_3359_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            decorr_temp_V_address0 <= zext_ln203_7_fu_3359_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            decorr_temp_V_address0 <= grp_DECORRELATE_fu_2139_padded_channel_V_address0;
        else 
            decorr_temp_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    decorr_temp_V_ce0_assign_proc : process(grp_DECORRELATE_fu_2139_padded_channel_V_ce0, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            decorr_temp_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            decorr_temp_V_ce0 <= grp_DECORRELATE_fu_2139_padded_channel_V_ce0;
        else 
            decorr_temp_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decorr_temp_V_we0_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            decorr_temp_V_we0 <= ap_const_logic_1;
        else 
            decorr_temp_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decorrelate_img_V_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state42, zext_ln203_16_fu_3486_p1, zext_ln1265_3_fu_3528_p1, zext_ln203_12_fu_3596_p1, zext_ln1265_1_fu_3634_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            decorrelate_img_V_address0 <= zext_ln1265_1_fu_3634_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            decorrelate_img_V_address0 <= zext_ln203_12_fu_3596_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            decorrelate_img_V_address0 <= zext_ln1265_3_fu_3528_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            decorrelate_img_V_address0 <= zext_ln203_16_fu_3486_p1(10 - 1 downto 0);
        else 
            decorrelate_img_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    decorrelate_img_V_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            decorrelate_img_V_ce0 <= ap_const_logic_1;
        else 
            decorrelate_img_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decorrelate_img_V_we0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            decorrelate_img_V_we0 <= ap_const_logic_1;
        else 
            decorrelate_img_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    expanded_channel_address0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state40, grp_DECORRELATE_fu_2139_expanded_channel_V_address0, ap_CS_fsm_state33, zext_ln203_18_fu_3466_p1, zext_ln203_14_fu_3572_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            expanded_channel_address0 <= zext_ln203_14_fu_3572_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            expanded_channel_address0 <= zext_ln203_18_fu_3466_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            expanded_channel_address0 <= grp_DECORRELATE_fu_2139_expanded_channel_V_address0;
        else 
            expanded_channel_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    expanded_channel_ce0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state40, grp_DECORRELATE_fu_2139_expanded_channel_V_ce0, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            expanded_channel_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            expanded_channel_ce0 <= grp_DECORRELATE_fu_2139_expanded_channel_V_ce0;
        else 
            expanded_channel_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    expanded_channel_ce1_assign_proc : process(grp_DECORRELATE_fu_2139_expanded_channel_V_ce1, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            expanded_channel_ce1 <= grp_DECORRELATE_fu_2139_expanded_channel_V_ce1;
        else 
            expanded_channel_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    expanded_channel_we0_assign_proc : process(grp_DECORRELATE_fu_2139_expanded_channel_V_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            expanded_channel_we0 <= grp_DECORRELATE_fu_2139_expanded_channel_V_we0;
        else 
            expanded_channel_we0 <= ap_const_logic_0;
        end if; 
    end process;


    expanded_channel_we1_assign_proc : process(grp_DECORRELATE_fu_2139_expanded_channel_V_we1, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            expanded_channel_we1 <= grp_DECORRELATE_fu_2139_expanded_channel_V_we1;
        else 
            expanded_channel_we1 <= ap_const_logic_0;
        end if; 
    end process;

    filter_line_fu_2472_p2 <= std_logic_vector(unsigned(filter_line_0_reg_1912) + unsigned(ap_const_lv3_1));
    grp_DECORRELATE_fu_2139_ap_start <= grp_DECORRELATE_fu_2139_ap_start_reg;
    grp_fu_2146_p4 <= row_idx_0_reg_1822(6 downto 2);
    grp_fu_2156_p2 <= "1" when (grp_fu_2146_p4 = ap_const_lv5_0) else "0";
    icmp_ln1073_fu_2210_p2 <= "1" when (row_idx_0_reg_1822 = ap_const_lv7_42) else "0";
    icmp_ln1089_1_fu_2239_p2 <= "1" when (j_0_0_1_reg_1845 = ap_const_lv8_80) else "0";
    icmp_ln1089_2_fu_2256_p2 <= "1" when (j_0_0_2_reg_1856 = ap_const_lv8_80) else "0";
    icmp_ln1089_3_fu_2273_p2 <= "1" when (j_0_0_3_reg_1867 = ap_const_lv8_80) else "0";
    icmp_ln1089_4_fu_2290_p2 <= "1" when (j_0_0_4_reg_1878 = ap_const_lv8_80) else "0";
    icmp_ln1089_5_fu_2307_p2 <= "1" when (j_0_0_5_reg_1889 = ap_const_lv8_80) else "0";
    icmp_ln1089_fu_2222_p2 <= "1" when (j_0_0_0_reg_1834 = ap_const_lv8_80) else "0";
    icmp_ln1096_fu_2438_p2 <= "1" when (current_input_channe_reg_1900 = ap_const_lv6_38) else "0";
    icmp_ln1099_fu_2324_p2 <= "1" when (unsigned(row_idx_0_reg_1822) > unsigned(ap_const_lv7_4)) else "0";
    icmp_ln1101_fu_2466_p2 <= "1" when (filter_line_0_reg_1912 = ap_const_lv3_4) else "0";
    icmp_ln1103_fu_2713_p2 <= "1" when (index_input_element_s_reg_1923 = ap_const_lv7_42) else "0";
    icmp_ln1110_1_fu_2414_p2 <= "0" when (tmp_22_fu_2404_p4 = ap_const_lv6_0) else "1";
    icmp_ln1110_fu_2330_p2 <= "1" when (row_idx_0_reg_1822 = ap_const_lv7_0) else "0";
    icmp_ln1113_fu_2760_p2 <= "1" when (index_input_element2_reg_1934 = ap_const_lv7_41) else "0";
    icmp_ln1129_fu_2370_p2 <= "1" when (unsigned(row_idx_0_reg_1822) > unsigned(ap_const_lv7_40)) else "0";
    icmp_ln1132_fu_2894_p2 <= "1" when (index_input_element3_reg_1945 = ap_const_lv7_41) else "0";
    icmp_ln1148_1_fu_2392_p2 <= "0" when (row_idx_0_reg_1822 = ap_const_lv7_0) else "1";
    icmp_ln1148_fu_2386_p2 <= "1" when (tmp_19_fu_2376_p4 = ap_const_lv6_0) else "0";
    icmp_ln1150_fu_2991_p2 <= "1" when (index_input_element3_1_reg_1956 = ap_const_lv7_42) else "0";
    icmp_ln1158_fu_3092_p2 <= "1" when (index_input_element3_2_reg_1967 = ap_const_lv7_42) else "0";
    icmp_ln1169_fu_3143_p2 <= "1" when (current_input_channe_2_reg_1978 = ap_const_lv6_38) else "0";
    icmp_ln1171_fu_3163_p2 <= "1" when (subfilter_element_0_s_reg_1989 = ap_const_lv7_51) else "0";
    icmp_ln1177_fu_3225_p2 <= "1" when (input_line_0_0_reg_2001 = ap_const_lv3_5) else "0";
    icmp_ln1179_fu_3324_p2 <= "1" when (index_input_element3_3_reg_2012 = ap_const_lv7_42) else "0";
    icmp_ln1187_fu_2454_p2 <= "1" when (unsigned(row_idx_0_reg_1822) < unsigned(ap_const_lv7_41)) else "0";
    icmp_ln1189_fu_3411_p2 <= "1" when (out_row_idx_0_0_reg_2035 = ap_const_lv2_2) else "0";
    icmp_ln1191_fu_3557_p2 <= "1" when (output_col_0_0_reg_2070 = ap_const_lv8_87) else "0";
    icmp_ln1195_fu_3607_p2 <= "1" when (index_input_element3_4_reg_2082 = ap_const_lv8_80) else "0";
    icmp_ln1203_fu_3367_p2 <= "1" when (out_row_idx40_0_0_reg_2023 = ap_const_lv3_6) else "0";
    icmp_ln1205_fu_3451_p2 <= "1" when (output_col41_0_0_reg_2047 = ap_const_lv8_87) else "0";
    icmp_ln1209_fu_3497_p2 <= "1" when (index_input_element4_1_reg_2059 = ap_const_lv8_80) else "0";
    icmp_ln1218_fu_3666_p2 <= "1" when (out_row_idx43_0_0_reg_2105 = ap_const_lv2_2) else "0";
    icmp_ln1220_fu_3807_p2 <= "1" when (index_input_element4_2_reg_2127 = ap_const_lv8_80) else "0";
    icmp_ln1228_1_fu_3688_p2 <= "1" when (out_row_idx43_0_0_reg_2105 = ap_const_lv2_0) else "0";
    icmp_ln1228_2_fu_3866_p2 <= "1" when (index_input_element4_2_reg_2127 = ap_const_lv8_0) else "0";
    icmp_ln1228_fu_2460_p2 <= "1" when (row_idx_0_reg_1822 = ap_const_lv7_4) else "0";
    icmp_ln1238_fu_3654_p2 <= "1" when (out_row_idx45_0_0_reg_2093 = ap_const_lv3_6) else "0";
    icmp_ln1240_fu_3707_p2 <= "1" when (index_input_element4_reg_2116 = ap_const_lv8_80) else "0";

    img_channel_data_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_data_V_a_2_reg_4050, img_channel_data_V_a_5_reg_4065, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_data_V_a_9_reg_4261, img_channel_data_V_a_10_reg_4266, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state31, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1, zext_ln203_8_fu_3354_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            img_channel_data_V_address0 <= zext_ln203_8_fu_3354_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_data_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_10_reg_4266;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_9_reg_4261;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_5_reg_4065;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_2_reg_4050;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_data_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_data_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_data_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_data_V_a_3_reg_4055, img_channel_data_V_a_4_reg_4060, ap_CS_fsm_state20, img_channel_data_V_a_7_reg_4251, img_channel_data_V_a_8_reg_4256, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_data_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_data_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_data_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_8_reg_4256;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_7_reg_4251;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_3_reg_4055;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_4_reg_4060;
        else 
            img_channel_data_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state31, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_data_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_d0_assign_proc : process(corr7_out_V_data_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_data_V_d0 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d0 <= corr7_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_data_V_d0 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_d1_assign_proc : process(corr7_out_V_data_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d1 <= corr7_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we0 <= ap_const_logic_1;
        else 
            img_channel_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we1 <= ap_const_logic_1;
        else 
            img_channel_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_dest_V_a_2_reg_4150, img_channel_dest_V_a_5_reg_4165, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_dest_V_a_9_reg_4361, img_channel_dest_V_a_10_reg_4366, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1, zext_ln321_27_fu_3776_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_channel_dest_V_address0 <= zext_ln321_27_fu_3776_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_dest_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_10_reg_4366;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_9_reg_4361;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_5_reg_4165;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_2_reg_4150;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_dest_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_dest_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_dest_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_dest_V_a_3_reg_4155, img_channel_dest_V_a_4_reg_4160, ap_CS_fsm_state20, img_channel_dest_V_a_7_reg_4351, img_channel_dest_V_a_8_reg_4356, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1, zext_ln321_25_fu_3858_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            img_channel_dest_V_address1 <= zext_ln321_25_fu_3858_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_dest_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_dest_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_dest_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_8_reg_4356;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_7_reg_4351;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_3_reg_4155;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_4_reg_4160;
        else 
            img_channel_dest_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_dest_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_d0_assign_proc : process(corr7_out_V_dest_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d0 <= corr7_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d0 <= "X";
        end if; 
    end process;


    img_channel_dest_V_d1_assign_proc : process(corr7_out_V_dest_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d1 <= corr7_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d1 <= "X";
        end if; 
    end process;


    img_channel_dest_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_id_V_add_2_reg_4130, img_channel_id_V_add_5_reg_4145, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_id_V_add_9_reg_4341, img_channel_id_V_add_10_reg_4346, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1, zext_ln321_27_fu_3776_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_channel_id_V_address0 <= zext_ln321_27_fu_3776_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_id_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_10_reg_4346;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_9_reg_4341;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_5_reg_4145;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_2_reg_4130;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_id_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_id_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_id_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_id_V_add_3_reg_4135, img_channel_id_V_add_4_reg_4140, ap_CS_fsm_state20, img_channel_id_V_add_7_reg_4331, img_channel_id_V_add_8_reg_4336, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1, zext_ln321_25_fu_3858_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            img_channel_id_V_address1 <= zext_ln321_25_fu_3858_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_id_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_id_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_id_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_8_reg_4336;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_7_reg_4331;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_3_reg_4135;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_4_reg_4140;
        else 
            img_channel_id_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_id_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_d0_assign_proc : process(corr7_out_V_id_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_id_V_d0 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d0 <= corr7_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_id_V_d0 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d0 <= "X";
        end if; 
    end process;


    img_channel_id_V_d1_assign_proc : process(corr7_out_V_id_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d1 <= corr7_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d1 <= "X";
        end if; 
    end process;


    img_channel_id_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we0 <= ap_const_logic_1;
        else 
            img_channel_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we1 <= ap_const_logic_1;
        else 
            img_channel_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_keep_V_a_2_reg_4070, img_channel_keep_V_a_5_reg_4085, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_keep_V_a_9_reg_4281, img_channel_keep_V_a_10_reg_4286, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1, zext_ln321_27_fu_3776_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_channel_keep_V_address0 <= zext_ln321_27_fu_3776_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_keep_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_10_reg_4286;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_9_reg_4281;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_5_reg_4085;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_2_reg_4070;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_keep_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_keep_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_keep_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_keep_V_a_3_reg_4075, img_channel_keep_V_a_4_reg_4080, ap_CS_fsm_state20, img_channel_keep_V_a_7_reg_4271, img_channel_keep_V_a_8_reg_4276, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1, zext_ln321_25_fu_3858_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            img_channel_keep_V_address1 <= zext_ln321_25_fu_3858_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_keep_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_keep_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_keep_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_8_reg_4276;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_7_reg_4271;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_3_reg_4075;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_4_reg_4080;
        else 
            img_channel_keep_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_keep_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_d0_assign_proc : process(corr7_out_V_keep_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d0 <= corr7_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d0 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_d1_assign_proc : process(corr7_out_V_keep_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d1 <= corr7_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d1 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_last_V_a_2_reg_4110, img_channel_last_V_a_5_reg_4125, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_last_V_a_9_reg_4321, img_channel_last_V_a_10_reg_4326, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1, zext_ln321_27_fu_3776_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            img_channel_last_V_address0 <= zext_ln321_27_fu_3776_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_last_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_10_reg_4326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_9_reg_4321;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_5_reg_4125;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_2_reg_4110;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_last_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_last_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_last_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_last_V_a_3_reg_4115, img_channel_last_V_a_4_reg_4120, ap_CS_fsm_state20, img_channel_last_V_a_7_reg_4311, img_channel_last_V_a_8_reg_4316, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1, zext_ln321_25_fu_3858_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            img_channel_last_V_address1 <= zext_ln321_25_fu_3858_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_last_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_last_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_last_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_8_reg_4316;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_7_reg_4311;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_3_reg_4115;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_4_reg_4120;
        else 
            img_channel_last_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state51, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_last_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_d0_assign_proc : process(corr7_out_V_last_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_last_V_d0 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d0 <= corr7_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_last_V_d0 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d0 <= "X";
        end if; 
    end process;


    img_channel_last_V_d1_assign_proc : process(corr7_out_V_last_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d1 <= corr7_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d1 <= "X";
        end if; 
    end process;


    img_channel_last_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we0 <= ap_const_logic_1;
        else 
            img_channel_last_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we1 <= ap_const_logic_1;
        else 
            img_channel_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_user_V_a_2_reg_4090, img_channel_user_V_a_5_reg_4105, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_user_V_a_9_reg_4301, img_channel_user_V_a_10_reg_4306, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_user_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_10_reg_4306;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_9_reg_4301;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_5_reg_4105;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_2_reg_4090;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_user_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_user_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_user_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_user_V_a_3_reg_4095, img_channel_user_V_a_4_reg_4100, ap_CS_fsm_state20, img_channel_user_V_a_7_reg_4291, img_channel_user_V_a_8_reg_4296, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_user_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_user_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_user_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_8_reg_4296;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_7_reg_4291;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_3_reg_4095;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_4_reg_4100;
        else 
            img_channel_user_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_user_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_d0_assign_proc : process(corr7_out_V_user_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_user_V_d0 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d0 <= corr7_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_user_V_d0 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d0 <= "X";
        end if; 
    end process;


    img_channel_user_V_d1_assign_proc : process(corr7_out_V_user_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d1 <= corr7_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d1 <= "X";
        end if; 
    end process;


    img_channel_user_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we0 <= ap_const_logic_1;
        else 
            img_channel_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we1 <= ap_const_logic_1;
        else 
            img_channel_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_address0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, img_channel_valid_V_3_reg_4030, img_channel_valid_V_6_reg_4045, ap_CS_fsm_state17, ap_CS_fsm_state20, img_channel_valid_V_12_reg_4241, img_channel_valid_V_13_reg_4246, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state18, zext_ln321_12_fu_2734_p1, zext_ln321_13_fu_2750_p1, zext_ln321_16_fu_2775_p1, zext_ln321_43_fu_3117_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            img_channel_valid_V_address0 <= zext_ln321_43_fu_3117_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_13_reg_4246;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_12_reg_4241;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_6_reg_4045;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_3_reg_4030;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address0 <= zext_ln321_16_fu_2775_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_channel_valid_V_address0 <= zext_ln321_13_fu_2750_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            img_channel_valid_V_address0 <= zext_ln321_12_fu_2734_p1(15 - 1 downto 0);
        else 
            img_channel_valid_V_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_address1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, img_channel_valid_V_4_reg_4035, img_channel_valid_V_5_reg_4040, ap_CS_fsm_state20, img_channel_valid_V_10_reg_4231, img_channel_valid_V_11_reg_4236, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26, zext_ln321_29_fu_2909_p1, zext_ln321_35_fu_3016_p1, zext_ln321_36_fu_3082_p1, zext_ln321_44_fu_3133_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            img_channel_valid_V_address1 <= zext_ln321_44_fu_3133_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            img_channel_valid_V_address1 <= zext_ln321_36_fu_3082_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_valid_V_address1 <= zext_ln321_35_fu_3016_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_11_reg_4236;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_10_reg_4231;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address1 <= zext_ln321_29_fu_2909_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_4_reg_4035;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_5_reg_4040;
        else 
            img_channel_valid_V_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_ce0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state17, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state25, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_ce1_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, io_acc_block_signal_op363, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            img_channel_valid_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_d0_assign_proc : process(corr7_out_V_valid_V_dout, ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d0 <= corr7_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d0 <= "X";
        end if; 
    end process;


    img_channel_valid_V_d1_assign_proc : process(corr7_out_V_valid_V_dout, ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, ap_CS_fsm_state20, ap_CS_fsm_state22, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d1 <= corr7_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d1 <= "X";
        end if; 
    end process;


    img_channel_valid_V_we0_assign_proc : process(ap_CS_fsm_state19, icmp_ln1113_fu_2760_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, io_acc_block_signal_op363, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op363 = ap_const_logic_0) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln1113_fu_2760_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_we1_assign_proc : process(ap_CS_fsm_state21, icmp_ln1132_fu_2894_p2, or_ln1110_reg_3972, or_ln1129_reg_3976, ap_CS_fsm_state20, io_acc_block_signal_op481, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or ((ap_const_logic_1 = ap_CS_fsm_state22) and (or_ln1129_reg_3976 = ap_const_lv1_0)) or ((or_ln1110_reg_3972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((io_acc_block_signal_op481 = ap_const_logic_0) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln1132_fu_2894_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    index_input_element_1_fu_2786_p2 <= std_logic_vector(unsigned(index_input_element2_reg_1934) + unsigned(ap_const_lv7_1));
    index_input_element_2_fu_2920_p2 <= std_logic_vector(unsigned(index_input_element3_reg_1945) + unsigned(ap_const_lv7_1));
    index_input_element_3_fu_2997_p2 <= std_logic_vector(unsigned(index_input_element3_1_reg_1956) + unsigned(ap_const_lv7_1));
    index_input_element_4_fu_3098_p2 <= std_logic_vector(unsigned(index_input_element3_2_reg_1967) + unsigned(ap_const_lv7_1));
    index_input_element_fu_2719_p2 <= std_logic_vector(unsigned(index_input_element_s_reg_1923) + unsigned(ap_const_lv7_1));

    internal_ap_ready_assign_proc : process(icmp_ln1073_fu_2210_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln1073_fu_2210_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op1052 <= (corr8_out_V_valid_V_full_n and corr8_out_V_user_V_full_n and corr8_out_V_last_V_full_n and corr8_out_V_keep_V_full_n and corr8_out_V_id_V_full_n and corr8_out_V_dest_V_full_n and corr8_out_V_data_V_full_n);
    io_acc_block_signal_op363 <= (corr7_out_V_valid_V_empty_n and corr7_out_V_user_V_empty_n and corr7_out_V_last_V_empty_n and corr7_out_V_keep_V_empty_n and corr7_out_V_id_V_empty_n and corr7_out_V_dest_V_empty_n and corr7_out_V_data_V_empty_n);
    io_acc_block_signal_op481 <= (corr7_out_V_valid_V_empty_n and corr7_out_V_user_V_empty_n and corr7_out_V_last_V_empty_n and corr7_out_V_keep_V_empty_n and corr7_out_V_id_V_empty_n and corr7_out_V_dest_V_empty_n and corr7_out_V_data_V_empty_n);
    io_acc_block_signal_op985 <= (corr8_out_V_valid_V_full_n and corr8_out_V_user_V_full_n and corr8_out_V_last_V_full_n and corr8_out_V_keep_V_full_n and corr8_out_V_id_V_full_n and corr8_out_V_dest_V_full_n and corr8_out_V_data_V_full_n);
    mul_ln203_1_fu_3401_p0 <= mul_ln203_1_fu_3401_p00(4 - 1 downto 0);
    mul_ln203_1_fu_3401_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1207_fu_3391_p2),11));
    mul_ln203_1_fu_3401_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln203_1_fu_3401_p0) * unsigned(ap_const_lv11_8B), 11));
    mul_ln203_fu_3445_p0 <= mul_ln203_fu_3445_p00(4 - 1 downto 0);
    mul_ln203_fu_3445_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1193_fu_3435_p2),11));
    mul_ln203_fu_3445_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln203_fu_3445_p0) * unsigned(ap_const_lv11_8B), 11));
    mul_ln321_fu_3682_p1 <= mul_ln321_fu_3682_p10(2 - 1 downto 0);
    mul_ln321_fu_3682_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1224_fu_3672_p2),13));
    mul_ln321_fu_3682_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_E70) * unsigned(mul_ln321_fu_3682_p1), 13));
    or_ln1110_fu_2426_p2 <= (icmp_ln1110_fu_2330_p2 or and_ln1110_fu_2420_p2);
    or_ln1129_fu_2432_p2 <= (icmp_ln1129_fu_2370_p2 or grp_fu_2156_p2);
    or_ln321_fu_2662_p2 <= (ap_const_lv16_1 or add_ln321_5_fu_2645_p2);
    out_layer_0_0_user_3_gep_fu_1808_p3 <= zext_ln1222_reg_4894(7 - 1 downto 0);

    out_layer_0_0_user_address0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, trunc_ln1265_reg_4728, out_layer_0_0_user_2_reg_4856, zext_ln1222_reg_4894, and_ln1228_1_reg_4949, ap_CS_fsm_state53, out_layer_0_0_user_3_gep_fu_1808_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            out_layer_0_0_user_address0 <= out_layer_0_0_user_3_gep_fu_1808_p3;
        elsif (((ap_const_lv1_1 = and_ln1228_1_reg_4949) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            out_layer_0_0_user_address0 <= ap_const_lv64_0(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state52) and (ap_const_lv1_0 = and_ln1228_1_reg_4949) and (trunc_ln1265_reg_4728 = ap_const_lv1_0))) then 
            out_layer_0_0_user_address0 <= zext_ln1222_reg_4894(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_0_0_user_address0 <= out_layer_0_0_user_2_reg_4856;
        else 
            out_layer_0_0_user_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_0_0_user_ce0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, trunc_ln1265_reg_4728, and_ln1228_1_reg_4949, ap_CS_fsm_state53)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state48) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (ap_const_lv1_0 = and_ln1228_1_reg_4949) and (trunc_ln1265_reg_4728 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln1228_1_reg_4949) and (ap_const_logic_1 = ap_CS_fsm_state52)))) then 
            out_layer_0_0_user_ce0 <= ap_const_logic_1;
        else 
            out_layer_0_0_user_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_0_0_user_d0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, trunc_ln1265_reg_4728, and_ln1228_1_reg_4949)
    begin
        if (((ap_const_lv1_1 = and_ln1228_1_reg_4949) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            out_layer_0_0_user_d0 <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state48) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (ap_const_lv1_0 = and_ln1228_1_reg_4949) and (trunc_ln1265_reg_4728 = ap_const_lv1_0)))) then 
            out_layer_0_0_user_d0 <= ap_const_lv1_0;
        else 
            out_layer_0_0_user_d0 <= "X";
        end if; 
    end process;


    out_layer_0_0_user_we0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, trunc_ln1265_reg_4728, and_ln1228_1_reg_4949, out_row_idx45_0_0_reg_2093)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state52) and (ap_const_lv1_0 = and_ln1228_1_reg_4949) and (trunc_ln1265_reg_4728 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln1228_1_reg_4949) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((ap_const_logic_1 = ap_CS_fsm_state48) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_0)))) then 
            out_layer_0_0_user_we0 <= ap_const_logic_1;
        else 
            out_layer_0_0_user_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_0_data_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state37, out_layer_0_data_V_3_reg_4626, ap_CS_fsm_state42, out_layer_0_data_V_5_reg_4697, ap_CS_fsm_state45, zext_ln1242_fu_3719_p1, out_layer_0_data_V_1_reg_4765, ap_CS_fsm_state47, ap_CS_fsm_state50, zext_ln1222_fu_3819_p1, out_layer_0_data_V_7_reg_4904, ap_CS_fsm_state51, ap_CS_fsm_state39, ap_CS_fsm_state43, zext_ln1091_fu_2234_p1, zext_ln1211_fu_3509_p1, zext_ln1197_fu_3619_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            out_layer_0_data_V_address0 <= out_layer_0_data_V_7_reg_4904;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_0_data_V_address0 <= zext_ln1222_fu_3819_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_0_data_V_address0 <= out_layer_0_data_V_1_reg_4765;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            out_layer_0_data_V_address0 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            out_layer_0_data_V_address0 <= out_layer_0_data_V_5_reg_4697;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            out_layer_0_data_V_address0 <= zext_ln1197_fu_3619_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_0_data_V_address0 <= out_layer_0_data_V_3_reg_4626;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            out_layer_0_data_V_address0 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_layer_0_data_V_address0 <= zext_ln1091_fu_2234_p1(7 - 1 downto 0);
        else 
            out_layer_0_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_0_data_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state37, ap_CS_fsm_state42, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state39, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            out_layer_0_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_0_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_0_data_V_d0_assign_proc : process(ap_CS_fsm_state3, add_ln703_reg_4656, tmp_data_V_2_reg_4825, ap_CS_fsm_state47, ap_CS_fsm_state51, tmp_data_V_3_fu_3832_p2, ap_CS_fsm_state39, ap_CS_fsm_state43, add_ln703_2_fu_3646_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            out_layer_0_data_V_d0 <= tmp_data_V_3_fu_3832_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_0_data_V_d0 <= tmp_data_V_2_reg_4825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            out_layer_0_data_V_d0 <= add_ln703_2_fu_3646_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_0_data_V_d0 <= add_ln703_reg_4656;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_layer_0_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_0_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_0_data_V_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln1265_1_reg_4674, trunc_ln1265_reg_4728, ap_CS_fsm_state47, ap_CS_fsm_state51, icmp_ln1089_fu_2222_p2, out_row_idx40_0_0_reg_2023, ap_CS_fsm_state39, ap_CS_fsm_state43, out_row_idx45_0_0_reg_2093)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state51) and (trunc_ln1265_reg_4728 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state47) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1089_fu_2222_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state43) and (trunc_ln1265_1_reg_4674 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (out_row_idx40_0_0_reg_2023 = ap_const_lv3_0)))) then 
            out_layer_0_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_0_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_0_valid_V_address0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, out_layer_0_valid_V_1_reg_4795, out_layer_0_valid_V_4_reg_4914)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_0_valid_V_address0 <= out_layer_0_valid_V_4_reg_4914;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_0_valid_V_address0 <= out_layer_0_valid_V_1_reg_4795;
        else 
            out_layer_0_valid_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_0_valid_V_ce0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            out_layer_0_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_0_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_1_0_user_2_gep_fu_1814_p3 <= zext_ln1222_reg_4894(7 - 1 downto 0);

    out_layer_1_0_user_address0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, out_layer_1_0_user_1_reg_4861, zext_ln1222_reg_4894, ap_CS_fsm_state53, out_layer_1_0_user_2_gep_fu_1814_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            out_layer_1_0_user_address0 <= out_layer_1_0_user_2_gep_fu_1814_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_1_0_user_address0 <= zext_ln1222_reg_4894(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_1_0_user_address0 <= out_layer_1_0_user_1_reg_4861;
        else 
            out_layer_1_0_user_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_1_0_user_ce0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state53)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            out_layer_1_0_user_ce0 <= ap_const_logic_1;
        else 
            out_layer_1_0_user_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_1_0_user_we0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, trunc_ln1265_reg_4728, and_ln1228_1_reg_4949, out_row_idx45_0_0_reg_2093)
    begin
        if ((((trunc_ln1265_reg_4728 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52) and (ap_const_lv1_0 = and_ln1228_1_reg_4949)) or ((ap_const_logic_1 = ap_CS_fsm_state48) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_1)))) then 
            out_layer_1_0_user_we0 <= ap_const_logic_1;
        else 
            out_layer_1_0_user_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_1_data_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state37, out_layer_1_data_V_3_reg_4631, ap_CS_fsm_state42, out_layer_1_data_V_5_reg_4702, ap_CS_fsm_state45, zext_ln1242_fu_3719_p1, out_layer_1_data_V_1_reg_4770, ap_CS_fsm_state47, ap_CS_fsm_state50, zext_ln1222_fu_3819_p1, out_layer_1_data_V_7_reg_4909, ap_CS_fsm_state51, ap_CS_fsm_state39, ap_CS_fsm_state43, zext_ln1091_1_fu_2251_p1, zext_ln1211_fu_3509_p1, zext_ln1197_fu_3619_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            out_layer_1_data_V_address0 <= out_layer_1_data_V_7_reg_4909;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            out_layer_1_data_V_address0 <= zext_ln1222_fu_3819_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_1_data_V_address0 <= out_layer_1_data_V_1_reg_4770;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            out_layer_1_data_V_address0 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            out_layer_1_data_V_address0 <= out_layer_1_data_V_5_reg_4702;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            out_layer_1_data_V_address0 <= zext_ln1197_fu_3619_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_1_data_V_address0 <= out_layer_1_data_V_3_reg_4631;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            out_layer_1_data_V_address0 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_layer_1_data_V_address0 <= zext_ln1091_1_fu_2251_p1(7 - 1 downto 0);
        else 
            out_layer_1_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_1_data_V_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state37, ap_CS_fsm_state42, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state39, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            out_layer_1_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_1_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_1_data_V_d0_assign_proc : process(ap_CS_fsm_state5, add_ln703_reg_4656, tmp_data_V_2_reg_4825, ap_CS_fsm_state47, ap_CS_fsm_state51, tmp_data_V_3_fu_3832_p2, ap_CS_fsm_state39, ap_CS_fsm_state43, add_ln703_2_fu_3646_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            out_layer_1_data_V_d0 <= tmp_data_V_3_fu_3832_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_1_data_V_d0 <= tmp_data_V_2_reg_4825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            out_layer_1_data_V_d0 <= add_ln703_2_fu_3646_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_1_data_V_d0 <= add_ln703_reg_4656;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_layer_1_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_1_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_1_data_V_we0_assign_proc : process(ap_CS_fsm_state5, trunc_ln1265_1_reg_4674, trunc_ln1265_reg_4728, ap_CS_fsm_state47, ap_CS_fsm_state51, icmp_ln1089_1_fu_2239_p2, out_row_idx40_0_0_reg_2023, ap_CS_fsm_state39, ap_CS_fsm_state43, out_row_idx45_0_0_reg_2093)
    begin
        if ((((trunc_ln1265_reg_4728 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51)) or ((ap_const_logic_1 = ap_CS_fsm_state47) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1089_1_fu_2239_p2 = ap_const_lv1_0)) or ((trunc_ln1265_1_reg_4674 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (out_row_idx40_0_0_reg_2023 = ap_const_lv3_1)))) then 
            out_layer_1_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_1_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_1_valid_V_address0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, out_layer_1_valid_V_1_reg_4800, out_layer_1_valid_V_4_reg_4919)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            out_layer_1_valid_V_address0 <= out_layer_1_valid_V_4_reg_4919;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_1_valid_V_address0 <= out_layer_1_valid_V_1_reg_4800;
        else 
            out_layer_1_valid_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_1_valid_V_ce0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            out_layer_1_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_1_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_2_data_V_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state37, out_layer_2_data_V_3_reg_4636, ap_CS_fsm_state45, zext_ln1242_fu_3719_p1, out_layer_2_data_V_1_reg_4775, ap_CS_fsm_state47, ap_CS_fsm_state39, zext_ln1091_2_fu_2268_p1, zext_ln1211_fu_3509_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_2_data_V_address0 <= out_layer_2_data_V_1_reg_4775;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            out_layer_2_data_V_address0 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_2_data_V_address0 <= out_layer_2_data_V_3_reg_4636;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            out_layer_2_data_V_address0 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_layer_2_data_V_address0 <= zext_ln1091_2_fu_2268_p1(7 - 1 downto 0);
        else 
            out_layer_2_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_2_data_V_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            out_layer_2_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_2_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_2_data_V_d0_assign_proc : process(ap_CS_fsm_state7, add_ln703_reg_4656, tmp_data_V_2_reg_4825, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_2_data_V_d0 <= tmp_data_V_2_reg_4825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_2_data_V_d0 <= add_ln703_reg_4656;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            out_layer_2_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_2_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_2_data_V_we0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state47, icmp_ln1089_2_fu_2256_p2, out_row_idx40_0_0_reg_2023, ap_CS_fsm_state39, out_row_idx45_0_0_reg_2093)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state47) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1089_2_fu_2256_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (out_row_idx40_0_0_reg_2023 = ap_const_lv3_2)))) then 
            out_layer_2_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_2_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_2_valid_V_ce0_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_2_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_2_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_3_data_V_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state37, out_layer_3_data_V_3_reg_4641, ap_CS_fsm_state45, zext_ln1242_fu_3719_p1, out_layer_3_data_V_1_reg_4780, ap_CS_fsm_state47, ap_CS_fsm_state39, zext_ln1091_3_fu_2285_p1, zext_ln1211_fu_3509_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_3_data_V_address0 <= out_layer_3_data_V_1_reg_4780;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            out_layer_3_data_V_address0 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_3_data_V_address0 <= out_layer_3_data_V_3_reg_4641;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            out_layer_3_data_V_address0 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_layer_3_data_V_address0 <= zext_ln1091_3_fu_2285_p1(7 - 1 downto 0);
        else 
            out_layer_3_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_3_data_V_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            out_layer_3_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_3_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_3_data_V_d0_assign_proc : process(ap_CS_fsm_state9, add_ln703_reg_4656, tmp_data_V_2_reg_4825, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_3_data_V_d0 <= tmp_data_V_2_reg_4825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_3_data_V_d0 <= add_ln703_reg_4656;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            out_layer_3_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_3_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_3_data_V_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state47, icmp_ln1089_3_fu_2273_p2, out_row_idx40_0_0_reg_2023, ap_CS_fsm_state39, out_row_idx45_0_0_reg_2093)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state47) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln1089_3_fu_2273_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (out_row_idx40_0_0_reg_2023 = ap_const_lv3_3)))) then 
            out_layer_3_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_3_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_3_valid_V_ce0_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_3_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_3_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_4_data_V_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state37, out_layer_4_data_V_3_reg_4646, ap_CS_fsm_state45, zext_ln1242_fu_3719_p1, out_layer_4_data_V_1_reg_4785, ap_CS_fsm_state47, ap_CS_fsm_state39, zext_ln1091_4_fu_2302_p1, zext_ln1211_fu_3509_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_4_data_V_address0 <= out_layer_4_data_V_1_reg_4785;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            out_layer_4_data_V_address0 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_4_data_V_address0 <= out_layer_4_data_V_3_reg_4646;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            out_layer_4_data_V_address0 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_layer_4_data_V_address0 <= zext_ln1091_4_fu_2302_p1(7 - 1 downto 0);
        else 
            out_layer_4_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_4_data_V_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            out_layer_4_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_4_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_4_data_V_d0_assign_proc : process(ap_CS_fsm_state11, add_ln703_reg_4656, tmp_data_V_2_reg_4825, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_4_data_V_d0 <= tmp_data_V_2_reg_4825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_4_data_V_d0 <= add_ln703_reg_4656;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            out_layer_4_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_4_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_4_data_V_we0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state47, icmp_ln1089_4_fu_2290_p2, out_row_idx40_0_0_reg_2023, ap_CS_fsm_state39, out_row_idx45_0_0_reg_2093)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state47) and (out_row_idx45_0_0_reg_2093 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1089_4_fu_2290_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (out_row_idx40_0_0_reg_2023 = ap_const_lv3_4)))) then 
            out_layer_4_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_4_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_4_valid_V_ce0_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_4_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_4_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_5_data_V_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state37, out_layer_5_data_V_3_reg_4651, ap_CS_fsm_state45, zext_ln1242_fu_3719_p1, out_layer_5_data_V_1_reg_4790, ap_CS_fsm_state47, ap_CS_fsm_state39, zext_ln1091_5_fu_2319_p1, zext_ln1211_fu_3509_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_5_data_V_address0 <= out_layer_5_data_V_1_reg_4790;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            out_layer_5_data_V_address0 <= zext_ln1242_fu_3719_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_5_data_V_address0 <= out_layer_5_data_V_3_reg_4651;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            out_layer_5_data_V_address0 <= zext_ln1211_fu_3509_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_layer_5_data_V_address0 <= zext_ln1091_5_fu_2319_p1(7 - 1 downto 0);
        else 
            out_layer_5_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    out_layer_5_data_V_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state37, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            out_layer_5_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_5_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_5_data_V_d0_assign_proc : process(ap_CS_fsm_state13, add_ln703_reg_4656, tmp_data_V_2_reg_4825, ap_CS_fsm_state47, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            out_layer_5_data_V_d0 <= tmp_data_V_2_reg_4825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            out_layer_5_data_V_d0 <= add_ln703_reg_4656;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_layer_5_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_5_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_5_data_V_we0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state47, icmp_ln1089_5_fu_2307_p2, out_row_idx40_0_0_reg_2023, ap_CS_fsm_state39, out_row_idx45_0_0_reg_2093)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state47) and ((out_row_idx45_0_0_reg_2093 = ap_const_lv3_5) or ((out_row_idx45_0_0_reg_2093 = ap_const_lv3_6) or (out_row_idx45_0_0_reg_2093 = ap_const_lv3_7)))) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln1089_5_fu_2307_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and ((out_row_idx40_0_0_reg_2023 = ap_const_lv3_5) or ((out_row_idx40_0_0_reg_2023 = ap_const_lv3_6) or (out_row_idx40_0_0_reg_2023 = ap_const_lv3_7)))))) then 
            out_layer_5_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_5_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_5_valid_V_ce0_assign_proc : process(ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            out_layer_5_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_5_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl2_cast_fu_2590_p3 <= (trunc_ln321_1_fu_2586_p1 & ap_const_lv6_0);
    p_shl4_cast_fu_2629_p3 <= (trunc_ln321_2_fu_2625_p1 & ap_const_lv6_0);
    p_shl5_cast_fu_2637_p3 <= (add_ln321_4_fu_2620_p2 & ap_const_lv1_0);
    p_shl6_cast_fu_3298_p3 <= (trunc_ln203_fu_3294_p1 & ap_const_lv6_0);
    p_shl8_cast_fu_2969_p3 <= (trunc_ln321_3_fu_2965_p1 & ap_const_lv6_0);
    p_shl9_cast_fu_2977_p3 <= (add_ln321_20_fu_2960_p2 & ap_const_lv1_0);
    p_shl_cast_fu_2521_p3 <= (trunc_ln321_fu_2517_p1 & ap_const_lv6_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    row_idx_fu_2216_p2 <= std_logic_vector(unsigned(row_idx_0_reg_1822) + unsigned(ap_const_lv7_1));
    select_ln1265_3_fu_3639_p3 <= 
        out_layer_1_data_V_q0 when (trunc_ln1265_1_reg_4674(0) = '1') else 
        out_layer_0_data_V_q0;
    select_ln1265_fu_3825_p3 <= 
        out_layer_1_data_V_q0 when (trunc_ln1265_reg_4728(0) = '1') else 
        out_layer_0_data_V_q0;
        sext_ln203_2_fu_3285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_1_fu_3279_p2),11));

        sext_ln203_3_fu_3314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_3306_p3),16));

        sext_ln203_fu_3210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_fu_3205_p2),64));

        sext_ln321_1_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_1_fu_2502_p2),11));

        sext_ln321_2_fu_2537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_2529_p3),16));

        sext_ln321_3_fu_2577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_2_fu_2571_p2),11));

        sext_ln321_4_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_fu_2598_p3),16));

        sext_ln321_5_fu_3772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln321_17_fu_3766_p2),12));

        sext_ln321_fu_2366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_fu_2360_p2),15));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln203_1_fu_3279_p2 <= std_logic_vector(unsigned(zext_ln203_2_fu_3245_p1) - unsigned(zext_ln203_4_fu_3275_p1));
    sub_ln203_fu_3199_p2 <= std_logic_vector(unsigned(zext_ln203_fu_3183_p1) - unsigned(zext_ln203_1_fu_3195_p1));
    sub_ln321_1_fu_2502_p2 <= std_logic_vector(unsigned(zext_ln321_2_fu_2486_p1) - unsigned(zext_ln321_3_fu_2498_p1));
    sub_ln321_2_fu_2571_p2 <= std_logic_vector(unsigned(zext_ln321_4_fu_2555_p1) - unsigned(zext_ln321_5_fu_2567_p1));
    sub_ln321_fu_2360_p2 <= std_logic_vector(unsigned(zext_ln321_fu_2344_p1) - unsigned(zext_ln321_1_fu_2356_p1));

    subfilter_layer_V_address0_assign_proc : process(grp_DECORRELATE_fu_2139_filter_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state33, zext_ln1173_fu_3215_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            subfilter_layer_V_address0 <= zext_ln1173_fu_3215_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            subfilter_layer_V_address0 <= grp_DECORRELATE_fu_2139_filter_V_address0;
        else 
            subfilter_layer_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    subfilter_layer_V_ce0_assign_proc : process(grp_DECORRELATE_fu_2139_filter_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            subfilter_layer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            subfilter_layer_V_ce0 <= grp_DECORRELATE_fu_2139_filter_V_ce0;
        else 
            subfilter_layer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        subfilter_layer_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(weights_layer8_V_0_q0),5));


    subfilter_layer_V_we0_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            subfilter_layer_V_we0 <= ap_const_logic_1;
        else 
            subfilter_layer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_13_fu_2336_p3 <= (row_idx_0_reg_1822 & ap_const_lv6_0);
    tmp_15_fu_2348_p3 <= (row_idx_0_reg_1822 & ap_const_lv3_0);
    tmp_16_fu_2478_p3 <= (filter_line_0_reg_1912 & ap_const_lv6_0);
    tmp_17_fu_2490_p3 <= (filter_line_0_reg_1912 & ap_const_lv3_0);
    tmp_19_fu_2376_p4 <= row_idx_0_reg_1822(6 downto 1);
    tmp_20_fu_2547_p3 <= (filter_line_fu_2472_p2 & ap_const_lv6_0);
    tmp_21_fu_2559_p3 <= (filter_line_fu_2472_p2 & ap_const_lv3_0);
    tmp_22_fu_2404_p4 <= row_idx_0_reg_1822(6 downto 1);
    tmp_24_fu_3175_p3 <= (subfilter_element_0_s_reg_1989 & ap_const_lv6_0);
    tmp_25_fu_3187_p3 <= (subfilter_element_0_s_reg_1989 & ap_const_lv3_0);
    tmp_26_fu_2529_p3 <= (add_ln321_fu_2512_p2 & ap_const_lv1_0);
    tmp_27_fu_2598_p3 <= (add_ln321_2_fu_2581_p2 & ap_const_lv1_0);
    tmp_28_fu_3237_p3 <= (input_line_0_0_reg_2001 & ap_const_lv6_0);
    tmp_29_fu_3249_p3 <= (input_line_0_0_reg_2001 & ap_const_lv1_0);
    tmp_30_fu_3267_p3 <= (input_line_0_0_reg_2001 & ap_const_lv3_0);
    tmp_31_fu_3306_p3 <= (add_ln203_2_fu_3289_p2 & ap_const_lv1_0);
    tmp_32_fu_2792_p3 <= (current_input_channe_reg_1900 & ap_const_lv6_0);
    tmp_33_fu_2804_p3 <= (current_input_channe_reg_1900 & ap_const_lv1_0);
    tmp_34_fu_3423_p3 <= (out_row_idx_0_0_reg_2035 & ap_const_lv7_0);
    tmp_35_fu_3379_p3 <= (out_row_idx40_0_0_reg_2023 & ap_const_lv7_0);
    tmp_36_fu_2930_p3 <= (current_input_channe_reg_1900 & ap_const_lv6_0);
    tmp_37_fu_2942_p3 <= (current_input_channe_reg_1900 & ap_const_lv1_0);
    tmp_38_fu_3032_p3 <= (current_input_channe_reg_1900 & ap_const_lv6_0);
    tmp_39_fu_3044_p3 <= (current_input_channe_reg_1900 & ap_const_lv1_0);
    tmp_data_V_2_fu_3747_p2 <= std_logic_vector(unsigned(tmp_12_fu_3729_p8) + unsigned(ap_const_lv12_FFF));
    tmp_data_V_3_fu_3832_p2 <= std_logic_vector(unsigned(select_ln1265_fu_3825_p3) + unsigned(ap_const_lv12_FFF));
    tmp_user_V_2_fu_3884_p3 <= 
        out_layer_1_0_user_q0 when (trunc_ln1265_reg_4728(0) = '1') else 
        out_layer_0_0_user_q0;
    tmp_valid_V_3_fu_3877_p3 <= 
        out_layer_1_valid_V_q0 when (trunc_ln1265_reg_4728(0) = '1') else 
        out_layer_0_valid_V_q0;
    trunc_ln1220_fu_3803_p1 <= index_input_element4_2_reg_2127(6 - 1 downto 0);
    trunc_ln1240_fu_3703_p1 <= index_input_element4_reg_2116(6 - 1 downto 0);
    trunc_ln1265_1_fu_3577_p1 <= out_row_idx_0_0_reg_2035(1 - 1 downto 0);
    trunc_ln1265_fu_3694_p1 <= out_row_idx43_0_0_reg_2105(1 - 1 downto 0);
    trunc_ln203_fu_3294_p1 <= add_ln203_2_fu_3289_p2(10 - 1 downto 0);
    trunc_ln321_1_fu_2586_p1 <= add_ln321_2_fu_2581_p2(10 - 1 downto 0);
    trunc_ln321_2_fu_2625_p1 <= add_ln321_4_fu_2620_p2(10 - 1 downto 0);
    trunc_ln321_3_fu_2965_p1 <= add_ln321_20_fu_2960_p2(10 - 1 downto 0);
    trunc_ln321_fu_2517_p1 <= add_ln321_fu_2512_p2(10 - 1 downto 0);
    weights_layer8_V_0_address0 <= sext_ln203_fu_3210_p1(13 - 1 downto 0);

    weights_layer8_V_0_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weights_layer8_V_0_ce0 <= ap_const_logic_1;
        else 
            weights_layer8_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1091_1_fu_2251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_1_reg_1845),64));
    zext_ln1091_2_fu_2268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_2_reg_1856),64));
    zext_ln1091_3_fu_2285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_3_reg_1867),64));
    zext_ln1091_4_fu_2302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_4_reg_1878),64));
    zext_ln1091_5_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_5_reg_1889),64));
    zext_ln1091_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_0_reg_1834),64));
    zext_ln1101_fu_2450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1900),11));
    zext_ln1171_1_fu_3159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_2_reg_1978),11));
    zext_ln1171_fu_3155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_2_reg_1978),14));
    zext_ln1173_fu_3215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_s_reg_1989),64));
    zext_ln1189_fu_3407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_row_idx_0_0_reg_2035),4));
    zext_ln1193_fu_3431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_3423_p3),10));
    zext_ln1197_fu_3619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_4_reg_2082),64));
    zext_ln1203_fu_3363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_row_idx40_0_0_reg_2023),4));
    zext_ln1207_fu_3387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_3379_p3),11));
    zext_ln1211_fu_3509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element4_1_reg_2059),64));
    zext_ln1222_fu_3819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element4_2_reg_2127),64));
    zext_ln1224_fu_3840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1220_reg_4881),7));
    zext_ln1242_fu_3719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element4_reg_2116),64));
    zext_ln1244_fu_3753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1240_reg_4740),7));
    zext_ln1265_1_fu_3634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1265_fu_3629_p2),64));
    zext_ln1265_2_fu_3519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element4_1_reg_2059),11));
    zext_ln1265_3_fu_3528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1265_1_fu_3523_p2),64));
    zext_ln1265_fu_3625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_4_reg_2082),10));
    zext_ln203_11_fu_3587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1193_1_fu_3581_p2),10));
    zext_ln203_12_fu_3596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_6_fu_3591_p2),64));
    zext_ln203_13_fu_3563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_col_0_0_reg_2070),11));
    zext_ln203_14_fu_3572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_7_fu_3567_p2),64));
    zext_ln203_15_fu_3477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1207_1_fu_3471_p2),11));
    zext_ln203_16_fu_3486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_8_fu_3481_p2),64));
    zext_ln203_17_fu_3457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(output_col41_0_0_reg_2047),11));
    zext_ln203_18_fu_3466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_9_fu_3461_p2),64));
    zext_ln203_1_fu_3195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_3187_p3),14));
    zext_ln203_2_fu_3245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_3237_p3),10));
    zext_ln203_3_fu_3257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_3249_p3),10));
    zext_ln203_4_fu_3275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_3267_p3),10));
    zext_ln203_5_fu_3336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_3_reg_2012),16));
    zext_ln203_6_fu_3340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_3_reg_2012),10));
    zext_ln203_7_fu_3359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_4_reg_4552),64));
    zext_ln203_8_fu_3354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_5_fu_3349_p2),64));
    zext_ln203_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_3175_p3),14));
    zext_ln321_10_fu_2702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_7_fu_2696_p2),64));
    zext_ln321_11_fu_2725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_s_reg_1923),16));
    zext_ln321_12_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_8_fu_2729_p2),64));
    zext_ln321_13_fu_2750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_9_reg_4183),64));
    zext_ln321_15_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_reg_1934),16));
    zext_ln321_16_fu_2775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_10_fu_2770_p2),64));
    zext_ln321_17_fu_2800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_2792_p3),13));
    zext_ln321_18_fu_2812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_2804_p3),13));
    zext_ln321_19_fu_2822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_11_fu_2816_p2),15));
    zext_ln321_1_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_2348_p3),14));
    zext_ln321_20_fu_2832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_12_fu_2826_p2),64));
    zext_ln321_21_fu_2849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_13_fu_2843_p2),64));
    zext_ln321_22_fu_2866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_14_fu_2860_p2),64));
    zext_ln321_23_fu_2883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_15_fu_2877_p2),64));
    zext_ln321_24_fu_3849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1224_1_fu_3843_p2),13));
    zext_ln321_25_fu_3858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_16_fu_3853_p2),64));
    zext_ln321_26_fu_3762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1244_fu_3756_p2),10));
    zext_ln321_27_fu_3776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln321_5_fu_3772_p1),64));
    zext_ln321_28_fu_2900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_reg_1945),15));
    zext_ln321_29_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_18_fu_2904_p2),64));
    zext_ln321_2_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_2478_p3),10));
    zext_ln321_30_fu_2926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1900),15));
    zext_ln321_31_fu_2938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_2930_p3),13));
    zext_ln321_32_fu_2950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_2942_p3),13));
    zext_ln321_33_fu_3003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_1_reg_1956),16));
    zext_ln321_34_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_1_reg_1956),13));
    zext_ln321_35_fu_3016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_22_fu_3011_p2),64));
    zext_ln321_36_fu_3082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_23_reg_4402),64));
    zext_ln321_37_fu_3040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_3032_p3),13));
    zext_ln321_38_fu_3052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_3044_p3),13));
    zext_ln321_39_fu_3062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_24_fu_3056_p2),15));
    zext_ln321_3_fu_2498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_2490_p3),10));
    zext_ln321_40_fu_3066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_24_fu_3056_p2),14));
    zext_ln321_41_fu_3104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_2_reg_1967),15));
    zext_ln321_42_fu_3108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element3_2_reg_1967),14));
    zext_ln321_43_fu_3117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_27_fu_3112_p2),64));
    zext_ln321_44_fu_3133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_28_reg_4460),64));
    zext_ln321_4_fu_2555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2547_p3),10));
    zext_ln321_5_fu_2567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2559_p3),10));
    zext_ln321_6_fu_2616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1900),15));
    zext_ln321_7_fu_2651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_5_fu_2645_p2),64));
    zext_ln321_8_fu_2668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_fu_2662_p2),64));
    zext_ln321_9_fu_2685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_6_fu_2679_p2),64));
    zext_ln321_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_2336_p3),14));
end behav;
