{
    "PDK": "gf180mcuD",
    "DESIGN_NAME": "user_project_wrapper",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_project_wrapper.v"
    ],
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": [
        "top_design_mux.wb_clk_i",
        "top_raybox_zero_fsm.i_clk",
        "top_raybox_zero_fsm2.i_clk",
        "wrapped_wb_hyperram.wb_clk_i",
        "urish_simon_says.wb_clk_i",
        "user_proj_cpu.wb_clk_i",
        "top_solo_squash.clk",
        "top_vga_spi_rom.clk"
    ],
    "CLOCK_PERIOD": 40,
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/top_raybox_zero_fsm.v",
        "dir::../../verilog/gl/top_design_mux.v",
        "dir::../../verilog/gl/wrapped_wb_hyperram.v",
        "dir::../../verilog/gl/urish_simon_says.v",
        "dir::../../verilog/gl/user_proj_cpu.v",
        "dir::../../verilog/gl/top_solo_squash.v",
        "dir::../../verilog/gl/top_vga_spi_rom.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/top_raybox_zero_fsm.lef",
        "dir::../../lef/top_design_mux.lef",
        "dir::../../lef/wrapped_wb_hyperram.lef",
        "dir::../../lef/urish_simon_says.lef",
        "dir::../../lef/user_proj_cpu.lef",
        "dir::../../lef/top_solo_squash.lef",
        "dir::../../lef/top_vga_spi_rom.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/top_raybox_zero_fsm.gds",
        "dir::../../gds/top_design_mux.gds",
        "dir::../../gds/wrapped_wb_hyperram.gds",
        "dir::../../gds/urish_simon_says.gds",
        "dir::../../gds/user_proj_cpu.gds",
        "dir::../../gds/top_solo_squash.gds",
        "dir::../../gds/top_vga_spi_rom.gds"
    ],
    "EXTRA_LIBS": [
        "dir::../../lib/top_raybox_zero_fsm.lib",
        "dir::../../lib/top_design_mux.lib",
        "dir::../../lib/wrapped_wb_hyperram.lib",
        "dir::../../lib/urish_simon_says.lib",
        "dir::../../lib/user_proj_cpu.lib",
        "dir::../../lib/top_solo_squash.lib",
        "dir::../../lib/top_vga_spi_rom.lib"
    ],
    "EXTRA_SPEFS": [
        "top_raybox_zero_fsm",
        "dir::../../spef/multicorner/top_raybox_zero_fsm.min.spef",
        "dir::../../spef/multicorner/top_raybox_zero_fsm.nom.spef",
        "dir::../../spef/multicorner/top_raybox_zero_fsm.max.spef",

        "top_design_mux",
        "dir::../../spef/multicorner/top_design_mux.min.spef",
        "dir::../../spef/multicorner/top_design_mux.nom.spef",
        "dir::../../spef/multicorner/top_design_mux.max.spef",

        "user_proj_cpu",
        "dir::../../spef/multicorner/user_proj_cpu.min.spef",
        "dir::../../spef/multicorner/user_proj_cpu.nom.spef",
        "dir::../../spef/multicorner/user_proj_cpu.max.spef",

        "urish_simon_says",
        "dir::../../spef/multicorner/urish_simon_says.min.spef",
        "dir::../../spef/multicorner/urish_simon_says.nom.spef",
        "dir::../../spef/multicorner/urish_simon_says.max.spef",

        "wrapped_wb_hyperram",
        "dir::../../spef/multicorner/wrapped_wb_hyperram.min.spef",
        "dir::../../spef/multicorner/wrapped_wb_hyperram.nom.spef",
        "dir::../../spef/multicorner/wrapped_wb_hyperram.max.spef",

        "top_solo_squash",
        "dir::../../spef/multicorner/top_solo_squash.min.spef",
        "dir::../../spef/multicorner/top_solo_squash.nom.spef",
        "dir::../../spef/multicorner/top_solo_squash.max.spef",
        
        "top_vga_spi_rom",
        "dir::../../spef/multicorner/top_vga_spi_rom.min.spef",
        "dir::../../spef/multicorner/top_vga_spi_rom.nom.spef",
        "dir::../../spef/multicorner/top_vga_spi_rom.max.spef"
    ],
    "FP_PDN_MACRO_HOOKS": [
        "top_raybox_zero_fsm  vdd vss vdd vss",
        "top_raybox_zero_fsm2 vdd vss vdd vss",
        "top_design_mux       vdd vss vdd vss",
        "wrapped_wb_hyperram  vdd vss vdd vss",
        "urish_simon_says     vdd vss vdd vss",
        "user_proj_cpu        vdd vss vdd vss",
        "top_solo_squash      vdd vss vdd vss",
        "top_vga_spi_rom      vdd vss vdd vss"
    ],
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 1,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "DIODE_INSERTION_STRATEGY": 0,
    "DIODE_ON_PORTS": "None",
    "RUN_HEURISTIC_DIODE_INSERTION": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0,
    "RUN_CTS": 0,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2980.2 2980.2",
    "CORE_AREA": "12 12 2968.2 2968.2",
    "RUN_CVC": 0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 14,
    "FP_PDN_CORE_RING_HOFFSET": 16,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_HPITCH_MULT": 1,
    "FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
    "FP_PDN_HSPACING": 26.9,
    "VDD_NETS": ["vdd"],
    "GND_NETS": ["vss"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "RUN_LINTER": 1,
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
