#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c630120 .scope module, "tb_l1_cache" "tb_l1_cache" 2 5;
 .timescale -9 -12;
P_0x14c62fe00 .param/l "ADDR_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0x14c62fe40 .param/l "BLOCK_SIZE" 0 2 11, +C4<00000000000000000000000000010000>;
P_0x14c62fe80 .param/l "CACHE_SIZE" 0 2 10, +C4<00000000000000000000010000000000>;
P_0x14c62fec0 .param/l "DATA_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x14c62ff00 .param/l "NUM_WAYS" 0 2 12, +C4<00000000000000000000000000000100>;
v0x14c64b970_0 .var "addr0", 31 0;
v0x14c64ba30_0 .var "addr1", 31 0;
v0x14c64bad0_0 .var "clk", 0 0;
v0x14c64bb60_0 .var "cpu_addr", 31 0;
v0x14c64bbf0_0 .var "cpu_data_in", 31 0;
v0x14c64bcc0_0 .net "cpu_data_out", 31 0, v0x14c64a800_0;  1 drivers
v0x14c64bd70_0 .net "cpu_hit", 0 0, v0x14c64a8f0_0;  1 drivers
v0x14c64be20_0 .var "cpu_read", 0 0;
v0x14c64bed0_0 .net "cpu_ready", 0 0, v0x14c64aa30_0;  1 drivers
v0x14c64c000_0 .var "cpu_write", 0 0;
v0x14c64c090_0 .var/i "i", 31 0;
v0x14c64c120_0 .net "l2_cache_addr", 31 0, v0x14c64ae80_0;  1 drivers
v0x14c64c1f0_0 .net "l2_cache_data_in", 511 0, v0x14c649370_0;  1 drivers
v0x14c64c2c0_0 .net "l2_cache_data_out", 511 0, v0x14c64afd0_0;  1 drivers
v0x14c64c390_0 .var "l2_cache_hit", 0 0;
v0x14c64c420_0 .net "l2_cache_read", 0 0, v0x14c64b230_0;  1 drivers
v0x14c64c4f0_0 .net "l2_cache_ready", 0 0, v0x14c6495f0_0;  1 drivers
v0x14c64c6c0_0 .net "l2_cache_write", 0 0, v0x14c64b370_0;  1 drivers
v0x14c64c750_0 .var "rst_n", 0 0;
E_0x14c61e7c0 .event posedge, v0x14c64aa30_0;
S_0x14c62fa20 .scope module, "memory_inst" "memory" 2 70, 3 1 0, S_0x14c630120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 512 "data_in";
    .port_info 4 /OUTPUT 512 "data_out";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 1 "ready";
P_0x14c61d2a0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x14c61d2e0 .param/l "BLOCK_BITS" 1 3 19, +C4<00000000000000000000000000000100>;
P_0x14c61d320 .param/l "BLOCK_SIZE" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x14c61d360 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
v0x14c648f90_0 .net *"_ivl_1", 27 0, L_0x14c64ca40;  1 drivers
L_0x150078010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14c649050_0 .net/2u *"_ivl_2", 3 0, L_0x150078010;  1 drivers
v0x14c6490f0_0 .net "addr", 31 0, v0x14c64ae80_0;  alias, 1 drivers
v0x14c649180_0 .net "block_start", 31 0, L_0x14c64cae0;  1 drivers
v0x14c649210_0 .net "clk", 0 0, v0x14c64bad0_0;  1 drivers
v0x14c6492e0_0 .net "data_in", 511 0, v0x14c64afd0_0;  alias, 1 drivers
v0x14c649370_0 .var "data_out", 511 0;
v0x14c649430 .array "memory", -1 0, 31 0;
v0x14c6494d0_0 .net "read", 0 0, v0x14c64b230_0;  alias, 1 drivers
v0x14c6495f0_0 .var "ready", 0 0;
v0x14c649690_0 .net "rst_n", 0 0, v0x14c64c750_0;  1 drivers
v0x14c649730_0 .net "write", 0 0, v0x14c64b370_0;  alias, 1 drivers
E_0x14c61eb70 .event posedge, v0x14c649210_0;
L_0x14c64ca40 .part v0x14c64ae80_0, 4, 28;
L_0x14c64cae0 .concat [ 4 28 0 0], L_0x150078010, L_0x14c64ca40;
S_0x14c61d3a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x14c62fa20;
 .timescale -9 -12;
v0x14c60b450_0 .var/i "i", 31 0;
S_0x14c649850 .scope module, "uut" "L1_cache" 2 46, 4 1 0, S_0x14c630120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_data_in";
    .port_info 4 /OUTPUT 32 "cpu_data_out";
    .port_info 5 /INPUT 1 "cpu_read";
    .port_info 6 /INPUT 1 "cpu_write";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_hit";
    .port_info 9 /OUTPUT 32 "l2_cache_addr";
    .port_info 10 /OUTPUT 512 "l2_cache_data_out";
    .port_info 11 /INPUT 512 "l2_cache_data_in";
    .port_info 12 /OUTPUT 1 "l2_cache_read";
    .port_info 13 /OUTPUT 1 "l2_cache_write";
    .port_info 14 /INPUT 1 "l2_cache_ready";
    .port_info 15 /INPUT 1 "l2_cache_hit";
P_0x14c649a20 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x14c649a60 .param/l "ALLOCATE" 1 4 45, C4<11>;
P_0x14c649aa0 .param/l "BLOCK_SIZE" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x14c649ae0 .param/l "BYTE_OFFSET_WIDTH" 1 4 32, +C4<00000000000000000000000000000100>;
P_0x14c649b20 .param/l "CACHE_SIZE" 0 4 4, +C4<00000000000000000000010000000000>;
P_0x14c649b60 .param/l "COMPARE_TAG" 1 4 43, C4<01>;
P_0x14c649ba0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x14c649be0 .param/l "IDLE" 1 4 42, C4<00>;
P_0x14c649c20 .param/l "INDEX_WIDTH" 1 4 31, +C4<00000000000000000000000000000100>;
P_0x14c649c60 .param/l "NUM_BLOCKS" 1 4 29, +C4<00000000000000000000000001000000>;
P_0x14c649ca0 .param/l "NUM_SETS" 1 4 30, +C4<00000000000000000000000000010000>;
P_0x14c649ce0 .param/l "NUM_WAYS" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x14c649d20 .param/l "TAG_WIDTH" 1 4 33, +C4<0000000000000000000000000000011000>;
P_0x14c649d60 .param/l "WRITE_BACK" 1 4 44, C4<10>;
v0x14c64a530_0 .net "byte_offset", 3 0, L_0x14c64c880;  1 drivers
v0x14c64a5f0_0 .net "clk", 0 0, v0x14c64bad0_0;  alias, 1 drivers
v0x14c64a6b0_0 .net "cpu_addr", 31 0, v0x14c64bb60_0;  1 drivers
v0x14c64a760_0 .net "cpu_data_in", 31 0, v0x14c64bbf0_0;  1 drivers
v0x14c64a800_0 .var "cpu_data_out", 31 0;
v0x14c64a8f0_0 .var "cpu_hit", 0 0;
v0x14c64a990_0 .net "cpu_read", 0 0, v0x14c64be20_0;  1 drivers
v0x14c64aa30_0 .var "cpu_ready", 0 0;
v0x14c64aad0_0 .net "cpu_write", 0 0, v0x14c64c000_0;  1 drivers
v0x14c64abe0 .array "data", 63 0, 511 0;
v0x14c64ac90_0 .var "hit", 0 0;
v0x14c64ad20_0 .var/i "i", 31 0;
v0x14c64add0_0 .net "index", 3 0, L_0x14c64c7e0;  1 drivers
v0x14c64ae80_0 .var "l2_cache_addr", 31 0;
v0x14c64af40_0 .net "l2_cache_data_in", 511 0, v0x14c649370_0;  alias, 1 drivers
v0x14c64afd0_0 .var "l2_cache_data_out", 511 0;
v0x14c64b0a0_0 .net "l2_cache_hit", 0 0, v0x14c64c390_0;  1 drivers
v0x14c64b230_0 .var "l2_cache_read", 0 0;
v0x14c64b2e0_0 .net "l2_cache_ready", 0 0, v0x14c6495f0_0;  alias, 1 drivers
v0x14c64b370_0 .var "l2_cache_write", 0 0;
v0x14c64b400_0 .var "next_state", 1 0;
v0x14c64b490_0 .net "rst_n", 0 0, v0x14c64c750_0;  alias, 1 drivers
v0x14c64b520_0 .var "state", 1 0;
v0x14c64b5b0_0 .net "tag", 23 0, L_0x14c64c920;  1 drivers
v0x14c64b640 .array "tags", 63 0, 23 0;
v0x14c64b6d0_0 .var "updated", 0 0;
v0x14c64b760 .array "valid", 63 0, 0 0;
E_0x14c64a100/0 .event negedge, v0x14c649690_0;
E_0x14c64a100/1 .event posedge, v0x14c649210_0;
E_0x14c64a100 .event/or E_0x14c64a100/0, E_0x14c64a100/1;
E_0x14c64a4c0/0 .event anyedge, v0x14c64b520_0, v0x14c64a990_0, v0x14c64aad0_0, v0x14c64ac90_0;
E_0x14c64a4c0/1 .event anyedge, v0x14c64b0a0_0, v0x14c6495f0_0;
E_0x14c64a4c0 .event/or E_0x14c64a4c0/0, E_0x14c64a4c0/1;
L_0x14c64c7e0 .part v0x14c64bb60_0, 4, 4;
L_0x14c64c880 .part v0x14c64bb60_0, 0, 4;
L_0x14c64c920 .part v0x14c64bb60_0, 8, 24;
    .scope S_0x14c649850;
T_0 ;
    %wait E_0x14c64a100;
    %load/vec4 v0x14c64b490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c64b520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14c64b400_0;
    %assign/vec4 v0x14c64b520_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14c649850;
T_1 ;
    %wait E_0x14c64a4c0;
    %load/vec4 v0x14c64b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x14c64a990_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.7, 8;
    %load/vec4 v0x14c64aad0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.7;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x14c64ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x14c64b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
T_1.11 ;
T_1.9 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x14c64b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14c64b400_0, 0, 2;
T_1.13 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14c649850;
T_2 ;
    %wait E_0x14c64a100;
    %load/vec4 v0x14c64b490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64b370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14c64ae80_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x14c64afd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14c64b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64b370_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64ac90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c64ad20_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x14c64ad20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14c64b760, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14c64b640, 4;
    %load/vec4 v0x14c64b5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c64ac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c64a8f0_0, 0;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14c64abe0, 4;
    %load/vec4 v0x14c64a530_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %part/u 32;
    %assign/vec4 v0x14c64a800_0, 0;
T_2.8 ;
    %load/vec4 v0x14c64ad20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c64ad20_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v0x14c64ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c64aa30_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x14c64a6b0_0;
    %assign/vec4 v0x14c64ae80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c64b230_0, 0;
T_2.12 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64b6d0_0, 0, 1;
    %load/vec4 v0x14c64b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c64ad20_0, 0, 32;
T_2.15 ;
    %load/vec4 v0x14c64ad20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.16, 5;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14c64b760, 4;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x14c64b6d0_0;
    %nor/r;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x14c64b5b0_0;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c64b640, 0, 4;
    %load/vec4 v0x14c64af40_0;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c64abe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x14c64ad20_0;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c64b760, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c64b6d0_0, 0, 1;
T_2.17 ;
    %load/vec4 v0x14c64ad20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c64ad20_0, 0, 32;
    %jmp T_2.15;
T_2.16 ;
    %load/vec4 v0x14c64b6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x14c64b5b0_0;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c64b640, 0, 4;
    %load/vec4 v0x14c64af40_0;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c64abe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14c64add0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14c64b760, 0, 4;
T_2.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c64aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c64a8f0_0, 0;
T_2.13 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14c62fa20;
T_3 ;
    %wait E_0x14c61eb70;
    %load/vec4 v0x14c649690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c6495f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14c6494d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %fork t_1, S_0x14c61d3a0;
    %jmp t_0;
    .scope S_0x14c61d3a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c60b450_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x14c60b450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x14c649180_0;
    %load/vec4 v0x14c60b450_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x14c649430, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x14c60b450_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x14c649370_0, 4, 5;
    %load/vec4 v0x14c60b450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c60b450_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0x14c62fa20;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c6495f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c6495f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14c630120;
T_4 ;
    %vpi_call 2 83 "$readmemh", "memory_init.mem", v0x14c649430, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14c630120;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64bad0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x14c64bad0_0;
    %inv;
    %store/vec4 v0x14c64bad0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x14c630120;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64c390_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c64c750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14c64c090_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x14c64c090_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x14c64c090_0;
    %load/vec4 v0x14c64c090_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x14c649430, 4, 0;
    %load/vec4 v0x14c64c090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14c64c090_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x14c630120;
T_7 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x14c64b970_0, 0, 32;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0x14c64ba30_0, 0, 32;
    %wait E_0x14c61eb70;
    %load/vec4 v0x14c64b970_0;
    %store/vec4 v0x14c64bb60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %wait E_0x14c61eb70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %wait E_0x14c61e7c0;
    %vpi_call 2 124 "$display", "Time %0t: First read complete. addr=%h, cpu_hit=%b", $time, v0x14c64b970_0, v0x14c64bd70_0 {0 0 0};
    %wait E_0x14c61eb70;
    %load/vec4 v0x14c64b970_0;
    %store/vec4 v0x14c64bb60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %wait E_0x14c61eb70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %wait E_0x14c61e7c0;
    %vpi_call 2 133 "$display", "Time %0t: Second read (same addr). cpu_hit=%b", $time, v0x14c64bd70_0 {0 0 0};
    %wait E_0x14c61eb70;
    %load/vec4 v0x14c64ba30_0;
    %store/vec4 v0x14c64bb60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %wait E_0x14c61eb70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c64be20_0, 0, 1;
    %wait E_0x14c61e7c0;
    %vpi_call 2 142 "$display", "Time %0t: Third read (within block). cpu_hit=%b", $time, v0x14c64bd70_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 145 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_l1_cache.v";
    "./memory.v";
    "./l1_cache.v";
