#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e326e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e32360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1e5a260 .functor NOT 1, L_0x1e85240, C4<0>, C4<0>, C4<0>;
L_0x1e85020 .functor XOR 2, L_0x1e84ee0, L_0x1e84f80, C4<00>, C4<00>;
L_0x1e85130 .functor XOR 2, L_0x1e85020, L_0x1e85090, C4<00>, C4<00>;
v0x1e81ab0_0 .net "Y1_dut", 0 0, L_0x1e83e00;  1 drivers
v0x1e81b70_0 .net "Y1_ref", 0 0, L_0x1e36a50;  1 drivers
v0x1e81c10_0 .net "Y3_dut", 0 0, L_0x1e84c40;  1 drivers
v0x1e81ce0_0 .net "Y3_ref", 0 0, L_0x1e83140;  1 drivers
v0x1e81db0_0 .net *"_ivl_10", 1 0, L_0x1e85090;  1 drivers
v0x1e81ea0_0 .net *"_ivl_12", 1 0, L_0x1e85130;  1 drivers
v0x1e81f40_0 .net *"_ivl_2", 1 0, L_0x1e84e40;  1 drivers
v0x1e82000_0 .net *"_ivl_4", 1 0, L_0x1e84ee0;  1 drivers
v0x1e820e0_0 .net *"_ivl_6", 1 0, L_0x1e84f80;  1 drivers
v0x1e821c0_0 .net *"_ivl_8", 1 0, L_0x1e85020;  1 drivers
v0x1e822a0_0 .var "clk", 0 0;
v0x1e82340_0 .var/2u "stats1", 223 0;
v0x1e82400_0 .var/2u "strobe", 0 0;
v0x1e824c0_0 .net "tb_match", 0 0, L_0x1e85240;  1 drivers
v0x1e82590_0 .net "tb_mismatch", 0 0, L_0x1e5a260;  1 drivers
v0x1e82630_0 .net "w", 0 0, v0x1e7fab0_0;  1 drivers
v0x1e826d0_0 .net "y", 5 0, v0x1e7fb50_0;  1 drivers
L_0x1e84e40 .concat [ 1 1 0 0], L_0x1e83140, L_0x1e36a50;
L_0x1e84ee0 .concat [ 1 1 0 0], L_0x1e83140, L_0x1e36a50;
L_0x1e84f80 .concat [ 1 1 0 0], L_0x1e84c40, L_0x1e83e00;
L_0x1e85090 .concat [ 1 1 0 0], L_0x1e83140, L_0x1e36a50;
L_0x1e85240 .cmp/eeq 2, L_0x1e84e40, L_0x1e85130;
S_0x1e4b130 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1e32360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1e36a50 .functor AND 1, L_0x1e828f0, v0x1e7fab0_0, C4<1>, C4<1>;
L_0x1e4be00 .functor OR 1, L_0x1e82ab0, L_0x1e82b50, C4<0>, C4<0>;
L_0x1e5a2d0 .functor OR 1, L_0x1e4be00, L_0x1e82c70, C4<0>, C4<0>;
L_0x1e82f90 .functor OR 1, L_0x1e5a2d0, L_0x1e82de0, C4<0>, C4<0>;
L_0x1e830d0 .functor NOT 1, v0x1e7fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1e83140 .functor AND 1, L_0x1e82f90, L_0x1e830d0, C4<1>, C4<1>;
v0x1e5a3d0_0 .net "Y1", 0 0, L_0x1e36a50;  alias, 1 drivers
v0x1e5a470_0 .net "Y3", 0 0, L_0x1e83140;  alias, 1 drivers
v0x1e36b60_0 .net *"_ivl_1", 0 0, L_0x1e828f0;  1 drivers
v0x1e36c30_0 .net *"_ivl_11", 0 0, L_0x1e82c70;  1 drivers
v0x1e7eac0_0 .net *"_ivl_12", 0 0, L_0x1e5a2d0;  1 drivers
v0x1e7ebf0_0 .net *"_ivl_15", 0 0, L_0x1e82de0;  1 drivers
v0x1e7ecd0_0 .net *"_ivl_16", 0 0, L_0x1e82f90;  1 drivers
v0x1e7edb0_0 .net *"_ivl_18", 0 0, L_0x1e830d0;  1 drivers
v0x1e7ee90_0 .net *"_ivl_5", 0 0, L_0x1e82ab0;  1 drivers
v0x1e7f000_0 .net *"_ivl_7", 0 0, L_0x1e82b50;  1 drivers
v0x1e7f0e0_0 .net *"_ivl_8", 0 0, L_0x1e4be00;  1 drivers
v0x1e7f1c0_0 .net "w", 0 0, v0x1e7fab0_0;  alias, 1 drivers
v0x1e7f280_0 .net "y", 5 0, v0x1e7fb50_0;  alias, 1 drivers
L_0x1e828f0 .part v0x1e7fb50_0, 0, 1;
L_0x1e82ab0 .part v0x1e7fb50_0, 1, 1;
L_0x1e82b50 .part v0x1e7fb50_0, 2, 1;
L_0x1e82c70 .part v0x1e7fb50_0, 4, 1;
L_0x1e82de0 .part v0x1e7fb50_0, 5, 1;
S_0x1e7f3e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1e32360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1e7f640_0 .net "clk", 0 0, v0x1e822a0_0;  1 drivers
v0x1e7f720_0 .var/2s "errored1", 31 0;
v0x1e7f800_0 .var/2s "onehot_error", 31 0;
v0x1e7f8c0_0 .net "tb_match", 0 0, L_0x1e85240;  alias, 1 drivers
v0x1e7f980_0 .var/2s "temp", 31 0;
v0x1e7fab0_0 .var "w", 0 0;
v0x1e7fb50_0 .var "y", 5 0;
E_0x1e45680/0 .event negedge, v0x1e7f640_0;
E_0x1e45680/1 .event posedge, v0x1e7f640_0;
E_0x1e45680 .event/or E_0x1e45680/0, E_0x1e45680/1;
S_0x1e7fc50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1e32360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1e83380 .functor NOT 1, v0x1e7fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1e833f0 .functor AND 1, L_0x1e832e0, L_0x1e83380, C4<1>, C4<1>;
L_0x1e835a0 .functor AND 1, L_0x1e83500, v0x1e7fab0_0, C4<1>, C4<1>;
L_0x1e83660 .functor OR 1, L_0x1e833f0, L_0x1e835a0, C4<0>, C4<0>;
L_0x1e83840 .functor NOT 1, v0x1e7fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1e839c0 .functor AND 1, L_0x1e837a0, L_0x1e83840, C4<1>, C4<1>;
L_0x1e83b10 .functor OR 1, L_0x1e83660, L_0x1e839c0, C4<0>, C4<0>;
L_0x1e83cf0 .functor AND 1, L_0x1e83c20, v0x1e7fab0_0, C4<1>, C4<1>;
L_0x1e83e00 .functor OR 1, L_0x1e83b10, L_0x1e83cf0, C4<0>, C4<0>;
L_0x1e84000 .functor NOT 1, v0x1e7fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1e840d0 .functor AND 1, L_0x1e83f60, L_0x1e84000, C4<1>, C4<1>;
L_0x1e84270 .functor AND 1, L_0x1e84190, v0x1e7fab0_0, C4<1>, C4<1>;
L_0x1e843a0 .functor OR 1, L_0x1e840d0, L_0x1e84270, C4<0>, C4<0>;
L_0x1e84550 .functor NOT 1, v0x1e7fab0_0, C4<0>, C4<0>, C4<0>;
L_0x1e84330 .functor AND 1, L_0x1e844b0, L_0x1e84550, C4<1>, C4<1>;
L_0x1e846e0 .functor OR 1, L_0x1e843a0, L_0x1e84330, C4<0>, C4<0>;
L_0x1e84b80 .functor AND 1, L_0x1e84880, v0x1e7fab0_0, C4<1>, C4<1>;
L_0x1e84c40 .functor OR 1, L_0x1e846e0, L_0x1e84b80, C4<0>, C4<0>;
v0x1e7fef0_0 .net "Y1", 0 0, L_0x1e83e00;  alias, 1 drivers
v0x1e7ffb0_0 .net "Y3", 0 0, L_0x1e84c40;  alias, 1 drivers
v0x1e80070_0 .net *"_ivl_1", 0 0, L_0x1e832e0;  1 drivers
v0x1e80160_0 .net *"_ivl_10", 0 0, L_0x1e83660;  1 drivers
v0x1e80240_0 .net *"_ivl_13", 0 0, L_0x1e837a0;  1 drivers
v0x1e80370_0 .net *"_ivl_14", 0 0, L_0x1e83840;  1 drivers
v0x1e80450_0 .net *"_ivl_16", 0 0, L_0x1e839c0;  1 drivers
v0x1e80530_0 .net *"_ivl_18", 0 0, L_0x1e83b10;  1 drivers
v0x1e80610_0 .net *"_ivl_2", 0 0, L_0x1e83380;  1 drivers
v0x1e80780_0 .net *"_ivl_21", 0 0, L_0x1e83c20;  1 drivers
v0x1e80860_0 .net *"_ivl_22", 0 0, L_0x1e83cf0;  1 drivers
v0x1e80940_0 .net *"_ivl_27", 0 0, L_0x1e83f60;  1 drivers
v0x1e80a20_0 .net *"_ivl_28", 0 0, L_0x1e84000;  1 drivers
v0x1e80b00_0 .net *"_ivl_30", 0 0, L_0x1e840d0;  1 drivers
v0x1e80be0_0 .net *"_ivl_33", 0 0, L_0x1e84190;  1 drivers
v0x1e80cc0_0 .net *"_ivl_34", 0 0, L_0x1e84270;  1 drivers
v0x1e80da0_0 .net *"_ivl_36", 0 0, L_0x1e843a0;  1 drivers
v0x1e80e80_0 .net *"_ivl_39", 0 0, L_0x1e844b0;  1 drivers
v0x1e80f60_0 .net *"_ivl_4", 0 0, L_0x1e833f0;  1 drivers
v0x1e81040_0 .net *"_ivl_40", 0 0, L_0x1e84550;  1 drivers
v0x1e81120_0 .net *"_ivl_42", 0 0, L_0x1e84330;  1 drivers
v0x1e81200_0 .net *"_ivl_44", 0 0, L_0x1e846e0;  1 drivers
v0x1e812e0_0 .net *"_ivl_47", 0 0, L_0x1e84880;  1 drivers
v0x1e813c0_0 .net *"_ivl_48", 0 0, L_0x1e84b80;  1 drivers
v0x1e814a0_0 .net *"_ivl_7", 0 0, L_0x1e83500;  1 drivers
v0x1e81580_0 .net *"_ivl_8", 0 0, L_0x1e835a0;  1 drivers
v0x1e81660_0 .net "w", 0 0, v0x1e7fab0_0;  alias, 1 drivers
v0x1e81700_0 .net "y", 5 0, v0x1e7fb50_0;  alias, 1 drivers
L_0x1e832e0 .part v0x1e7fb50_0, 0, 1;
L_0x1e83500 .part v0x1e7fb50_0, 1, 1;
L_0x1e837a0 .part v0x1e7fb50_0, 3, 1;
L_0x1e83c20 .part v0x1e7fb50_0, 5, 1;
L_0x1e83f60 .part v0x1e7fb50_0, 1, 1;
L_0x1e84190 .part v0x1e7fb50_0, 2, 1;
L_0x1e844b0 .part v0x1e7fb50_0, 3, 1;
L_0x1e84880 .part v0x1e7fb50_0, 4, 1;
S_0x1e81890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1e32360;
 .timescale -12 -12;
E_0x1e451d0 .event anyedge, v0x1e82400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e82400_0;
    %nor/r;
    %assign/vec4 v0x1e82400_0, 0;
    %wait E_0x1e451d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e7f3e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7f720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7f800_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1e7f3e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e45680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1e7fb50_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1e7fab0_0, 0;
    %load/vec4 v0x1e7f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7f800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7f800_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7f720_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e45680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1e7f980_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1e7f980_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1e7f980_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1e7f980_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1e7f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1e7f980_0;
    %pad/s 6;
    %assign/vec4 v0x1e7fb50_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1e7fab0_0, 0;
    %load/vec4 v0x1e7f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7f720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7f720_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1e7f800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1e7f720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1e7f800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1e7f720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1e32360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e822a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e82400_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e32360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e822a0_0;
    %inv;
    %store/vec4 v0x1e822a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e32360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e7f640_0, v0x1e82590_0, v0x1e826d0_0, v0x1e82630_0, v0x1e81b70_0, v0x1e81ab0_0, v0x1e81ce0_0, v0x1e81c10_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e32360;
T_6 ;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1e32360;
T_7 ;
    %wait E_0x1e45680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e82340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
    %load/vec4 v0x1e824c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e82340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1e81b70_0;
    %load/vec4 v0x1e81b70_0;
    %load/vec4 v0x1e81ab0_0;
    %xor;
    %load/vec4 v0x1e81b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1e81ce0_0;
    %load/vec4 v0x1e81ce0_0;
    %load/vec4 v0x1e81c10_0;
    %xor;
    %load/vec4 v0x1e81ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1e82340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e82340_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/2012_q2b/iter4/response0/top_module.sv";
