
          Lattice Mapping Report File for Design Module 'top_antigo'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial
     ProjetoLaser_impl1.ngd -o ProjetoLaser_impl1_map.ncd -pr
     ProjetoLaser_impl1.prf -mp ProjetoLaser_impl1.mrp -lpf C:/Users/Guilherme B
     lanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/impl
     1/ProjetoLaser_impl1.lpf -lpf C:/Users/Guilherme Blanco/Desktop/College/Emb
     arcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.lpf -gui -msgset
     C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projet
     os/ProjetoLaser/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-45FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  09/27/25  19:35:37

Design Summary
--------------

   Number of registers:     41 out of 44457 (0%)
      PFU registers:           41 out of 43848 (0%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:        61 out of 21924 (0%)
      SLICEs as Logic/ROM:     61 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         18 out of 21924 (0%)
   Number of LUT4s:        120 out of 43848 (0%)
      Number used as logic LUTs:         84
      Number used as distributed RAM:     0
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 4 out of 203 (2%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0

                                    Page 1




Design:  top_antigo                                    Date:  09/27/25  19:35:37

Design Summary (cont)
---------------------
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net fastclk_c: 24 loads, 24 rising, 0 falling (Driver: PIO fastclk )
   Number of Clock Enables:  4
     Net por_15__N_65: 9 loads, 9 LSLICEs
     Net fastclk_c_enable_5: 2 loads, 2 LSLICEs
     Net fastclk_c_enable_2: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_3: 1 loads, 1 LSLICEs
   Number of LSRs:  2
     Net n2468: 2 loads, 2 LSLICEs
     Net n931: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net por_15__N_65: 14 loads
     Net state_1: 11 loads
     Net state_2: 11 loads
     Net state_0: 10 loads
     Net n931: 9 loads
     Net bitidx_0: 8 loads
     Net cnt_2: 8 loads
     Net cnt_5: 8 loads
     Net cnt_6: 8 loads
     Net bitidx_1: 7 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| scl                 | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sda                 | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rstn                | INPUT     | LVCMOS33  |            |

                                    Page 2




Design:  top_antigo                                    Date:  09/27/25  19:35:37

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| fastclk             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal cnt_348_add_4_1/S0 undriven or does not drive anything - clipped.
Signal cnt_348_add_4_1/CI undriven or does not drive anything - clipped.
Signal por_346_add_4_17/S1 undriven or does not drive anything - clipped.
Signal por_346_add_4_17/CO undriven or does not drive anything - clipped.
Signal cnt_348_add_4_17/S1 undriven or does not drive anything - clipped.
Signal cnt_348_add_4_17/CO undriven or does not drive anything - clipped.
Signal sda_iob/O undriven or does not drive anything - clipped.
Signal scl_iob/O undriven or does not drive anything - clipped.
Signal por_346_add_4_1/S0 undriven or does not drive anything - clipped.
Signal por_346_add_4_1/CI undriven or does not drive anything - clipped.
Block i2 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 156 MB
        



























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
