{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760965188108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760965188110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 09:59:48 2025 " "Processing started: Mon Oct 20 09:59:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760965188110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965188110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965188110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760965188210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760965188210 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \";\" REG16.vhd(18) " "VHDL syntax error at REG16.vhd(18) near text \"ELSIF\";  expecting \";\"" {  } { { "REG16.vhd" "" { Text "/home/jansen/Documentos/Arquitetura/Projeto3/REG16.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190825 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" REG16.vhd(22) " "VHDL syntax error at REG16.vhd(22) near text \"IF\";  expecting \"process\"" {  } { { "REG16.vhd" "" { Text "/home/jansen/Documentos/Arquitetura/Projeto3/REG16.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG16.vhd 0 0 " "Found 0 design units, including 0 entities, in source file REG16.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190825 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end generate;\";  expecting \";\" banco_registradores.vhd(45) " "VHDL syntax error at banco_registradores.vhd(45) near text \"end generate;\";  expecting \";\"" {  } { { "banco_registradores.vhd" "" { Text "/home/jansen/Documentos/Arquitetura/Projeto3/banco_registradores.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190825 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " banco_registradores.vhd(45) " "VHDL syntax error at banco_registradores.vhd(45) near text " {  } { { "banco_registradores.vhd" "" { Text "/home/jansen/Documentos/Arquitetura/Projeto3/banco_registradores.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 0 0 " "Found 0 design units, including 0 entities, in source file banco_registradores.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190826 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \":\", or \",\" regbank_pkg.vhd(10) " "VHDL syntax error at regbank_pkg.vhd(10) near text \":=\";  expecting \":\", or \",\"" {  } { { "regbank_pkg.vhd" "" { Text "/home/jansen/Documentos/Arquitetura/Projeto3/regbank_pkg.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file regbank_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760965190887 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 20 09:59:50 2025 " "Processing ended: Mon Oct 20 09:59:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760965190887 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760965190887 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760965190887 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760965190887 ""}
