begin_unit
begin_comment
comment|/*  *    Stack-less Just-In-Time compiler  *  *    Copyright 2013-2013 Tilera Corporation(jiwang@tilera.com). All rights reserved.  *    Copyright 2009-2012 Zoltan Herczeg (hzmester@freemail.hu). All rights reserved.  *  * Redistribution and use in source and binary forms, with or without modification, are  * permitted provided that the following conditions are met:  *  *   1. Redistributions of source code must retain the above copyright notice, this list of  *      conditions and the following disclaimer.  *  *   2. Redistributions in binary form must reproduce the above copyright notice, this list  *      of conditions and the following disclaimer in the documentation and/or other materials  *      provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER(S) AND CONTRIBUTORS ``AS IS'' AND ANY  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT  * SHALL THE COPYRIGHT HOLDER(S) OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED  * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR  * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment
begin_comment
comment|/* This code is owned by Tilera Corporation, and distributed as part    of multiple projects. In sljit, the code is under BSD licence.  */
end_comment
begin_include
include|#
directive|include
file|<stdio.h>
end_include
begin_include
include|#
directive|include
file|<stdlib.h>
end_include
begin_include
include|#
directive|include
file|<string.h>
end_include
begin_define
DECL|macro|BFD_RELOC
define|#
directive|define
name|BFD_RELOC
parameter_list|(
name|x
parameter_list|)
value|R_##x
end_define
begin_comment
comment|/* Special registers. */
end_comment
begin_define
DECL|macro|TREG_LR
define|#
directive|define
name|TREG_LR
value|55
end_define
begin_define
DECL|macro|TREG_SN
define|#
directive|define
name|TREG_SN
value|56
end_define
begin_define
DECL|macro|TREG_ZERO
define|#
directive|define
name|TREG_ZERO
value|63
end_define
begin_comment
comment|/* Canonical name of each register. */
end_comment
begin_decl_stmt
DECL|variable|tilegx_register_names
specifier|const
name|char
modifier|*
specifier|const
name|tilegx_register_names
index|[]
init|=
block|{
literal|"r0"
block|,
literal|"r1"
block|,
literal|"r2"
block|,
literal|"r3"
block|,
literal|"r4"
block|,
literal|"r5"
block|,
literal|"r6"
block|,
literal|"r7"
block|,
literal|"r8"
block|,
literal|"r9"
block|,
literal|"r10"
block|,
literal|"r11"
block|,
literal|"r12"
block|,
literal|"r13"
block|,
literal|"r14"
block|,
literal|"r15"
block|,
literal|"r16"
block|,
literal|"r17"
block|,
literal|"r18"
block|,
literal|"r19"
block|,
literal|"r20"
block|,
literal|"r21"
block|,
literal|"r22"
block|,
literal|"r23"
block|,
literal|"r24"
block|,
literal|"r25"
block|,
literal|"r26"
block|,
literal|"r27"
block|,
literal|"r28"
block|,
literal|"r29"
block|,
literal|"r30"
block|,
literal|"r31"
block|,
literal|"r32"
block|,
literal|"r33"
block|,
literal|"r34"
block|,
literal|"r35"
block|,
literal|"r36"
block|,
literal|"r37"
block|,
literal|"r38"
block|,
literal|"r39"
block|,
literal|"r40"
block|,
literal|"r41"
block|,
literal|"r42"
block|,
literal|"r43"
block|,
literal|"r44"
block|,
literal|"r45"
block|,
literal|"r46"
block|,
literal|"r47"
block|,
literal|"r48"
block|,
literal|"r49"
block|,
literal|"r50"
block|,
literal|"r51"
block|,
literal|"r52"
block|,
literal|"tp"
block|,
literal|"sp"
block|,
literal|"lr"
block|,
literal|"sn"
block|,
literal|"idn0"
block|,
literal|"idn1"
block|,
literal|"udn0"
block|,
literal|"udn1"
block|,
literal|"udn2"
block|,
literal|"udn3"
block|,
literal|"zero"
block|}
decl_stmt|;
end_decl_stmt
begin_enum
enum|enum
block|{
DECL|enumerator|R_NONE
name|R_NONE
init|=
literal|0
block|,
DECL|enumerator|R_TILEGX_NONE
name|R_TILEGX_NONE
init|=
literal|0
block|,
DECL|enumerator|R_TILEGX_64
name|R_TILEGX_64
init|=
literal|1
block|,
DECL|enumerator|R_TILEGX_32
name|R_TILEGX_32
init|=
literal|2
block|,
DECL|enumerator|R_TILEGX_16
name|R_TILEGX_16
init|=
literal|3
block|,
DECL|enumerator|R_TILEGX_8
name|R_TILEGX_8
init|=
literal|4
block|,
DECL|enumerator|R_TILEGX_64_PCREL
name|R_TILEGX_64_PCREL
init|=
literal|5
block|,
DECL|enumerator|R_TILEGX_32_PCREL
name|R_TILEGX_32_PCREL
init|=
literal|6
block|,
DECL|enumerator|R_TILEGX_16_PCREL
name|R_TILEGX_16_PCREL
init|=
literal|7
block|,
DECL|enumerator|R_TILEGX_8_PCREL
name|R_TILEGX_8_PCREL
init|=
literal|8
block|,
DECL|enumerator|R_TILEGX_HW0
name|R_TILEGX_HW0
init|=
literal|9
block|,
DECL|enumerator|R_TILEGX_HW1
name|R_TILEGX_HW1
init|=
literal|10
block|,
DECL|enumerator|R_TILEGX_HW2
name|R_TILEGX_HW2
init|=
literal|11
block|,
DECL|enumerator|R_TILEGX_HW3
name|R_TILEGX_HW3
init|=
literal|12
block|,
DECL|enumerator|R_TILEGX_HW0_LAST
name|R_TILEGX_HW0_LAST
init|=
literal|13
block|,
DECL|enumerator|R_TILEGX_HW1_LAST
name|R_TILEGX_HW1_LAST
init|=
literal|14
block|,
DECL|enumerator|R_TILEGX_HW2_LAST
name|R_TILEGX_HW2_LAST
init|=
literal|15
block|,
DECL|enumerator|R_TILEGX_COPY
name|R_TILEGX_COPY
init|=
literal|16
block|,
DECL|enumerator|R_TILEGX_GLOB_DAT
name|R_TILEGX_GLOB_DAT
init|=
literal|17
block|,
DECL|enumerator|R_TILEGX_JMP_SLOT
name|R_TILEGX_JMP_SLOT
init|=
literal|18
block|,
DECL|enumerator|R_TILEGX_RELATIVE
name|R_TILEGX_RELATIVE
init|=
literal|19
block|,
DECL|enumerator|R_TILEGX_BROFF_X1
name|R_TILEGX_BROFF_X1
init|=
literal|20
block|,
DECL|enumerator|R_TILEGX_JUMPOFF_X1
name|R_TILEGX_JUMPOFF_X1
init|=
literal|21
block|,
DECL|enumerator|R_TILEGX_JUMPOFF_X1_PLT
name|R_TILEGX_JUMPOFF_X1_PLT
init|=
literal|22
block|,
DECL|enumerator|R_TILEGX_IMM8_X0
name|R_TILEGX_IMM8_X0
init|=
literal|23
block|,
DECL|enumerator|R_TILEGX_IMM8_Y0
name|R_TILEGX_IMM8_Y0
init|=
literal|24
block|,
DECL|enumerator|R_TILEGX_IMM8_X1
name|R_TILEGX_IMM8_X1
init|=
literal|25
block|,
DECL|enumerator|R_TILEGX_IMM8_Y1
name|R_TILEGX_IMM8_Y1
init|=
literal|26
block|,
DECL|enumerator|R_TILEGX_DEST_IMM8_X1
name|R_TILEGX_DEST_IMM8_X1
init|=
literal|27
block|,
DECL|enumerator|R_TILEGX_MT_IMM14_X1
name|R_TILEGX_MT_IMM14_X1
init|=
literal|28
block|,
DECL|enumerator|R_TILEGX_MF_IMM14_X1
name|R_TILEGX_MF_IMM14_X1
init|=
literal|29
block|,
DECL|enumerator|R_TILEGX_MMSTART_X0
name|R_TILEGX_MMSTART_X0
init|=
literal|30
block|,
DECL|enumerator|R_TILEGX_MMEND_X0
name|R_TILEGX_MMEND_X0
init|=
literal|31
block|,
DECL|enumerator|R_TILEGX_SHAMT_X0
name|R_TILEGX_SHAMT_X0
init|=
literal|32
block|,
DECL|enumerator|R_TILEGX_SHAMT_X1
name|R_TILEGX_SHAMT_X1
init|=
literal|33
block|,
DECL|enumerator|R_TILEGX_SHAMT_Y0
name|R_TILEGX_SHAMT_Y0
init|=
literal|34
block|,
DECL|enumerator|R_TILEGX_SHAMT_Y1
name|R_TILEGX_SHAMT_Y1
init|=
literal|35
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0
name|R_TILEGX_IMM16_X0_HW0
init|=
literal|36
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0
name|R_TILEGX_IMM16_X1_HW0
init|=
literal|37
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1
name|R_TILEGX_IMM16_X0_HW1
init|=
literal|38
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1
name|R_TILEGX_IMM16_X1_HW1
init|=
literal|39
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW2
name|R_TILEGX_IMM16_X0_HW2
init|=
literal|40
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW2
name|R_TILEGX_IMM16_X1_HW2
init|=
literal|41
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW3
name|R_TILEGX_IMM16_X0_HW3
init|=
literal|42
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW3
name|R_TILEGX_IMM16_X1_HW3
init|=
literal|43
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST
name|R_TILEGX_IMM16_X0_HW0_LAST
init|=
literal|44
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST
name|R_TILEGX_IMM16_X1_HW0_LAST
init|=
literal|45
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST
name|R_TILEGX_IMM16_X0_HW1_LAST
init|=
literal|46
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST
name|R_TILEGX_IMM16_X1_HW1_LAST
init|=
literal|47
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW2_LAST
name|R_TILEGX_IMM16_X0_HW2_LAST
init|=
literal|48
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW2_LAST
name|R_TILEGX_IMM16_X1_HW2_LAST
init|=
literal|49
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_PCREL
name|R_TILEGX_IMM16_X0_HW0_PCREL
init|=
literal|50
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_PCREL
name|R_TILEGX_IMM16_X1_HW0_PCREL
init|=
literal|51
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_PCREL
name|R_TILEGX_IMM16_X0_HW1_PCREL
init|=
literal|52
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_PCREL
name|R_TILEGX_IMM16_X1_HW1_PCREL
init|=
literal|53
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW2_PCREL
name|R_TILEGX_IMM16_X0_HW2_PCREL
init|=
literal|54
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW2_PCREL
name|R_TILEGX_IMM16_X1_HW2_PCREL
init|=
literal|55
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW3_PCREL
name|R_TILEGX_IMM16_X0_HW3_PCREL
init|=
literal|56
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW3_PCREL
name|R_TILEGX_IMM16_X1_HW3_PCREL
init|=
literal|57
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST_PCREL
name|R_TILEGX_IMM16_X0_HW0_LAST_PCREL
init|=
literal|58
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST_PCREL
name|R_TILEGX_IMM16_X1_HW0_LAST_PCREL
init|=
literal|59
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST_PCREL
name|R_TILEGX_IMM16_X0_HW1_LAST_PCREL
init|=
literal|60
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST_PCREL
name|R_TILEGX_IMM16_X1_HW1_LAST_PCREL
init|=
literal|61
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW2_LAST_PCREL
name|R_TILEGX_IMM16_X0_HW2_LAST_PCREL
init|=
literal|62
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW2_LAST_PCREL
name|R_TILEGX_IMM16_X1_HW2_LAST_PCREL
init|=
literal|63
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_GOT
name|R_TILEGX_IMM16_X0_HW0_GOT
init|=
literal|64
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_GOT
name|R_TILEGX_IMM16_X1_HW0_GOT
init|=
literal|65
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_PLT_PCREL
name|R_TILEGX_IMM16_X0_HW0_PLT_PCREL
init|=
literal|66
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_PLT_PCREL
name|R_TILEGX_IMM16_X1_HW0_PLT_PCREL
init|=
literal|67
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_PLT_PCREL
name|R_TILEGX_IMM16_X0_HW1_PLT_PCREL
init|=
literal|68
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_PLT_PCREL
name|R_TILEGX_IMM16_X1_HW1_PLT_PCREL
init|=
literal|69
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW2_PLT_PCREL
name|R_TILEGX_IMM16_X0_HW2_PLT_PCREL
init|=
literal|70
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW2_PLT_PCREL
name|R_TILEGX_IMM16_X1_HW2_PLT_PCREL
init|=
literal|71
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST_GOT
name|R_TILEGX_IMM16_X0_HW0_LAST_GOT
init|=
literal|72
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST_GOT
name|R_TILEGX_IMM16_X1_HW0_LAST_GOT
init|=
literal|73
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST_GOT
name|R_TILEGX_IMM16_X0_HW1_LAST_GOT
init|=
literal|74
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST_GOT
name|R_TILEGX_IMM16_X1_HW1_LAST_GOT
init|=
literal|75
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_TLS_GD
name|R_TILEGX_IMM16_X0_HW0_TLS_GD
init|=
literal|78
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_TLS_GD
name|R_TILEGX_IMM16_X1_HW0_TLS_GD
init|=
literal|79
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_TLS_LE
name|R_TILEGX_IMM16_X0_HW0_TLS_LE
init|=
literal|80
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_TLS_LE
name|R_TILEGX_IMM16_X1_HW0_TLS_LE
init|=
literal|81
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST_TLS_LE
name|R_TILEGX_IMM16_X0_HW0_LAST_TLS_LE
init|=
literal|82
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST_TLS_LE
name|R_TILEGX_IMM16_X1_HW0_LAST_TLS_LE
init|=
literal|83
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST_TLS_LE
name|R_TILEGX_IMM16_X0_HW1_LAST_TLS_LE
init|=
literal|84
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST_TLS_LE
name|R_TILEGX_IMM16_X1_HW1_LAST_TLS_LE
init|=
literal|85
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST_TLS_GD
name|R_TILEGX_IMM16_X0_HW0_LAST_TLS_GD
init|=
literal|86
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST_TLS_GD
name|R_TILEGX_IMM16_X1_HW0_LAST_TLS_GD
init|=
literal|87
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST_TLS_GD
name|R_TILEGX_IMM16_X0_HW1_LAST_TLS_GD
init|=
literal|88
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST_TLS_GD
name|R_TILEGX_IMM16_X1_HW1_LAST_TLS_GD
init|=
literal|89
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_TLS_IE
name|R_TILEGX_IMM16_X0_HW0_TLS_IE
init|=
literal|92
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_TLS_IE
name|R_TILEGX_IMM16_X1_HW0_TLS_IE
init|=
literal|93
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST_PLT_PCREL
name|R_TILEGX_IMM16_X0_HW0_LAST_PLT_PCREL
init|=
literal|94
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST_PLT_PCREL
name|R_TILEGX_IMM16_X1_HW0_LAST_PLT_PCREL
init|=
literal|95
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST_PLT_PCREL
name|R_TILEGX_IMM16_X0_HW1_LAST_PLT_PCREL
init|=
literal|96
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST_PLT_PCREL
name|R_TILEGX_IMM16_X1_HW1_LAST_PLT_PCREL
init|=
literal|97
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW2_LAST_PLT_PCREL
name|R_TILEGX_IMM16_X0_HW2_LAST_PLT_PCREL
init|=
literal|98
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW2_LAST_PLT_PCREL
name|R_TILEGX_IMM16_X1_HW2_LAST_PLT_PCREL
init|=
literal|99
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW0_LAST_TLS_IE
name|R_TILEGX_IMM16_X0_HW0_LAST_TLS_IE
init|=
literal|100
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW0_LAST_TLS_IE
name|R_TILEGX_IMM16_X1_HW0_LAST_TLS_IE
init|=
literal|101
block|,
DECL|enumerator|R_TILEGX_IMM16_X0_HW1_LAST_TLS_IE
name|R_TILEGX_IMM16_X0_HW1_LAST_TLS_IE
init|=
literal|102
block|,
DECL|enumerator|R_TILEGX_IMM16_X1_HW1_LAST_TLS_IE
name|R_TILEGX_IMM16_X1_HW1_LAST_TLS_IE
init|=
literal|103
block|,
DECL|enumerator|R_TILEGX_TLS_DTPMOD64
name|R_TILEGX_TLS_DTPMOD64
init|=
literal|106
block|,
DECL|enumerator|R_TILEGX_TLS_DTPOFF64
name|R_TILEGX_TLS_DTPOFF64
init|=
literal|107
block|,
DECL|enumerator|R_TILEGX_TLS_TPOFF64
name|R_TILEGX_TLS_TPOFF64
init|=
literal|108
block|,
DECL|enumerator|R_TILEGX_TLS_DTPMOD32
name|R_TILEGX_TLS_DTPMOD32
init|=
literal|109
block|,
DECL|enumerator|R_TILEGX_TLS_DTPOFF32
name|R_TILEGX_TLS_DTPOFF32
init|=
literal|110
block|,
DECL|enumerator|R_TILEGX_TLS_TPOFF32
name|R_TILEGX_TLS_TPOFF32
init|=
literal|111
block|,
DECL|enumerator|R_TILEGX_TLS_GD_CALL
name|R_TILEGX_TLS_GD_CALL
init|=
literal|112
block|,
DECL|enumerator|R_TILEGX_IMM8_X0_TLS_GD_ADD
name|R_TILEGX_IMM8_X0_TLS_GD_ADD
init|=
literal|113
block|,
DECL|enumerator|R_TILEGX_IMM8_X1_TLS_GD_ADD
name|R_TILEGX_IMM8_X1_TLS_GD_ADD
init|=
literal|114
block|,
DECL|enumerator|R_TILEGX_IMM8_Y0_TLS_GD_ADD
name|R_TILEGX_IMM8_Y0_TLS_GD_ADD
init|=
literal|115
block|,
DECL|enumerator|R_TILEGX_IMM8_Y1_TLS_GD_ADD
name|R_TILEGX_IMM8_Y1_TLS_GD_ADD
init|=
literal|116
block|,
DECL|enumerator|R_TILEGX_TLS_IE_LOAD
name|R_TILEGX_TLS_IE_LOAD
init|=
literal|117
block|,
DECL|enumerator|R_TILEGX_IMM8_X0_TLS_ADD
name|R_TILEGX_IMM8_X0_TLS_ADD
init|=
literal|118
block|,
DECL|enumerator|R_TILEGX_IMM8_X1_TLS_ADD
name|R_TILEGX_IMM8_X1_TLS_ADD
init|=
literal|119
block|,
DECL|enumerator|R_TILEGX_IMM8_Y0_TLS_ADD
name|R_TILEGX_IMM8_Y0_TLS_ADD
init|=
literal|120
block|,
DECL|enumerator|R_TILEGX_IMM8_Y1_TLS_ADD
name|R_TILEGX_IMM8_Y1_TLS_ADD
init|=
literal|121
block|,
DECL|enumerator|R_TILEGX_GNU_VTINHERIT
name|R_TILEGX_GNU_VTINHERIT
init|=
literal|128
block|,
DECL|enumerator|R_TILEGX_GNU_VTENTRY
name|R_TILEGX_GNU_VTENTRY
init|=
literal|129
block|,
DECL|enumerator|R_TILEGX_IRELATIVE
name|R_TILEGX_IRELATIVE
init|=
literal|130
block|,
DECL|enumerator|R_TILEGX_NUM
name|R_TILEGX_NUM
init|=
literal|131
block|}
enum|;
end_enum
begin_typedef
typedef|typedef
enum|enum
block|{
DECL|enumerator|TILEGX_PIPELINE_X0
name|TILEGX_PIPELINE_X0
block|,
DECL|enumerator|TILEGX_PIPELINE_X1
name|TILEGX_PIPELINE_X1
block|,
DECL|enumerator|TILEGX_PIPELINE_Y0
name|TILEGX_PIPELINE_Y0
block|,
DECL|enumerator|TILEGX_PIPELINE_Y1
name|TILEGX_PIPELINE_Y1
block|,
DECL|enumerator|TILEGX_PIPELINE_Y2
name|TILEGX_PIPELINE_Y2
block|, }
DECL|typedef|tilegx_pipeline
name|tilegx_pipeline
typedef|;
end_typedef
begin_typedef
DECL|typedef|tilegx_bundle_bits
typedef|typedef
name|unsigned
name|long
name|long
name|tilegx_bundle_bits
typedef|;
end_typedef
begin_comment
comment|/* These are the bits that determine if a bundle is in the X encoding. */
end_comment
begin_define
DECL|macro|TILEGX_BUNDLE_MODE_MASK
define|#
directive|define
name|TILEGX_BUNDLE_MODE_MASK
value|((tilegx_bundle_bits)3<< 62)
end_define
begin_enum
enum|enum
block|{
comment|/* Maximum number of instructions in a bundle (2 for X, 3 for Y). */
DECL|enumerator|TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE
name|TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE
init|=
literal|3
block|,
comment|/* How many different pipeline encodings are there? X0, X1, Y0, Y1, Y2. */
DECL|enumerator|TILEGX_NUM_PIPELINE_ENCODINGS
name|TILEGX_NUM_PIPELINE_ENCODINGS
init|=
literal|5
block|,
comment|/* Log base 2 of TILEGX_BUNDLE_SIZE_IN_BYTES. */
DECL|enumerator|TILEGX_LOG2_BUNDLE_SIZE_IN_BYTES
name|TILEGX_LOG2_BUNDLE_SIZE_IN_BYTES
init|=
literal|3
block|,
comment|/* Instructions take this many bytes. */
DECL|enumerator|TILEGX_BUNDLE_SIZE_IN_BYTES
name|TILEGX_BUNDLE_SIZE_IN_BYTES
init|=
literal|1
operator|<<
name|TILEGX_LOG2_BUNDLE_SIZE_IN_BYTES
block|,
comment|/* Log base 2 of TILEGX_BUNDLE_ALIGNMENT_IN_BYTES. */
DECL|enumerator|TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
name|TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
init|=
literal|3
block|,
comment|/* Bundles should be aligned modulo this number of bytes. */
DECL|enumerator|TILEGX_BUNDLE_ALIGNMENT_IN_BYTES
name|TILEGX_BUNDLE_ALIGNMENT_IN_BYTES
init|=
operator|(
literal|1
operator|<<
name|TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
operator|)
block|,
comment|/* Number of registers (some are magic, such as network I/O). */
DECL|enumerator|TILEGX_NUM_REGISTERS
name|TILEGX_NUM_REGISTERS
init|=
literal|64
block|, }
enum|;
end_enum
begin_comment
comment|/* Make a few "tile_" variables to simplify common code between    architectures.  */
end_comment
begin_typedef
DECL|typedef|tile_bundle_bits
typedef|typedef
name|tilegx_bundle_bits
name|tile_bundle_bits
typedef|;
end_typedef
begin_define
DECL|macro|TILE_BUNDLE_SIZE_IN_BYTES
define|#
directive|define
name|TILE_BUNDLE_SIZE_IN_BYTES
value|TILEGX_BUNDLE_SIZE_IN_BYTES
end_define
begin_define
DECL|macro|TILE_BUNDLE_ALIGNMENT_IN_BYTES
define|#
directive|define
name|TILE_BUNDLE_ALIGNMENT_IN_BYTES
value|TILEGX_BUNDLE_ALIGNMENT_IN_BYTES
end_define
begin_define
DECL|macro|TILE_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
define|#
directive|define
name|TILE_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
define|\
value|TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
end_define
begin_comment
comment|/* 64-bit pattern for a { bpt ; nop } bundle. */
end_comment
begin_define
DECL|macro|TILEGX_BPT_BUNDLE
define|#
directive|define
name|TILEGX_BPT_BUNDLE
value|0x286a44ae51485000ULL
end_define
begin_typedef
typedef|typedef
enum|enum
block|{
DECL|enumerator|TILEGX_OP_TYPE_REGISTER
name|TILEGX_OP_TYPE_REGISTER
block|,
DECL|enumerator|TILEGX_OP_TYPE_IMMEDIATE
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
DECL|enumerator|TILEGX_OP_TYPE_ADDRESS
name|TILEGX_OP_TYPE_ADDRESS
block|,
DECL|enumerator|TILEGX_OP_TYPE_SPR
name|TILEGX_OP_TYPE_SPR
block|}
DECL|typedef|tilegx_operand_type
name|tilegx_operand_type
typedef|;
end_typedef
begin_struct
DECL|struct|tilegx_operand
struct|struct
name|tilegx_operand
block|{
comment|/* Is this operand a register, immediate or address? */
DECL|member|type
name|tilegx_operand_type
name|type
decl_stmt|;
comment|/* The default relocation type for this operand.  */
DECL|member|default_reloc
name|signed
name|int
name|default_reloc
range|:
literal|16
decl_stmt|;
comment|/* How many bits is this value? (used for range checking) */
DECL|member|num_bits
name|unsigned
name|int
name|num_bits
range|:
literal|5
decl_stmt|;
comment|/* Is the value signed? (used for range checking) */
DECL|member|is_signed
name|unsigned
name|int
name|is_signed
range|:
literal|1
decl_stmt|;
comment|/* Is this operand a source register? */
DECL|member|is_src_reg
name|unsigned
name|int
name|is_src_reg
range|:
literal|1
decl_stmt|;
comment|/* Is this operand written? (i.e. is it a destination register) */
DECL|member|is_dest_reg
name|unsigned
name|int
name|is_dest_reg
range|:
literal|1
decl_stmt|;
comment|/* Is this operand PC-relative? */
DECL|member|is_pc_relative
name|unsigned
name|int
name|is_pc_relative
range|:
literal|1
decl_stmt|;
comment|/* By how many bits do we right shift the value before inserting? */
DECL|member|rightshift
name|unsigned
name|int
name|rightshift
range|:
literal|2
decl_stmt|;
comment|/* Return the bits for this operand to be ORed into an existing bundle. */
DECL|member|insert
name|tilegx_bundle_bits
function_decl|(
modifier|*
name|insert
function_decl|)
parameter_list|(
name|int
name|op
parameter_list|)
function_decl|;
comment|/* Extract this operand and return it. */
DECL|member|extract
name|unsigned
name|int
function_decl|(
modifier|*
name|extract
function_decl|)
parameter_list|(
name|tilegx_bundle_bits
name|bundle
parameter_list|)
function_decl|;
block|}
struct|;
end_struct
begin_typedef
typedef|typedef
enum|enum
block|{
DECL|enumerator|TILEGX_OPC_BPT
name|TILEGX_OPC_BPT
block|,
DECL|enumerator|TILEGX_OPC_INFO
name|TILEGX_OPC_INFO
block|,
DECL|enumerator|TILEGX_OPC_INFOL
name|TILEGX_OPC_INFOL
block|,
DECL|enumerator|TILEGX_OPC_LD4S_TLS
name|TILEGX_OPC_LD4S_TLS
block|,
DECL|enumerator|TILEGX_OPC_LD_TLS
name|TILEGX_OPC_LD_TLS
block|,
DECL|enumerator|TILEGX_OPC_MOVE
name|TILEGX_OPC_MOVE
block|,
DECL|enumerator|TILEGX_OPC_MOVEI
name|TILEGX_OPC_MOVEI
block|,
DECL|enumerator|TILEGX_OPC_MOVELI
name|TILEGX_OPC_MOVELI
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH
name|TILEGX_OPC_PREFETCH
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_ADD_L1
name|TILEGX_OPC_PREFETCH_ADD_L1
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_ADD_L1_FAULT
name|TILEGX_OPC_PREFETCH_ADD_L1_FAULT
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_ADD_L2
name|TILEGX_OPC_PREFETCH_ADD_L2
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_ADD_L2_FAULT
name|TILEGX_OPC_PREFETCH_ADD_L2_FAULT
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_ADD_L3
name|TILEGX_OPC_PREFETCH_ADD_L3
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_L1
name|TILEGX_OPC_PREFETCH_L1
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_L1_FAULT
name|TILEGX_OPC_PREFETCH_L1_FAULT
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_L2
name|TILEGX_OPC_PREFETCH_L2
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_L2_FAULT
name|TILEGX_OPC_PREFETCH_L2_FAULT
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_L3
name|TILEGX_OPC_PREFETCH_L3
block|,
DECL|enumerator|TILEGX_OPC_PREFETCH_L3_FAULT
name|TILEGX_OPC_PREFETCH_L3_FAULT
block|,
DECL|enumerator|TILEGX_OPC_RAISE
name|TILEGX_OPC_RAISE
block|,
DECL|enumerator|TILEGX_OPC_ADD
name|TILEGX_OPC_ADD
block|,
DECL|enumerator|TILEGX_OPC_ADDI
name|TILEGX_OPC_ADDI
block|,
DECL|enumerator|TILEGX_OPC_ADDLI
name|TILEGX_OPC_ADDLI
block|,
DECL|enumerator|TILEGX_OPC_ADDX
name|TILEGX_OPC_ADDX
block|,
DECL|enumerator|TILEGX_OPC_ADDXI
name|TILEGX_OPC_ADDXI
block|,
DECL|enumerator|TILEGX_OPC_ADDXLI
name|TILEGX_OPC_ADDXLI
block|,
DECL|enumerator|TILEGX_OPC_ADDXSC
name|TILEGX_OPC_ADDXSC
block|,
DECL|enumerator|TILEGX_OPC_AND
name|TILEGX_OPC_AND
block|,
DECL|enumerator|TILEGX_OPC_ANDI
name|TILEGX_OPC_ANDI
block|,
DECL|enumerator|TILEGX_OPC_BEQZ
name|TILEGX_OPC_BEQZ
block|,
DECL|enumerator|TILEGX_OPC_BEQZT
name|TILEGX_OPC_BEQZT
block|,
DECL|enumerator|TILEGX_OPC_BFEXTS
name|TILEGX_OPC_BFEXTS
block|,
DECL|enumerator|TILEGX_OPC_BFEXTU
name|TILEGX_OPC_BFEXTU
block|,
DECL|enumerator|TILEGX_OPC_BFINS
name|TILEGX_OPC_BFINS
block|,
DECL|enumerator|TILEGX_OPC_BGEZ
name|TILEGX_OPC_BGEZ
block|,
DECL|enumerator|TILEGX_OPC_BGEZT
name|TILEGX_OPC_BGEZT
block|,
DECL|enumerator|TILEGX_OPC_BGTZ
name|TILEGX_OPC_BGTZ
block|,
DECL|enumerator|TILEGX_OPC_BGTZT
name|TILEGX_OPC_BGTZT
block|,
DECL|enumerator|TILEGX_OPC_BLBC
name|TILEGX_OPC_BLBC
block|,
DECL|enumerator|TILEGX_OPC_BLBCT
name|TILEGX_OPC_BLBCT
block|,
DECL|enumerator|TILEGX_OPC_BLBS
name|TILEGX_OPC_BLBS
block|,
DECL|enumerator|TILEGX_OPC_BLBST
name|TILEGX_OPC_BLBST
block|,
DECL|enumerator|TILEGX_OPC_BLEZ
name|TILEGX_OPC_BLEZ
block|,
DECL|enumerator|TILEGX_OPC_BLEZT
name|TILEGX_OPC_BLEZT
block|,
DECL|enumerator|TILEGX_OPC_BLTZ
name|TILEGX_OPC_BLTZ
block|,
DECL|enumerator|TILEGX_OPC_BLTZT
name|TILEGX_OPC_BLTZT
block|,
DECL|enumerator|TILEGX_OPC_BNEZ
name|TILEGX_OPC_BNEZ
block|,
DECL|enumerator|TILEGX_OPC_BNEZT
name|TILEGX_OPC_BNEZT
block|,
DECL|enumerator|TILEGX_OPC_CLZ
name|TILEGX_OPC_CLZ
block|,
DECL|enumerator|TILEGX_OPC_CMOVEQZ
name|TILEGX_OPC_CMOVEQZ
block|,
DECL|enumerator|TILEGX_OPC_CMOVNEZ
name|TILEGX_OPC_CMOVNEZ
block|,
DECL|enumerator|TILEGX_OPC_CMPEQ
name|TILEGX_OPC_CMPEQ
block|,
DECL|enumerator|TILEGX_OPC_CMPEQI
name|TILEGX_OPC_CMPEQI
block|,
DECL|enumerator|TILEGX_OPC_CMPEXCH
name|TILEGX_OPC_CMPEXCH
block|,
DECL|enumerator|TILEGX_OPC_CMPEXCH4
name|TILEGX_OPC_CMPEXCH4
block|,
DECL|enumerator|TILEGX_OPC_CMPLES
name|TILEGX_OPC_CMPLES
block|,
DECL|enumerator|TILEGX_OPC_CMPLEU
name|TILEGX_OPC_CMPLEU
block|,
DECL|enumerator|TILEGX_OPC_CMPLTS
name|TILEGX_OPC_CMPLTS
block|,
DECL|enumerator|TILEGX_OPC_CMPLTSI
name|TILEGX_OPC_CMPLTSI
block|,
DECL|enumerator|TILEGX_OPC_CMPLTU
name|TILEGX_OPC_CMPLTU
block|,
DECL|enumerator|TILEGX_OPC_CMPLTUI
name|TILEGX_OPC_CMPLTUI
block|,
DECL|enumerator|TILEGX_OPC_CMPNE
name|TILEGX_OPC_CMPNE
block|,
DECL|enumerator|TILEGX_OPC_CMUL
name|TILEGX_OPC_CMUL
block|,
DECL|enumerator|TILEGX_OPC_CMULA
name|TILEGX_OPC_CMULA
block|,
DECL|enumerator|TILEGX_OPC_CMULAF
name|TILEGX_OPC_CMULAF
block|,
DECL|enumerator|TILEGX_OPC_CMULF
name|TILEGX_OPC_CMULF
block|,
DECL|enumerator|TILEGX_OPC_CMULFR
name|TILEGX_OPC_CMULFR
block|,
DECL|enumerator|TILEGX_OPC_CMULH
name|TILEGX_OPC_CMULH
block|,
DECL|enumerator|TILEGX_OPC_CMULHR
name|TILEGX_OPC_CMULHR
block|,
DECL|enumerator|TILEGX_OPC_CRC32_32
name|TILEGX_OPC_CRC32_32
block|,
DECL|enumerator|TILEGX_OPC_CRC32_8
name|TILEGX_OPC_CRC32_8
block|,
DECL|enumerator|TILEGX_OPC_CTZ
name|TILEGX_OPC_CTZ
block|,
DECL|enumerator|TILEGX_OPC_DBLALIGN
name|TILEGX_OPC_DBLALIGN
block|,
DECL|enumerator|TILEGX_OPC_DBLALIGN2
name|TILEGX_OPC_DBLALIGN2
block|,
DECL|enumerator|TILEGX_OPC_DBLALIGN4
name|TILEGX_OPC_DBLALIGN4
block|,
DECL|enumerator|TILEGX_OPC_DBLALIGN6
name|TILEGX_OPC_DBLALIGN6
block|,
DECL|enumerator|TILEGX_OPC_DRAIN
name|TILEGX_OPC_DRAIN
block|,
DECL|enumerator|TILEGX_OPC_DTLBPR
name|TILEGX_OPC_DTLBPR
block|,
DECL|enumerator|TILEGX_OPC_EXCH
name|TILEGX_OPC_EXCH
block|,
DECL|enumerator|TILEGX_OPC_EXCH4
name|TILEGX_OPC_EXCH4
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_ADD_FLAGS
name|TILEGX_OPC_FDOUBLE_ADD_FLAGS
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_ADDSUB
name|TILEGX_OPC_FDOUBLE_ADDSUB
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_MUL_FLAGS
name|TILEGX_OPC_FDOUBLE_MUL_FLAGS
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_PACK1
name|TILEGX_OPC_FDOUBLE_PACK1
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_PACK2
name|TILEGX_OPC_FDOUBLE_PACK2
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_SUB_FLAGS
name|TILEGX_OPC_FDOUBLE_SUB_FLAGS
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_UNPACK_MAX
name|TILEGX_OPC_FDOUBLE_UNPACK_MAX
block|,
DECL|enumerator|TILEGX_OPC_FDOUBLE_UNPACK_MIN
name|TILEGX_OPC_FDOUBLE_UNPACK_MIN
block|,
DECL|enumerator|TILEGX_OPC_FETCHADD
name|TILEGX_OPC_FETCHADD
block|,
DECL|enumerator|TILEGX_OPC_FETCHADD4
name|TILEGX_OPC_FETCHADD4
block|,
DECL|enumerator|TILEGX_OPC_FETCHADDGEZ
name|TILEGX_OPC_FETCHADDGEZ
block|,
DECL|enumerator|TILEGX_OPC_FETCHADDGEZ4
name|TILEGX_OPC_FETCHADDGEZ4
block|,
DECL|enumerator|TILEGX_OPC_FETCHAND
name|TILEGX_OPC_FETCHAND
block|,
DECL|enumerator|TILEGX_OPC_FETCHAND4
name|TILEGX_OPC_FETCHAND4
block|,
DECL|enumerator|TILEGX_OPC_FETCHOR
name|TILEGX_OPC_FETCHOR
block|,
DECL|enumerator|TILEGX_OPC_FETCHOR4
name|TILEGX_OPC_FETCHOR4
block|,
DECL|enumerator|TILEGX_OPC_FINV
name|TILEGX_OPC_FINV
block|,
DECL|enumerator|TILEGX_OPC_FLUSH
name|TILEGX_OPC_FLUSH
block|,
DECL|enumerator|TILEGX_OPC_FLUSHWB
name|TILEGX_OPC_FLUSHWB
block|,
DECL|enumerator|TILEGX_OPC_FNOP
name|TILEGX_OPC_FNOP
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_ADD1
name|TILEGX_OPC_FSINGLE_ADD1
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_ADDSUB2
name|TILEGX_OPC_FSINGLE_ADDSUB2
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_MUL1
name|TILEGX_OPC_FSINGLE_MUL1
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_MUL2
name|TILEGX_OPC_FSINGLE_MUL2
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_PACK1
name|TILEGX_OPC_FSINGLE_PACK1
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_PACK2
name|TILEGX_OPC_FSINGLE_PACK2
block|,
DECL|enumerator|TILEGX_OPC_FSINGLE_SUB1
name|TILEGX_OPC_FSINGLE_SUB1
block|,
DECL|enumerator|TILEGX_OPC_ICOH
name|TILEGX_OPC_ICOH
block|,
DECL|enumerator|TILEGX_OPC_ILL
name|TILEGX_OPC_ILL
block|,
DECL|enumerator|TILEGX_OPC_INV
name|TILEGX_OPC_INV
block|,
DECL|enumerator|TILEGX_OPC_IRET
name|TILEGX_OPC_IRET
block|,
DECL|enumerator|TILEGX_OPC_J
name|TILEGX_OPC_J
block|,
DECL|enumerator|TILEGX_OPC_JAL
name|TILEGX_OPC_JAL
block|,
DECL|enumerator|TILEGX_OPC_JALR
name|TILEGX_OPC_JALR
block|,
DECL|enumerator|TILEGX_OPC_JALRP
name|TILEGX_OPC_JALRP
block|,
DECL|enumerator|TILEGX_OPC_JR
name|TILEGX_OPC_JR
block|,
DECL|enumerator|TILEGX_OPC_JRP
name|TILEGX_OPC_JRP
block|,
DECL|enumerator|TILEGX_OPC_LD
name|TILEGX_OPC_LD
block|,
DECL|enumerator|TILEGX_OPC_LD1S
name|TILEGX_OPC_LD1S
block|,
DECL|enumerator|TILEGX_OPC_LD1S_ADD
name|TILEGX_OPC_LD1S_ADD
block|,
DECL|enumerator|TILEGX_OPC_LD1U
name|TILEGX_OPC_LD1U
block|,
DECL|enumerator|TILEGX_OPC_LD1U_ADD
name|TILEGX_OPC_LD1U_ADD
block|,
DECL|enumerator|TILEGX_OPC_LD2S
name|TILEGX_OPC_LD2S
block|,
DECL|enumerator|TILEGX_OPC_LD2S_ADD
name|TILEGX_OPC_LD2S_ADD
block|,
DECL|enumerator|TILEGX_OPC_LD2U
name|TILEGX_OPC_LD2U
block|,
DECL|enumerator|TILEGX_OPC_LD2U_ADD
name|TILEGX_OPC_LD2U_ADD
block|,
DECL|enumerator|TILEGX_OPC_LD4S
name|TILEGX_OPC_LD4S
block|,
DECL|enumerator|TILEGX_OPC_LD4S_ADD
name|TILEGX_OPC_LD4S_ADD
block|,
DECL|enumerator|TILEGX_OPC_LD4U
name|TILEGX_OPC_LD4U
block|,
DECL|enumerator|TILEGX_OPC_LD4U_ADD
name|TILEGX_OPC_LD4U_ADD
block|,
DECL|enumerator|TILEGX_OPC_LD_ADD
name|TILEGX_OPC_LD_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNA
name|TILEGX_OPC_LDNA
block|,
DECL|enumerator|TILEGX_OPC_LDNA_ADD
name|TILEGX_OPC_LDNA_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT
name|TILEGX_OPC_LDNT
block|,
DECL|enumerator|TILEGX_OPC_LDNT1S
name|TILEGX_OPC_LDNT1S
block|,
DECL|enumerator|TILEGX_OPC_LDNT1S_ADD
name|TILEGX_OPC_LDNT1S_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT1U
name|TILEGX_OPC_LDNT1U
block|,
DECL|enumerator|TILEGX_OPC_LDNT1U_ADD
name|TILEGX_OPC_LDNT1U_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT2S
name|TILEGX_OPC_LDNT2S
block|,
DECL|enumerator|TILEGX_OPC_LDNT2S_ADD
name|TILEGX_OPC_LDNT2S_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT2U
name|TILEGX_OPC_LDNT2U
block|,
DECL|enumerator|TILEGX_OPC_LDNT2U_ADD
name|TILEGX_OPC_LDNT2U_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT4S
name|TILEGX_OPC_LDNT4S
block|,
DECL|enumerator|TILEGX_OPC_LDNT4S_ADD
name|TILEGX_OPC_LDNT4S_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT4U
name|TILEGX_OPC_LDNT4U
block|,
DECL|enumerator|TILEGX_OPC_LDNT4U_ADD
name|TILEGX_OPC_LDNT4U_ADD
block|,
DECL|enumerator|TILEGX_OPC_LDNT_ADD
name|TILEGX_OPC_LDNT_ADD
block|,
DECL|enumerator|TILEGX_OPC_LNK
name|TILEGX_OPC_LNK
block|,
DECL|enumerator|TILEGX_OPC_MF
name|TILEGX_OPC_MF
block|,
DECL|enumerator|TILEGX_OPC_MFSPR
name|TILEGX_OPC_MFSPR
block|,
DECL|enumerator|TILEGX_OPC_MM
name|TILEGX_OPC_MM
block|,
DECL|enumerator|TILEGX_OPC_MNZ
name|TILEGX_OPC_MNZ
block|,
DECL|enumerator|TILEGX_OPC_MTSPR
name|TILEGX_OPC_MTSPR
block|,
DECL|enumerator|TILEGX_OPC_MUL_HS_HS
name|TILEGX_OPC_MUL_HS_HS
block|,
DECL|enumerator|TILEGX_OPC_MUL_HS_HU
name|TILEGX_OPC_MUL_HS_HU
block|,
DECL|enumerator|TILEGX_OPC_MUL_HS_LS
name|TILEGX_OPC_MUL_HS_LS
block|,
DECL|enumerator|TILEGX_OPC_MUL_HS_LU
name|TILEGX_OPC_MUL_HS_LU
block|,
DECL|enumerator|TILEGX_OPC_MUL_HU_HU
name|TILEGX_OPC_MUL_HU_HU
block|,
DECL|enumerator|TILEGX_OPC_MUL_HU_LS
name|TILEGX_OPC_MUL_HU_LS
block|,
DECL|enumerator|TILEGX_OPC_MUL_HU_LU
name|TILEGX_OPC_MUL_HU_LU
block|,
DECL|enumerator|TILEGX_OPC_MUL_LS_LS
name|TILEGX_OPC_MUL_LS_LS
block|,
DECL|enumerator|TILEGX_OPC_MUL_LS_LU
name|TILEGX_OPC_MUL_LS_LU
block|,
DECL|enumerator|TILEGX_OPC_MUL_LU_LU
name|TILEGX_OPC_MUL_LU_LU
block|,
DECL|enumerator|TILEGX_OPC_MULA_HS_HS
name|TILEGX_OPC_MULA_HS_HS
block|,
DECL|enumerator|TILEGX_OPC_MULA_HS_HU
name|TILEGX_OPC_MULA_HS_HU
block|,
DECL|enumerator|TILEGX_OPC_MULA_HS_LS
name|TILEGX_OPC_MULA_HS_LS
block|,
DECL|enumerator|TILEGX_OPC_MULA_HS_LU
name|TILEGX_OPC_MULA_HS_LU
block|,
DECL|enumerator|TILEGX_OPC_MULA_HU_HU
name|TILEGX_OPC_MULA_HU_HU
block|,
DECL|enumerator|TILEGX_OPC_MULA_HU_LS
name|TILEGX_OPC_MULA_HU_LS
block|,
DECL|enumerator|TILEGX_OPC_MULA_HU_LU
name|TILEGX_OPC_MULA_HU_LU
block|,
DECL|enumerator|TILEGX_OPC_MULA_LS_LS
name|TILEGX_OPC_MULA_LS_LS
block|,
DECL|enumerator|TILEGX_OPC_MULA_LS_LU
name|TILEGX_OPC_MULA_LS_LU
block|,
DECL|enumerator|TILEGX_OPC_MULA_LU_LU
name|TILEGX_OPC_MULA_LU_LU
block|,
DECL|enumerator|TILEGX_OPC_MULAX
name|TILEGX_OPC_MULAX
block|,
DECL|enumerator|TILEGX_OPC_MULX
name|TILEGX_OPC_MULX
block|,
DECL|enumerator|TILEGX_OPC_MZ
name|TILEGX_OPC_MZ
block|,
DECL|enumerator|TILEGX_OPC_NAP
name|TILEGX_OPC_NAP
block|,
DECL|enumerator|TILEGX_OPC_NOP
name|TILEGX_OPC_NOP
block|,
DECL|enumerator|TILEGX_OPC_NOR
name|TILEGX_OPC_NOR
block|,
DECL|enumerator|TILEGX_OPC_OR
name|TILEGX_OPC_OR
block|,
DECL|enumerator|TILEGX_OPC_ORI
name|TILEGX_OPC_ORI
block|,
DECL|enumerator|TILEGX_OPC_PCNT
name|TILEGX_OPC_PCNT
block|,
DECL|enumerator|TILEGX_OPC_REVBITS
name|TILEGX_OPC_REVBITS
block|,
DECL|enumerator|TILEGX_OPC_REVBYTES
name|TILEGX_OPC_REVBYTES
block|,
DECL|enumerator|TILEGX_OPC_ROTL
name|TILEGX_OPC_ROTL
block|,
DECL|enumerator|TILEGX_OPC_ROTLI
name|TILEGX_OPC_ROTLI
block|,
DECL|enumerator|TILEGX_OPC_SHL
name|TILEGX_OPC_SHL
block|,
DECL|enumerator|TILEGX_OPC_SHL16INSLI
name|TILEGX_OPC_SHL16INSLI
block|,
DECL|enumerator|TILEGX_OPC_SHL1ADD
name|TILEGX_OPC_SHL1ADD
block|,
DECL|enumerator|TILEGX_OPC_SHL1ADDX
name|TILEGX_OPC_SHL1ADDX
block|,
DECL|enumerator|TILEGX_OPC_SHL2ADD
name|TILEGX_OPC_SHL2ADD
block|,
DECL|enumerator|TILEGX_OPC_SHL2ADDX
name|TILEGX_OPC_SHL2ADDX
block|,
DECL|enumerator|TILEGX_OPC_SHL3ADD
name|TILEGX_OPC_SHL3ADD
block|,
DECL|enumerator|TILEGX_OPC_SHL3ADDX
name|TILEGX_OPC_SHL3ADDX
block|,
DECL|enumerator|TILEGX_OPC_SHLI
name|TILEGX_OPC_SHLI
block|,
DECL|enumerator|TILEGX_OPC_SHLX
name|TILEGX_OPC_SHLX
block|,
DECL|enumerator|TILEGX_OPC_SHLXI
name|TILEGX_OPC_SHLXI
block|,
DECL|enumerator|TILEGX_OPC_SHRS
name|TILEGX_OPC_SHRS
block|,
DECL|enumerator|TILEGX_OPC_SHRSI
name|TILEGX_OPC_SHRSI
block|,
DECL|enumerator|TILEGX_OPC_SHRU
name|TILEGX_OPC_SHRU
block|,
DECL|enumerator|TILEGX_OPC_SHRUI
name|TILEGX_OPC_SHRUI
block|,
DECL|enumerator|TILEGX_OPC_SHRUX
name|TILEGX_OPC_SHRUX
block|,
DECL|enumerator|TILEGX_OPC_SHRUXI
name|TILEGX_OPC_SHRUXI
block|,
DECL|enumerator|TILEGX_OPC_SHUFFLEBYTES
name|TILEGX_OPC_SHUFFLEBYTES
block|,
DECL|enumerator|TILEGX_OPC_ST
name|TILEGX_OPC_ST
block|,
DECL|enumerator|TILEGX_OPC_ST1
name|TILEGX_OPC_ST1
block|,
DECL|enumerator|TILEGX_OPC_ST1_ADD
name|TILEGX_OPC_ST1_ADD
block|,
DECL|enumerator|TILEGX_OPC_ST2
name|TILEGX_OPC_ST2
block|,
DECL|enumerator|TILEGX_OPC_ST2_ADD
name|TILEGX_OPC_ST2_ADD
block|,
DECL|enumerator|TILEGX_OPC_ST4
name|TILEGX_OPC_ST4
block|,
DECL|enumerator|TILEGX_OPC_ST4_ADD
name|TILEGX_OPC_ST4_ADD
block|,
DECL|enumerator|TILEGX_OPC_ST_ADD
name|TILEGX_OPC_ST_ADD
block|,
DECL|enumerator|TILEGX_OPC_STNT
name|TILEGX_OPC_STNT
block|,
DECL|enumerator|TILEGX_OPC_STNT1
name|TILEGX_OPC_STNT1
block|,
DECL|enumerator|TILEGX_OPC_STNT1_ADD
name|TILEGX_OPC_STNT1_ADD
block|,
DECL|enumerator|TILEGX_OPC_STNT2
name|TILEGX_OPC_STNT2
block|,
DECL|enumerator|TILEGX_OPC_STNT2_ADD
name|TILEGX_OPC_STNT2_ADD
block|,
DECL|enumerator|TILEGX_OPC_STNT4
name|TILEGX_OPC_STNT4
block|,
DECL|enumerator|TILEGX_OPC_STNT4_ADD
name|TILEGX_OPC_STNT4_ADD
block|,
DECL|enumerator|TILEGX_OPC_STNT_ADD
name|TILEGX_OPC_STNT_ADD
block|,
DECL|enumerator|TILEGX_OPC_SUB
name|TILEGX_OPC_SUB
block|,
DECL|enumerator|TILEGX_OPC_SUBX
name|TILEGX_OPC_SUBX
block|,
DECL|enumerator|TILEGX_OPC_SUBXSC
name|TILEGX_OPC_SUBXSC
block|,
DECL|enumerator|TILEGX_OPC_SWINT0
name|TILEGX_OPC_SWINT0
block|,
DECL|enumerator|TILEGX_OPC_SWINT1
name|TILEGX_OPC_SWINT1
block|,
DECL|enumerator|TILEGX_OPC_SWINT2
name|TILEGX_OPC_SWINT2
block|,
DECL|enumerator|TILEGX_OPC_SWINT3
name|TILEGX_OPC_SWINT3
block|,
DECL|enumerator|TILEGX_OPC_TBLIDXB0
name|TILEGX_OPC_TBLIDXB0
block|,
DECL|enumerator|TILEGX_OPC_TBLIDXB1
name|TILEGX_OPC_TBLIDXB1
block|,
DECL|enumerator|TILEGX_OPC_TBLIDXB2
name|TILEGX_OPC_TBLIDXB2
block|,
DECL|enumerator|TILEGX_OPC_TBLIDXB3
name|TILEGX_OPC_TBLIDXB3
block|,
DECL|enumerator|TILEGX_OPC_V1ADD
name|TILEGX_OPC_V1ADD
block|,
DECL|enumerator|TILEGX_OPC_V1ADDI
name|TILEGX_OPC_V1ADDI
block|,
DECL|enumerator|TILEGX_OPC_V1ADDUC
name|TILEGX_OPC_V1ADDUC
block|,
DECL|enumerator|TILEGX_OPC_V1ADIFFU
name|TILEGX_OPC_V1ADIFFU
block|,
DECL|enumerator|TILEGX_OPC_V1AVGU
name|TILEGX_OPC_V1AVGU
block|,
DECL|enumerator|TILEGX_OPC_V1CMPEQ
name|TILEGX_OPC_V1CMPEQ
block|,
DECL|enumerator|TILEGX_OPC_V1CMPEQI
name|TILEGX_OPC_V1CMPEQI
block|,
DECL|enumerator|TILEGX_OPC_V1CMPLES
name|TILEGX_OPC_V1CMPLES
block|,
DECL|enumerator|TILEGX_OPC_V1CMPLEU
name|TILEGX_OPC_V1CMPLEU
block|,
DECL|enumerator|TILEGX_OPC_V1CMPLTS
name|TILEGX_OPC_V1CMPLTS
block|,
DECL|enumerator|TILEGX_OPC_V1CMPLTSI
name|TILEGX_OPC_V1CMPLTSI
block|,
DECL|enumerator|TILEGX_OPC_V1CMPLTU
name|TILEGX_OPC_V1CMPLTU
block|,
DECL|enumerator|TILEGX_OPC_V1CMPLTUI
name|TILEGX_OPC_V1CMPLTUI
block|,
DECL|enumerator|TILEGX_OPC_V1CMPNE
name|TILEGX_OPC_V1CMPNE
block|,
DECL|enumerator|TILEGX_OPC_V1DDOTPU
name|TILEGX_OPC_V1DDOTPU
block|,
DECL|enumerator|TILEGX_OPC_V1DDOTPUA
name|TILEGX_OPC_V1DDOTPUA
block|,
DECL|enumerator|TILEGX_OPC_V1DDOTPUS
name|TILEGX_OPC_V1DDOTPUS
block|,
DECL|enumerator|TILEGX_OPC_V1DDOTPUSA
name|TILEGX_OPC_V1DDOTPUSA
block|,
DECL|enumerator|TILEGX_OPC_V1DOTP
name|TILEGX_OPC_V1DOTP
block|,
DECL|enumerator|TILEGX_OPC_V1DOTPA
name|TILEGX_OPC_V1DOTPA
block|,
DECL|enumerator|TILEGX_OPC_V1DOTPU
name|TILEGX_OPC_V1DOTPU
block|,
DECL|enumerator|TILEGX_OPC_V1DOTPUA
name|TILEGX_OPC_V1DOTPUA
block|,
DECL|enumerator|TILEGX_OPC_V1DOTPUS
name|TILEGX_OPC_V1DOTPUS
block|,
DECL|enumerator|TILEGX_OPC_V1DOTPUSA
name|TILEGX_OPC_V1DOTPUSA
block|,
DECL|enumerator|TILEGX_OPC_V1INT_H
name|TILEGX_OPC_V1INT_H
block|,
DECL|enumerator|TILEGX_OPC_V1INT_L
name|TILEGX_OPC_V1INT_L
block|,
DECL|enumerator|TILEGX_OPC_V1MAXU
name|TILEGX_OPC_V1MAXU
block|,
DECL|enumerator|TILEGX_OPC_V1MAXUI
name|TILEGX_OPC_V1MAXUI
block|,
DECL|enumerator|TILEGX_OPC_V1MINU
name|TILEGX_OPC_V1MINU
block|,
DECL|enumerator|TILEGX_OPC_V1MINUI
name|TILEGX_OPC_V1MINUI
block|,
DECL|enumerator|TILEGX_OPC_V1MNZ
name|TILEGX_OPC_V1MNZ
block|,
DECL|enumerator|TILEGX_OPC_V1MULTU
name|TILEGX_OPC_V1MULTU
block|,
DECL|enumerator|TILEGX_OPC_V1MULU
name|TILEGX_OPC_V1MULU
block|,
DECL|enumerator|TILEGX_OPC_V1MULUS
name|TILEGX_OPC_V1MULUS
block|,
DECL|enumerator|TILEGX_OPC_V1MZ
name|TILEGX_OPC_V1MZ
block|,
DECL|enumerator|TILEGX_OPC_V1SADAU
name|TILEGX_OPC_V1SADAU
block|,
DECL|enumerator|TILEGX_OPC_V1SADU
name|TILEGX_OPC_V1SADU
block|,
DECL|enumerator|TILEGX_OPC_V1SHL
name|TILEGX_OPC_V1SHL
block|,
DECL|enumerator|TILEGX_OPC_V1SHLI
name|TILEGX_OPC_V1SHLI
block|,
DECL|enumerator|TILEGX_OPC_V1SHRS
name|TILEGX_OPC_V1SHRS
block|,
DECL|enumerator|TILEGX_OPC_V1SHRSI
name|TILEGX_OPC_V1SHRSI
block|,
DECL|enumerator|TILEGX_OPC_V1SHRU
name|TILEGX_OPC_V1SHRU
block|,
DECL|enumerator|TILEGX_OPC_V1SHRUI
name|TILEGX_OPC_V1SHRUI
block|,
DECL|enumerator|TILEGX_OPC_V1SUB
name|TILEGX_OPC_V1SUB
block|,
DECL|enumerator|TILEGX_OPC_V1SUBUC
name|TILEGX_OPC_V1SUBUC
block|,
DECL|enumerator|TILEGX_OPC_V2ADD
name|TILEGX_OPC_V2ADD
block|,
DECL|enumerator|TILEGX_OPC_V2ADDI
name|TILEGX_OPC_V2ADDI
block|,
DECL|enumerator|TILEGX_OPC_V2ADDSC
name|TILEGX_OPC_V2ADDSC
block|,
DECL|enumerator|TILEGX_OPC_V2ADIFFS
name|TILEGX_OPC_V2ADIFFS
block|,
DECL|enumerator|TILEGX_OPC_V2AVGS
name|TILEGX_OPC_V2AVGS
block|,
DECL|enumerator|TILEGX_OPC_V2CMPEQ
name|TILEGX_OPC_V2CMPEQ
block|,
DECL|enumerator|TILEGX_OPC_V2CMPEQI
name|TILEGX_OPC_V2CMPEQI
block|,
DECL|enumerator|TILEGX_OPC_V2CMPLES
name|TILEGX_OPC_V2CMPLES
block|,
DECL|enumerator|TILEGX_OPC_V2CMPLEU
name|TILEGX_OPC_V2CMPLEU
block|,
DECL|enumerator|TILEGX_OPC_V2CMPLTS
name|TILEGX_OPC_V2CMPLTS
block|,
DECL|enumerator|TILEGX_OPC_V2CMPLTSI
name|TILEGX_OPC_V2CMPLTSI
block|,
DECL|enumerator|TILEGX_OPC_V2CMPLTU
name|TILEGX_OPC_V2CMPLTU
block|,
DECL|enumerator|TILEGX_OPC_V2CMPLTUI
name|TILEGX_OPC_V2CMPLTUI
block|,
DECL|enumerator|TILEGX_OPC_V2CMPNE
name|TILEGX_OPC_V2CMPNE
block|,
DECL|enumerator|TILEGX_OPC_V2DOTP
name|TILEGX_OPC_V2DOTP
block|,
DECL|enumerator|TILEGX_OPC_V2DOTPA
name|TILEGX_OPC_V2DOTPA
block|,
DECL|enumerator|TILEGX_OPC_V2INT_H
name|TILEGX_OPC_V2INT_H
block|,
DECL|enumerator|TILEGX_OPC_V2INT_L
name|TILEGX_OPC_V2INT_L
block|,
DECL|enumerator|TILEGX_OPC_V2MAXS
name|TILEGX_OPC_V2MAXS
block|,
DECL|enumerator|TILEGX_OPC_V2MAXSI
name|TILEGX_OPC_V2MAXSI
block|,
DECL|enumerator|TILEGX_OPC_V2MINS
name|TILEGX_OPC_V2MINS
block|,
DECL|enumerator|TILEGX_OPC_V2MINSI
name|TILEGX_OPC_V2MINSI
block|,
DECL|enumerator|TILEGX_OPC_V2MNZ
name|TILEGX_OPC_V2MNZ
block|,
DECL|enumerator|TILEGX_OPC_V2MULFSC
name|TILEGX_OPC_V2MULFSC
block|,
DECL|enumerator|TILEGX_OPC_V2MULS
name|TILEGX_OPC_V2MULS
block|,
DECL|enumerator|TILEGX_OPC_V2MULTS
name|TILEGX_OPC_V2MULTS
block|,
DECL|enumerator|TILEGX_OPC_V2MZ
name|TILEGX_OPC_V2MZ
block|,
DECL|enumerator|TILEGX_OPC_V2PACKH
name|TILEGX_OPC_V2PACKH
block|,
DECL|enumerator|TILEGX_OPC_V2PACKL
name|TILEGX_OPC_V2PACKL
block|,
DECL|enumerator|TILEGX_OPC_V2PACKUC
name|TILEGX_OPC_V2PACKUC
block|,
DECL|enumerator|TILEGX_OPC_V2SADAS
name|TILEGX_OPC_V2SADAS
block|,
DECL|enumerator|TILEGX_OPC_V2SADAU
name|TILEGX_OPC_V2SADAU
block|,
DECL|enumerator|TILEGX_OPC_V2SADS
name|TILEGX_OPC_V2SADS
block|,
DECL|enumerator|TILEGX_OPC_V2SADU
name|TILEGX_OPC_V2SADU
block|,
DECL|enumerator|TILEGX_OPC_V2SHL
name|TILEGX_OPC_V2SHL
block|,
DECL|enumerator|TILEGX_OPC_V2SHLI
name|TILEGX_OPC_V2SHLI
block|,
DECL|enumerator|TILEGX_OPC_V2SHLSC
name|TILEGX_OPC_V2SHLSC
block|,
DECL|enumerator|TILEGX_OPC_V2SHRS
name|TILEGX_OPC_V2SHRS
block|,
DECL|enumerator|TILEGX_OPC_V2SHRSI
name|TILEGX_OPC_V2SHRSI
block|,
DECL|enumerator|TILEGX_OPC_V2SHRU
name|TILEGX_OPC_V2SHRU
block|,
DECL|enumerator|TILEGX_OPC_V2SHRUI
name|TILEGX_OPC_V2SHRUI
block|,
DECL|enumerator|TILEGX_OPC_V2SUB
name|TILEGX_OPC_V2SUB
block|,
DECL|enumerator|TILEGX_OPC_V2SUBSC
name|TILEGX_OPC_V2SUBSC
block|,
DECL|enumerator|TILEGX_OPC_V4ADD
name|TILEGX_OPC_V4ADD
block|,
DECL|enumerator|TILEGX_OPC_V4ADDSC
name|TILEGX_OPC_V4ADDSC
block|,
DECL|enumerator|TILEGX_OPC_V4INT_H
name|TILEGX_OPC_V4INT_H
block|,
DECL|enumerator|TILEGX_OPC_V4INT_L
name|TILEGX_OPC_V4INT_L
block|,
DECL|enumerator|TILEGX_OPC_V4PACKSC
name|TILEGX_OPC_V4PACKSC
block|,
DECL|enumerator|TILEGX_OPC_V4SHL
name|TILEGX_OPC_V4SHL
block|,
DECL|enumerator|TILEGX_OPC_V4SHLSC
name|TILEGX_OPC_V4SHLSC
block|,
DECL|enumerator|TILEGX_OPC_V4SHRS
name|TILEGX_OPC_V4SHRS
block|,
DECL|enumerator|TILEGX_OPC_V4SHRU
name|TILEGX_OPC_V4SHRU
block|,
DECL|enumerator|TILEGX_OPC_V4SUB
name|TILEGX_OPC_V4SUB
block|,
DECL|enumerator|TILEGX_OPC_V4SUBSC
name|TILEGX_OPC_V4SUBSC
block|,
DECL|enumerator|TILEGX_OPC_WH64
name|TILEGX_OPC_WH64
block|,
DECL|enumerator|TILEGX_OPC_XOR
name|TILEGX_OPC_XOR
block|,
DECL|enumerator|TILEGX_OPC_XORI
name|TILEGX_OPC_XORI
block|,
DECL|enumerator|TILEGX_OPC_NONE
name|TILEGX_OPC_NONE
block|}
DECL|typedef|tilegx_mnemonic
name|tilegx_mnemonic
typedef|;
end_typedef
begin_enum
enum|enum
block|{
DECL|enumerator|TILEGX_MAX_OPERANDS
name|TILEGX_MAX_OPERANDS
init|=
literal|4
comment|/* bfexts */
block|}
enum|;
end_enum
begin_struct
DECL|struct|tilegx_opcode
struct|struct
name|tilegx_opcode
block|{
comment|/* The opcode mnemonic, e.g. "add" */
DECL|member|name
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
comment|/* The enum value for this mnemonic. */
DECL|member|mnemonic
name|tilegx_mnemonic
name|mnemonic
decl_stmt|;
comment|/* A bit mask of which of the five pipes this instruction      is compatible with:      X0  0x01      X1  0x02      Y0  0x04      Y1  0x08      Y2  0x10 */
DECL|member|pipes
name|unsigned
name|char
name|pipes
decl_stmt|;
comment|/* How many operands are there? */
DECL|member|num_operands
name|unsigned
name|char
name|num_operands
decl_stmt|;
comment|/* Which register does this write implicitly, or TREG_ZERO if none? */
DECL|member|implicitly_written_register
name|unsigned
name|char
name|implicitly_written_register
decl_stmt|;
comment|/* Can this be bundled with other instructions (almost always true). */
DECL|member|can_bundle
name|unsigned
name|char
name|can_bundle
decl_stmt|;
comment|/* The description of the operands. Each of these is an    * index into the tilegx_operands[] table. */
DECL|member|operands
name|unsigned
name|char
name|operands
index|[
name|TILEGX_NUM_PIPELINE_ENCODINGS
index|]
index|[
name|TILEGX_MAX_OPERANDS
index|]
decl_stmt|;
comment|/* A mask of which bits have predefined values for each pipeline.    * This is useful for disassembly. */
DECL|member|fixed_bit_masks
name|tilegx_bundle_bits
name|fixed_bit_masks
index|[
name|TILEGX_NUM_PIPELINE_ENCODINGS
index|]
decl_stmt|;
comment|/* For each bit set in fixed_bit_masks, what the value is for this    * instruction. */
DECL|member|fixed_bit_values
name|tilegx_bundle_bits
name|fixed_bit_values
index|[
name|TILEGX_NUM_PIPELINE_ENCODINGS
index|]
decl_stmt|;
block|}
struct|;
end_struct
begin_comment
comment|/* Used for non-textual disassembly into structs. */
end_comment
begin_struct
DECL|struct|tilegx_decoded_instruction
struct|struct
name|tilegx_decoded_instruction
block|{
DECL|member|opcode
specifier|const
name|struct
name|tilegx_opcode
modifier|*
name|opcode
decl_stmt|;
DECL|member|operands
specifier|const
name|struct
name|tilegx_operand
modifier|*
name|operands
index|[
name|TILEGX_MAX_OPERANDS
index|]
decl_stmt|;
DECL|member|operand_values
name|long
name|long
name|operand_values
index|[
name|TILEGX_MAX_OPERANDS
index|]
decl_stmt|;
block|}
struct|;
end_struct
begin_enum
enum|enum
block|{
DECL|enumerator|ADDI_IMM8_OPCODE_X0
name|ADDI_IMM8_OPCODE_X0
init|=
literal|1
block|,
DECL|enumerator|ADDI_IMM8_OPCODE_X1
name|ADDI_IMM8_OPCODE_X1
init|=
literal|1
block|,
DECL|enumerator|ADDI_OPCODE_Y0
name|ADDI_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|ADDI_OPCODE_Y1
name|ADDI_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|ADDLI_OPCODE_X0
name|ADDLI_OPCODE_X0
init|=
literal|1
block|,
DECL|enumerator|ADDLI_OPCODE_X1
name|ADDLI_OPCODE_X1
init|=
literal|0
block|,
DECL|enumerator|ADDXI_IMM8_OPCODE_X0
name|ADDXI_IMM8_OPCODE_X0
init|=
literal|2
block|,
DECL|enumerator|ADDXI_IMM8_OPCODE_X1
name|ADDXI_IMM8_OPCODE_X1
init|=
literal|2
block|,
DECL|enumerator|ADDXI_OPCODE_Y0
name|ADDXI_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|ADDXI_OPCODE_Y1
name|ADDXI_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|ADDXLI_OPCODE_X0
name|ADDXLI_OPCODE_X0
init|=
literal|2
block|,
DECL|enumerator|ADDXLI_OPCODE_X1
name|ADDXLI_OPCODE_X1
init|=
literal|1
block|,
DECL|enumerator|ADDXSC_RRR_0_OPCODE_X0
name|ADDXSC_RRR_0_OPCODE_X0
init|=
literal|1
block|,
DECL|enumerator|ADDXSC_RRR_0_OPCODE_X1
name|ADDXSC_RRR_0_OPCODE_X1
init|=
literal|1
block|,
DECL|enumerator|ADDX_RRR_0_OPCODE_X0
name|ADDX_RRR_0_OPCODE_X0
init|=
literal|2
block|,
DECL|enumerator|ADDX_RRR_0_OPCODE_X1
name|ADDX_RRR_0_OPCODE_X1
init|=
literal|2
block|,
DECL|enumerator|ADDX_RRR_0_OPCODE_Y0
name|ADDX_RRR_0_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|ADDX_SPECIAL_0_OPCODE_Y1
name|ADDX_SPECIAL_0_OPCODE_Y1
init|=
literal|0
block|,
DECL|enumerator|ADD_RRR_0_OPCODE_X0
name|ADD_RRR_0_OPCODE_X0
init|=
literal|3
block|,
DECL|enumerator|ADD_RRR_0_OPCODE_X1
name|ADD_RRR_0_OPCODE_X1
init|=
literal|3
block|,
DECL|enumerator|ADD_RRR_0_OPCODE_Y0
name|ADD_RRR_0_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|ADD_SPECIAL_0_OPCODE_Y1
name|ADD_SPECIAL_0_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|ANDI_IMM8_OPCODE_X0
name|ANDI_IMM8_OPCODE_X0
init|=
literal|3
block|,
DECL|enumerator|ANDI_IMM8_OPCODE_X1
name|ANDI_IMM8_OPCODE_X1
init|=
literal|3
block|,
DECL|enumerator|ANDI_OPCODE_Y0
name|ANDI_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|ANDI_OPCODE_Y1
name|ANDI_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|AND_RRR_0_OPCODE_X0
name|AND_RRR_0_OPCODE_X0
init|=
literal|4
block|,
DECL|enumerator|AND_RRR_0_OPCODE_X1
name|AND_RRR_0_OPCODE_X1
init|=
literal|4
block|,
DECL|enumerator|AND_RRR_5_OPCODE_Y0
name|AND_RRR_5_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|AND_RRR_5_OPCODE_Y1
name|AND_RRR_5_OPCODE_Y1
init|=
literal|0
block|,
DECL|enumerator|BEQZT_BRANCH_OPCODE_X1
name|BEQZT_BRANCH_OPCODE_X1
init|=
literal|16
block|,
DECL|enumerator|BEQZ_BRANCH_OPCODE_X1
name|BEQZ_BRANCH_OPCODE_X1
init|=
literal|17
block|,
DECL|enumerator|BFEXTS_BF_OPCODE_X0
name|BFEXTS_BF_OPCODE_X0
init|=
literal|4
block|,
DECL|enumerator|BFEXTU_BF_OPCODE_X0
name|BFEXTU_BF_OPCODE_X0
init|=
literal|5
block|,
DECL|enumerator|BFINS_BF_OPCODE_X0
name|BFINS_BF_OPCODE_X0
init|=
literal|6
block|,
DECL|enumerator|BF_OPCODE_X0
name|BF_OPCODE_X0
init|=
literal|3
block|,
DECL|enumerator|BGEZT_BRANCH_OPCODE_X1
name|BGEZT_BRANCH_OPCODE_X1
init|=
literal|18
block|,
DECL|enumerator|BGEZ_BRANCH_OPCODE_X1
name|BGEZ_BRANCH_OPCODE_X1
init|=
literal|19
block|,
DECL|enumerator|BGTZT_BRANCH_OPCODE_X1
name|BGTZT_BRANCH_OPCODE_X1
init|=
literal|20
block|,
DECL|enumerator|BGTZ_BRANCH_OPCODE_X1
name|BGTZ_BRANCH_OPCODE_X1
init|=
literal|21
block|,
DECL|enumerator|BLBCT_BRANCH_OPCODE_X1
name|BLBCT_BRANCH_OPCODE_X1
init|=
literal|22
block|,
DECL|enumerator|BLBC_BRANCH_OPCODE_X1
name|BLBC_BRANCH_OPCODE_X1
init|=
literal|23
block|,
DECL|enumerator|BLBST_BRANCH_OPCODE_X1
name|BLBST_BRANCH_OPCODE_X1
init|=
literal|24
block|,
DECL|enumerator|BLBS_BRANCH_OPCODE_X1
name|BLBS_BRANCH_OPCODE_X1
init|=
literal|25
block|,
DECL|enumerator|BLEZT_BRANCH_OPCODE_X1
name|BLEZT_BRANCH_OPCODE_X1
init|=
literal|26
block|,
DECL|enumerator|BLEZ_BRANCH_OPCODE_X1
name|BLEZ_BRANCH_OPCODE_X1
init|=
literal|27
block|,
DECL|enumerator|BLTZT_BRANCH_OPCODE_X1
name|BLTZT_BRANCH_OPCODE_X1
init|=
literal|28
block|,
DECL|enumerator|BLTZ_BRANCH_OPCODE_X1
name|BLTZ_BRANCH_OPCODE_X1
init|=
literal|29
block|,
DECL|enumerator|BNEZT_BRANCH_OPCODE_X1
name|BNEZT_BRANCH_OPCODE_X1
init|=
literal|30
block|,
DECL|enumerator|BNEZ_BRANCH_OPCODE_X1
name|BNEZ_BRANCH_OPCODE_X1
init|=
literal|31
block|,
DECL|enumerator|BRANCH_OPCODE_X1
name|BRANCH_OPCODE_X1
init|=
literal|2
block|,
DECL|enumerator|CMOVEQZ_RRR_0_OPCODE_X0
name|CMOVEQZ_RRR_0_OPCODE_X0
init|=
literal|5
block|,
DECL|enumerator|CMOVEQZ_RRR_4_OPCODE_Y0
name|CMOVEQZ_RRR_4_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|CMOVNEZ_RRR_0_OPCODE_X0
name|CMOVNEZ_RRR_0_OPCODE_X0
init|=
literal|6
block|,
DECL|enumerator|CMOVNEZ_RRR_4_OPCODE_Y0
name|CMOVNEZ_RRR_4_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|CMPEQI_IMM8_OPCODE_X0
name|CMPEQI_IMM8_OPCODE_X0
init|=
literal|4
block|,
DECL|enumerator|CMPEQI_IMM8_OPCODE_X1
name|CMPEQI_IMM8_OPCODE_X1
init|=
literal|4
block|,
DECL|enumerator|CMPEQI_OPCODE_Y0
name|CMPEQI_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|CMPEQI_OPCODE_Y1
name|CMPEQI_OPCODE_Y1
init|=
literal|4
block|,
DECL|enumerator|CMPEQ_RRR_0_OPCODE_X0
name|CMPEQ_RRR_0_OPCODE_X0
init|=
literal|7
block|,
DECL|enumerator|CMPEQ_RRR_0_OPCODE_X1
name|CMPEQ_RRR_0_OPCODE_X1
init|=
literal|5
block|,
DECL|enumerator|CMPEQ_RRR_3_OPCODE_Y0
name|CMPEQ_RRR_3_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|CMPEQ_RRR_3_OPCODE_Y1
name|CMPEQ_RRR_3_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|CMPEXCH4_RRR_0_OPCODE_X1
name|CMPEXCH4_RRR_0_OPCODE_X1
init|=
literal|6
block|,
DECL|enumerator|CMPEXCH_RRR_0_OPCODE_X1
name|CMPEXCH_RRR_0_OPCODE_X1
init|=
literal|7
block|,
DECL|enumerator|CMPLES_RRR_0_OPCODE_X0
name|CMPLES_RRR_0_OPCODE_X0
init|=
literal|8
block|,
DECL|enumerator|CMPLES_RRR_0_OPCODE_X1
name|CMPLES_RRR_0_OPCODE_X1
init|=
literal|8
block|,
DECL|enumerator|CMPLES_RRR_2_OPCODE_Y0
name|CMPLES_RRR_2_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|CMPLES_RRR_2_OPCODE_Y1
name|CMPLES_RRR_2_OPCODE_Y1
init|=
literal|0
block|,
DECL|enumerator|CMPLEU_RRR_0_OPCODE_X0
name|CMPLEU_RRR_0_OPCODE_X0
init|=
literal|9
block|,
DECL|enumerator|CMPLEU_RRR_0_OPCODE_X1
name|CMPLEU_RRR_0_OPCODE_X1
init|=
literal|9
block|,
DECL|enumerator|CMPLEU_RRR_2_OPCODE_Y0
name|CMPLEU_RRR_2_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|CMPLEU_RRR_2_OPCODE_Y1
name|CMPLEU_RRR_2_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|CMPLTSI_IMM8_OPCODE_X0
name|CMPLTSI_IMM8_OPCODE_X0
init|=
literal|5
block|,
DECL|enumerator|CMPLTSI_IMM8_OPCODE_X1
name|CMPLTSI_IMM8_OPCODE_X1
init|=
literal|5
block|,
DECL|enumerator|CMPLTSI_OPCODE_Y0
name|CMPLTSI_OPCODE_Y0
init|=
literal|4
block|,
DECL|enumerator|CMPLTSI_OPCODE_Y1
name|CMPLTSI_OPCODE_Y1
init|=
literal|5
block|,
DECL|enumerator|CMPLTS_RRR_0_OPCODE_X0
name|CMPLTS_RRR_0_OPCODE_X0
init|=
literal|10
block|,
DECL|enumerator|CMPLTS_RRR_0_OPCODE_X1
name|CMPLTS_RRR_0_OPCODE_X1
init|=
literal|10
block|,
DECL|enumerator|CMPLTS_RRR_2_OPCODE_Y0
name|CMPLTS_RRR_2_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|CMPLTS_RRR_2_OPCODE_Y1
name|CMPLTS_RRR_2_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|CMPLTUI_IMM8_OPCODE_X0
name|CMPLTUI_IMM8_OPCODE_X0
init|=
literal|6
block|,
DECL|enumerator|CMPLTUI_IMM8_OPCODE_X1
name|CMPLTUI_IMM8_OPCODE_X1
init|=
literal|6
block|,
DECL|enumerator|CMPLTU_RRR_0_OPCODE_X0
name|CMPLTU_RRR_0_OPCODE_X0
init|=
literal|11
block|,
DECL|enumerator|CMPLTU_RRR_0_OPCODE_X1
name|CMPLTU_RRR_0_OPCODE_X1
init|=
literal|11
block|,
DECL|enumerator|CMPLTU_RRR_2_OPCODE_Y0
name|CMPLTU_RRR_2_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|CMPLTU_RRR_2_OPCODE_Y1
name|CMPLTU_RRR_2_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|CMPNE_RRR_0_OPCODE_X0
name|CMPNE_RRR_0_OPCODE_X0
init|=
literal|12
block|,
DECL|enumerator|CMPNE_RRR_0_OPCODE_X1
name|CMPNE_RRR_0_OPCODE_X1
init|=
literal|12
block|,
DECL|enumerator|CMPNE_RRR_3_OPCODE_Y0
name|CMPNE_RRR_3_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|CMPNE_RRR_3_OPCODE_Y1
name|CMPNE_RRR_3_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|CMULAF_RRR_0_OPCODE_X0
name|CMULAF_RRR_0_OPCODE_X0
init|=
literal|13
block|,
DECL|enumerator|CMULA_RRR_0_OPCODE_X0
name|CMULA_RRR_0_OPCODE_X0
init|=
literal|14
block|,
DECL|enumerator|CMULFR_RRR_0_OPCODE_X0
name|CMULFR_RRR_0_OPCODE_X0
init|=
literal|15
block|,
DECL|enumerator|CMULF_RRR_0_OPCODE_X0
name|CMULF_RRR_0_OPCODE_X0
init|=
literal|16
block|,
DECL|enumerator|CMULHR_RRR_0_OPCODE_X0
name|CMULHR_RRR_0_OPCODE_X0
init|=
literal|17
block|,
DECL|enumerator|CMULH_RRR_0_OPCODE_X0
name|CMULH_RRR_0_OPCODE_X0
init|=
literal|18
block|,
DECL|enumerator|CMUL_RRR_0_OPCODE_X0
name|CMUL_RRR_0_OPCODE_X0
init|=
literal|19
block|,
DECL|enumerator|CNTLZ_UNARY_OPCODE_X0
name|CNTLZ_UNARY_OPCODE_X0
init|=
literal|1
block|,
DECL|enumerator|CNTLZ_UNARY_OPCODE_Y0
name|CNTLZ_UNARY_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|CNTTZ_UNARY_OPCODE_X0
name|CNTTZ_UNARY_OPCODE_X0
init|=
literal|2
block|,
DECL|enumerator|CNTTZ_UNARY_OPCODE_Y0
name|CNTTZ_UNARY_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|CRC32_32_RRR_0_OPCODE_X0
name|CRC32_32_RRR_0_OPCODE_X0
init|=
literal|20
block|,
DECL|enumerator|CRC32_8_RRR_0_OPCODE_X0
name|CRC32_8_RRR_0_OPCODE_X0
init|=
literal|21
block|,
DECL|enumerator|DBLALIGN2_RRR_0_OPCODE_X0
name|DBLALIGN2_RRR_0_OPCODE_X0
init|=
literal|22
block|,
DECL|enumerator|DBLALIGN2_RRR_0_OPCODE_X1
name|DBLALIGN2_RRR_0_OPCODE_X1
init|=
literal|13
block|,
DECL|enumerator|DBLALIGN4_RRR_0_OPCODE_X0
name|DBLALIGN4_RRR_0_OPCODE_X0
init|=
literal|23
block|,
DECL|enumerator|DBLALIGN4_RRR_0_OPCODE_X1
name|DBLALIGN4_RRR_0_OPCODE_X1
init|=
literal|14
block|,
DECL|enumerator|DBLALIGN6_RRR_0_OPCODE_X0
name|DBLALIGN6_RRR_0_OPCODE_X0
init|=
literal|24
block|,
DECL|enumerator|DBLALIGN6_RRR_0_OPCODE_X1
name|DBLALIGN6_RRR_0_OPCODE_X1
init|=
literal|15
block|,
DECL|enumerator|DBLALIGN_RRR_0_OPCODE_X0
name|DBLALIGN_RRR_0_OPCODE_X0
init|=
literal|25
block|,
DECL|enumerator|DRAIN_UNARY_OPCODE_X1
name|DRAIN_UNARY_OPCODE_X1
init|=
literal|1
block|,
DECL|enumerator|DTLBPR_UNARY_OPCODE_X1
name|DTLBPR_UNARY_OPCODE_X1
init|=
literal|2
block|,
DECL|enumerator|EXCH4_RRR_0_OPCODE_X1
name|EXCH4_RRR_0_OPCODE_X1
init|=
literal|16
block|,
DECL|enumerator|EXCH_RRR_0_OPCODE_X1
name|EXCH_RRR_0_OPCODE_X1
init|=
literal|17
block|,
DECL|enumerator|FDOUBLE_ADDSUB_RRR_0_OPCODE_X0
name|FDOUBLE_ADDSUB_RRR_0_OPCODE_X0
init|=
literal|26
block|,
DECL|enumerator|FDOUBLE_ADD_FLAGS_RRR_0_OPCODE_X0
name|FDOUBLE_ADD_FLAGS_RRR_0_OPCODE_X0
init|=
literal|27
block|,
DECL|enumerator|FDOUBLE_MUL_FLAGS_RRR_0_OPCODE_X0
name|FDOUBLE_MUL_FLAGS_RRR_0_OPCODE_X0
init|=
literal|28
block|,
DECL|enumerator|FDOUBLE_PACK1_RRR_0_OPCODE_X0
name|FDOUBLE_PACK1_RRR_0_OPCODE_X0
init|=
literal|29
block|,
DECL|enumerator|FDOUBLE_PACK2_RRR_0_OPCODE_X0
name|FDOUBLE_PACK2_RRR_0_OPCODE_X0
init|=
literal|30
block|,
DECL|enumerator|FDOUBLE_SUB_FLAGS_RRR_0_OPCODE_X0
name|FDOUBLE_SUB_FLAGS_RRR_0_OPCODE_X0
init|=
literal|31
block|,
DECL|enumerator|FDOUBLE_UNPACK_MAX_RRR_0_OPCODE_X0
name|FDOUBLE_UNPACK_MAX_RRR_0_OPCODE_X0
init|=
literal|32
block|,
DECL|enumerator|FDOUBLE_UNPACK_MIN_RRR_0_OPCODE_X0
name|FDOUBLE_UNPACK_MIN_RRR_0_OPCODE_X0
init|=
literal|33
block|,
DECL|enumerator|FETCHADD4_RRR_0_OPCODE_X1
name|FETCHADD4_RRR_0_OPCODE_X1
init|=
literal|18
block|,
DECL|enumerator|FETCHADDGEZ4_RRR_0_OPCODE_X1
name|FETCHADDGEZ4_RRR_0_OPCODE_X1
init|=
literal|19
block|,
DECL|enumerator|FETCHADDGEZ_RRR_0_OPCODE_X1
name|FETCHADDGEZ_RRR_0_OPCODE_X1
init|=
literal|20
block|,
DECL|enumerator|FETCHADD_RRR_0_OPCODE_X1
name|FETCHADD_RRR_0_OPCODE_X1
init|=
literal|21
block|,
DECL|enumerator|FETCHAND4_RRR_0_OPCODE_X1
name|FETCHAND4_RRR_0_OPCODE_X1
init|=
literal|22
block|,
DECL|enumerator|FETCHAND_RRR_0_OPCODE_X1
name|FETCHAND_RRR_0_OPCODE_X1
init|=
literal|23
block|,
DECL|enumerator|FETCHOR4_RRR_0_OPCODE_X1
name|FETCHOR4_RRR_0_OPCODE_X1
init|=
literal|24
block|,
DECL|enumerator|FETCHOR_RRR_0_OPCODE_X1
name|FETCHOR_RRR_0_OPCODE_X1
init|=
literal|25
block|,
DECL|enumerator|FINV_UNARY_OPCODE_X1
name|FINV_UNARY_OPCODE_X1
init|=
literal|3
block|,
DECL|enumerator|FLUSHWB_UNARY_OPCODE_X1
name|FLUSHWB_UNARY_OPCODE_X1
init|=
literal|4
block|,
DECL|enumerator|FLUSH_UNARY_OPCODE_X1
name|FLUSH_UNARY_OPCODE_X1
init|=
literal|5
block|,
DECL|enumerator|FNOP_UNARY_OPCODE_X0
name|FNOP_UNARY_OPCODE_X0
init|=
literal|3
block|,
DECL|enumerator|FNOP_UNARY_OPCODE_X1
name|FNOP_UNARY_OPCODE_X1
init|=
literal|6
block|,
DECL|enumerator|FNOP_UNARY_OPCODE_Y0
name|FNOP_UNARY_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|FNOP_UNARY_OPCODE_Y1
name|FNOP_UNARY_OPCODE_Y1
init|=
literal|8
block|,
DECL|enumerator|FSINGLE_ADD1_RRR_0_OPCODE_X0
name|FSINGLE_ADD1_RRR_0_OPCODE_X0
init|=
literal|34
block|,
DECL|enumerator|FSINGLE_ADDSUB2_RRR_0_OPCODE_X0
name|FSINGLE_ADDSUB2_RRR_0_OPCODE_X0
init|=
literal|35
block|,
DECL|enumerator|FSINGLE_MUL1_RRR_0_OPCODE_X0
name|FSINGLE_MUL1_RRR_0_OPCODE_X0
init|=
literal|36
block|,
DECL|enumerator|FSINGLE_MUL2_RRR_0_OPCODE_X0
name|FSINGLE_MUL2_RRR_0_OPCODE_X0
init|=
literal|37
block|,
DECL|enumerator|FSINGLE_PACK1_UNARY_OPCODE_X0
name|FSINGLE_PACK1_UNARY_OPCODE_X0
init|=
literal|4
block|,
DECL|enumerator|FSINGLE_PACK1_UNARY_OPCODE_Y0
name|FSINGLE_PACK1_UNARY_OPCODE_Y0
init|=
literal|4
block|,
DECL|enumerator|FSINGLE_PACK2_RRR_0_OPCODE_X0
name|FSINGLE_PACK2_RRR_0_OPCODE_X0
init|=
literal|38
block|,
DECL|enumerator|FSINGLE_SUB1_RRR_0_OPCODE_X0
name|FSINGLE_SUB1_RRR_0_OPCODE_X0
init|=
literal|39
block|,
DECL|enumerator|ICOH_UNARY_OPCODE_X1
name|ICOH_UNARY_OPCODE_X1
init|=
literal|7
block|,
DECL|enumerator|ILL_UNARY_OPCODE_X1
name|ILL_UNARY_OPCODE_X1
init|=
literal|8
block|,
DECL|enumerator|ILL_UNARY_OPCODE_Y1
name|ILL_UNARY_OPCODE_Y1
init|=
literal|9
block|,
DECL|enumerator|IMM8_OPCODE_X0
name|IMM8_OPCODE_X0
init|=
literal|4
block|,
DECL|enumerator|IMM8_OPCODE_X1
name|IMM8_OPCODE_X1
init|=
literal|3
block|,
DECL|enumerator|INV_UNARY_OPCODE_X1
name|INV_UNARY_OPCODE_X1
init|=
literal|9
block|,
DECL|enumerator|IRET_UNARY_OPCODE_X1
name|IRET_UNARY_OPCODE_X1
init|=
literal|10
block|,
DECL|enumerator|JALRP_UNARY_OPCODE_X1
name|JALRP_UNARY_OPCODE_X1
init|=
literal|11
block|,
DECL|enumerator|JALRP_UNARY_OPCODE_Y1
name|JALRP_UNARY_OPCODE_Y1
init|=
literal|10
block|,
DECL|enumerator|JALR_UNARY_OPCODE_X1
name|JALR_UNARY_OPCODE_X1
init|=
literal|12
block|,
DECL|enumerator|JALR_UNARY_OPCODE_Y1
name|JALR_UNARY_OPCODE_Y1
init|=
literal|11
block|,
DECL|enumerator|JAL_JUMP_OPCODE_X1
name|JAL_JUMP_OPCODE_X1
init|=
literal|0
block|,
DECL|enumerator|JRP_UNARY_OPCODE_X1
name|JRP_UNARY_OPCODE_X1
init|=
literal|13
block|,
DECL|enumerator|JRP_UNARY_OPCODE_Y1
name|JRP_UNARY_OPCODE_Y1
init|=
literal|12
block|,
DECL|enumerator|JR_UNARY_OPCODE_X1
name|JR_UNARY_OPCODE_X1
init|=
literal|14
block|,
DECL|enumerator|JR_UNARY_OPCODE_Y1
name|JR_UNARY_OPCODE_Y1
init|=
literal|13
block|,
DECL|enumerator|JUMP_OPCODE_X1
name|JUMP_OPCODE_X1
init|=
literal|4
block|,
DECL|enumerator|J_JUMP_OPCODE_X1
name|J_JUMP_OPCODE_X1
init|=
literal|1
block|,
DECL|enumerator|LD1S_ADD_IMM8_OPCODE_X1
name|LD1S_ADD_IMM8_OPCODE_X1
init|=
literal|7
block|,
DECL|enumerator|LD1S_OPCODE_Y2
name|LD1S_OPCODE_Y2
init|=
literal|0
block|,
DECL|enumerator|LD1S_UNARY_OPCODE_X1
name|LD1S_UNARY_OPCODE_X1
init|=
literal|15
block|,
DECL|enumerator|LD1U_ADD_IMM8_OPCODE_X1
name|LD1U_ADD_IMM8_OPCODE_X1
init|=
literal|8
block|,
DECL|enumerator|LD1U_OPCODE_Y2
name|LD1U_OPCODE_Y2
init|=
literal|1
block|,
DECL|enumerator|LD1U_UNARY_OPCODE_X1
name|LD1U_UNARY_OPCODE_X1
init|=
literal|16
block|,
DECL|enumerator|LD2S_ADD_IMM8_OPCODE_X1
name|LD2S_ADD_IMM8_OPCODE_X1
init|=
literal|9
block|,
DECL|enumerator|LD2S_OPCODE_Y2
name|LD2S_OPCODE_Y2
init|=
literal|2
block|,
DECL|enumerator|LD2S_UNARY_OPCODE_X1
name|LD2S_UNARY_OPCODE_X1
init|=
literal|17
block|,
DECL|enumerator|LD2U_ADD_IMM8_OPCODE_X1
name|LD2U_ADD_IMM8_OPCODE_X1
init|=
literal|10
block|,
DECL|enumerator|LD2U_OPCODE_Y2
name|LD2U_OPCODE_Y2
init|=
literal|3
block|,
DECL|enumerator|LD2U_UNARY_OPCODE_X1
name|LD2U_UNARY_OPCODE_X1
init|=
literal|18
block|,
DECL|enumerator|LD4S_ADD_IMM8_OPCODE_X1
name|LD4S_ADD_IMM8_OPCODE_X1
init|=
literal|11
block|,
DECL|enumerator|LD4S_OPCODE_Y2
name|LD4S_OPCODE_Y2
init|=
literal|1
block|,
DECL|enumerator|LD4S_UNARY_OPCODE_X1
name|LD4S_UNARY_OPCODE_X1
init|=
literal|19
block|,
DECL|enumerator|LD4U_ADD_IMM8_OPCODE_X1
name|LD4U_ADD_IMM8_OPCODE_X1
init|=
literal|12
block|,
DECL|enumerator|LD4U_OPCODE_Y2
name|LD4U_OPCODE_Y2
init|=
literal|2
block|,
DECL|enumerator|LD4U_UNARY_OPCODE_X1
name|LD4U_UNARY_OPCODE_X1
init|=
literal|20
block|,
DECL|enumerator|LDNA_UNARY_OPCODE_X1
name|LDNA_UNARY_OPCODE_X1
init|=
literal|21
block|,
DECL|enumerator|LDNT1S_ADD_IMM8_OPCODE_X1
name|LDNT1S_ADD_IMM8_OPCODE_X1
init|=
literal|13
block|,
DECL|enumerator|LDNT1S_UNARY_OPCODE_X1
name|LDNT1S_UNARY_OPCODE_X1
init|=
literal|22
block|,
DECL|enumerator|LDNT1U_ADD_IMM8_OPCODE_X1
name|LDNT1U_ADD_IMM8_OPCODE_X1
init|=
literal|14
block|,
DECL|enumerator|LDNT1U_UNARY_OPCODE_X1
name|LDNT1U_UNARY_OPCODE_X1
init|=
literal|23
block|,
DECL|enumerator|LDNT2S_ADD_IMM8_OPCODE_X1
name|LDNT2S_ADD_IMM8_OPCODE_X1
init|=
literal|15
block|,
DECL|enumerator|LDNT2S_UNARY_OPCODE_X1
name|LDNT2S_UNARY_OPCODE_X1
init|=
literal|24
block|,
DECL|enumerator|LDNT2U_ADD_IMM8_OPCODE_X1
name|LDNT2U_ADD_IMM8_OPCODE_X1
init|=
literal|16
block|,
DECL|enumerator|LDNT2U_UNARY_OPCODE_X1
name|LDNT2U_UNARY_OPCODE_X1
init|=
literal|25
block|,
DECL|enumerator|LDNT4S_ADD_IMM8_OPCODE_X1
name|LDNT4S_ADD_IMM8_OPCODE_X1
init|=
literal|17
block|,
DECL|enumerator|LDNT4S_UNARY_OPCODE_X1
name|LDNT4S_UNARY_OPCODE_X1
init|=
literal|26
block|,
DECL|enumerator|LDNT4U_ADD_IMM8_OPCODE_X1
name|LDNT4U_ADD_IMM8_OPCODE_X1
init|=
literal|18
block|,
DECL|enumerator|LDNT4U_UNARY_OPCODE_X1
name|LDNT4U_UNARY_OPCODE_X1
init|=
literal|27
block|,
DECL|enumerator|LDNT_ADD_IMM8_OPCODE_X1
name|LDNT_ADD_IMM8_OPCODE_X1
init|=
literal|19
block|,
DECL|enumerator|LDNT_UNARY_OPCODE_X1
name|LDNT_UNARY_OPCODE_X1
init|=
literal|28
block|,
DECL|enumerator|LD_ADD_IMM8_OPCODE_X1
name|LD_ADD_IMM8_OPCODE_X1
init|=
literal|20
block|,
DECL|enumerator|LD_OPCODE_Y2
name|LD_OPCODE_Y2
init|=
literal|3
block|,
DECL|enumerator|LD_UNARY_OPCODE_X1
name|LD_UNARY_OPCODE_X1
init|=
literal|29
block|,
DECL|enumerator|LNK_UNARY_OPCODE_X1
name|LNK_UNARY_OPCODE_X1
init|=
literal|30
block|,
DECL|enumerator|LNK_UNARY_OPCODE_Y1
name|LNK_UNARY_OPCODE_Y1
init|=
literal|14
block|,
DECL|enumerator|LWNA_ADD_IMM8_OPCODE_X1
name|LWNA_ADD_IMM8_OPCODE_X1
init|=
literal|21
block|,
DECL|enumerator|MFSPR_IMM8_OPCODE_X1
name|MFSPR_IMM8_OPCODE_X1
init|=
literal|22
block|,
DECL|enumerator|MF_UNARY_OPCODE_X1
name|MF_UNARY_OPCODE_X1
init|=
literal|31
block|,
DECL|enumerator|MM_BF_OPCODE_X0
name|MM_BF_OPCODE_X0
init|=
literal|7
block|,
DECL|enumerator|MNZ_RRR_0_OPCODE_X0
name|MNZ_RRR_0_OPCODE_X0
init|=
literal|40
block|,
DECL|enumerator|MNZ_RRR_0_OPCODE_X1
name|MNZ_RRR_0_OPCODE_X1
init|=
literal|26
block|,
DECL|enumerator|MNZ_RRR_4_OPCODE_Y0
name|MNZ_RRR_4_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|MNZ_RRR_4_OPCODE_Y1
name|MNZ_RRR_4_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|MODE_OPCODE_YA2
name|MODE_OPCODE_YA2
init|=
literal|1
block|,
DECL|enumerator|MODE_OPCODE_YB2
name|MODE_OPCODE_YB2
init|=
literal|2
block|,
DECL|enumerator|MODE_OPCODE_YC2
name|MODE_OPCODE_YC2
init|=
literal|3
block|,
DECL|enumerator|MTSPR_IMM8_OPCODE_X1
name|MTSPR_IMM8_OPCODE_X1
init|=
literal|23
block|,
DECL|enumerator|MULAX_RRR_0_OPCODE_X0
name|MULAX_RRR_0_OPCODE_X0
init|=
literal|41
block|,
DECL|enumerator|MULAX_RRR_3_OPCODE_Y0
name|MULAX_RRR_3_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|MULA_HS_HS_RRR_0_OPCODE_X0
name|MULA_HS_HS_RRR_0_OPCODE_X0
init|=
literal|42
block|,
DECL|enumerator|MULA_HS_HS_RRR_9_OPCODE_Y0
name|MULA_HS_HS_RRR_9_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|MULA_HS_HU_RRR_0_OPCODE_X0
name|MULA_HS_HU_RRR_0_OPCODE_X0
init|=
literal|43
block|,
DECL|enumerator|MULA_HS_LS_RRR_0_OPCODE_X0
name|MULA_HS_LS_RRR_0_OPCODE_X0
init|=
literal|44
block|,
DECL|enumerator|MULA_HS_LU_RRR_0_OPCODE_X0
name|MULA_HS_LU_RRR_0_OPCODE_X0
init|=
literal|45
block|,
DECL|enumerator|MULA_HU_HU_RRR_0_OPCODE_X0
name|MULA_HU_HU_RRR_0_OPCODE_X0
init|=
literal|46
block|,
DECL|enumerator|MULA_HU_HU_RRR_9_OPCODE_Y0
name|MULA_HU_HU_RRR_9_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|MULA_HU_LS_RRR_0_OPCODE_X0
name|MULA_HU_LS_RRR_0_OPCODE_X0
init|=
literal|47
block|,
DECL|enumerator|MULA_HU_LU_RRR_0_OPCODE_X0
name|MULA_HU_LU_RRR_0_OPCODE_X0
init|=
literal|48
block|,
DECL|enumerator|MULA_LS_LS_RRR_0_OPCODE_X0
name|MULA_LS_LS_RRR_0_OPCODE_X0
init|=
literal|49
block|,
DECL|enumerator|MULA_LS_LS_RRR_9_OPCODE_Y0
name|MULA_LS_LS_RRR_9_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|MULA_LS_LU_RRR_0_OPCODE_X0
name|MULA_LS_LU_RRR_0_OPCODE_X0
init|=
literal|50
block|,
DECL|enumerator|MULA_LU_LU_RRR_0_OPCODE_X0
name|MULA_LU_LU_RRR_0_OPCODE_X0
init|=
literal|51
block|,
DECL|enumerator|MULA_LU_LU_RRR_9_OPCODE_Y0
name|MULA_LU_LU_RRR_9_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|MULX_RRR_0_OPCODE_X0
name|MULX_RRR_0_OPCODE_X0
init|=
literal|52
block|,
DECL|enumerator|MULX_RRR_3_OPCODE_Y0
name|MULX_RRR_3_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|MUL_HS_HS_RRR_0_OPCODE_X0
name|MUL_HS_HS_RRR_0_OPCODE_X0
init|=
literal|53
block|,
DECL|enumerator|MUL_HS_HS_RRR_8_OPCODE_Y0
name|MUL_HS_HS_RRR_8_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|MUL_HS_HU_RRR_0_OPCODE_X0
name|MUL_HS_HU_RRR_0_OPCODE_X0
init|=
literal|54
block|,
DECL|enumerator|MUL_HS_LS_RRR_0_OPCODE_X0
name|MUL_HS_LS_RRR_0_OPCODE_X0
init|=
literal|55
block|,
DECL|enumerator|MUL_HS_LU_RRR_0_OPCODE_X0
name|MUL_HS_LU_RRR_0_OPCODE_X0
init|=
literal|56
block|,
DECL|enumerator|MUL_HU_HU_RRR_0_OPCODE_X0
name|MUL_HU_HU_RRR_0_OPCODE_X0
init|=
literal|57
block|,
DECL|enumerator|MUL_HU_HU_RRR_8_OPCODE_Y0
name|MUL_HU_HU_RRR_8_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|MUL_HU_LS_RRR_0_OPCODE_X0
name|MUL_HU_LS_RRR_0_OPCODE_X0
init|=
literal|58
block|,
DECL|enumerator|MUL_HU_LU_RRR_0_OPCODE_X0
name|MUL_HU_LU_RRR_0_OPCODE_X0
init|=
literal|59
block|,
DECL|enumerator|MUL_LS_LS_RRR_0_OPCODE_X0
name|MUL_LS_LS_RRR_0_OPCODE_X0
init|=
literal|60
block|,
DECL|enumerator|MUL_LS_LS_RRR_8_OPCODE_Y0
name|MUL_LS_LS_RRR_8_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|MUL_LS_LU_RRR_0_OPCODE_X0
name|MUL_LS_LU_RRR_0_OPCODE_X0
init|=
literal|61
block|,
DECL|enumerator|MUL_LU_LU_RRR_0_OPCODE_X0
name|MUL_LU_LU_RRR_0_OPCODE_X0
init|=
literal|62
block|,
DECL|enumerator|MUL_LU_LU_RRR_8_OPCODE_Y0
name|MUL_LU_LU_RRR_8_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|MZ_RRR_0_OPCODE_X0
name|MZ_RRR_0_OPCODE_X0
init|=
literal|63
block|,
DECL|enumerator|MZ_RRR_0_OPCODE_X1
name|MZ_RRR_0_OPCODE_X1
init|=
literal|27
block|,
DECL|enumerator|MZ_RRR_4_OPCODE_Y0
name|MZ_RRR_4_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|MZ_RRR_4_OPCODE_Y1
name|MZ_RRR_4_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|NAP_UNARY_OPCODE_X1
name|NAP_UNARY_OPCODE_X1
init|=
literal|32
block|,
DECL|enumerator|NOP_UNARY_OPCODE_X0
name|NOP_UNARY_OPCODE_X0
init|=
literal|5
block|,
DECL|enumerator|NOP_UNARY_OPCODE_X1
name|NOP_UNARY_OPCODE_X1
init|=
literal|33
block|,
DECL|enumerator|NOP_UNARY_OPCODE_Y0
name|NOP_UNARY_OPCODE_Y0
init|=
literal|5
block|,
DECL|enumerator|NOP_UNARY_OPCODE_Y1
name|NOP_UNARY_OPCODE_Y1
init|=
literal|15
block|,
DECL|enumerator|NOR_RRR_0_OPCODE_X0
name|NOR_RRR_0_OPCODE_X0
init|=
literal|64
block|,
DECL|enumerator|NOR_RRR_0_OPCODE_X1
name|NOR_RRR_0_OPCODE_X1
init|=
literal|28
block|,
DECL|enumerator|NOR_RRR_5_OPCODE_Y0
name|NOR_RRR_5_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|NOR_RRR_5_OPCODE_Y1
name|NOR_RRR_5_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|ORI_IMM8_OPCODE_X0
name|ORI_IMM8_OPCODE_X0
init|=
literal|7
block|,
DECL|enumerator|ORI_IMM8_OPCODE_X1
name|ORI_IMM8_OPCODE_X1
init|=
literal|24
block|,
DECL|enumerator|OR_RRR_0_OPCODE_X0
name|OR_RRR_0_OPCODE_X0
init|=
literal|65
block|,
DECL|enumerator|OR_RRR_0_OPCODE_X1
name|OR_RRR_0_OPCODE_X1
init|=
literal|29
block|,
DECL|enumerator|OR_RRR_5_OPCODE_Y0
name|OR_RRR_5_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|OR_RRR_5_OPCODE_Y1
name|OR_RRR_5_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|PCNT_UNARY_OPCODE_X0
name|PCNT_UNARY_OPCODE_X0
init|=
literal|6
block|,
DECL|enumerator|PCNT_UNARY_OPCODE_Y0
name|PCNT_UNARY_OPCODE_Y0
init|=
literal|6
block|,
DECL|enumerator|REVBITS_UNARY_OPCODE_X0
name|REVBITS_UNARY_OPCODE_X0
init|=
literal|7
block|,
DECL|enumerator|REVBITS_UNARY_OPCODE_Y0
name|REVBITS_UNARY_OPCODE_Y0
init|=
literal|7
block|,
DECL|enumerator|REVBYTES_UNARY_OPCODE_X0
name|REVBYTES_UNARY_OPCODE_X0
init|=
literal|8
block|,
DECL|enumerator|REVBYTES_UNARY_OPCODE_Y0
name|REVBYTES_UNARY_OPCODE_Y0
init|=
literal|8
block|,
DECL|enumerator|ROTLI_SHIFT_OPCODE_X0
name|ROTLI_SHIFT_OPCODE_X0
init|=
literal|1
block|,
DECL|enumerator|ROTLI_SHIFT_OPCODE_X1
name|ROTLI_SHIFT_OPCODE_X1
init|=
literal|1
block|,
DECL|enumerator|ROTLI_SHIFT_OPCODE_Y0
name|ROTLI_SHIFT_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|ROTLI_SHIFT_OPCODE_Y1
name|ROTLI_SHIFT_OPCODE_Y1
init|=
literal|0
block|,
DECL|enumerator|ROTL_RRR_0_OPCODE_X0
name|ROTL_RRR_0_OPCODE_X0
init|=
literal|66
block|,
DECL|enumerator|ROTL_RRR_0_OPCODE_X1
name|ROTL_RRR_0_OPCODE_X1
init|=
literal|30
block|,
DECL|enumerator|ROTL_RRR_6_OPCODE_Y0
name|ROTL_RRR_6_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|ROTL_RRR_6_OPCODE_Y1
name|ROTL_RRR_6_OPCODE_Y1
init|=
literal|0
block|,
DECL|enumerator|RRR_0_OPCODE_X0
name|RRR_0_OPCODE_X0
init|=
literal|5
block|,
DECL|enumerator|RRR_0_OPCODE_X1
name|RRR_0_OPCODE_X1
init|=
literal|5
block|,
DECL|enumerator|RRR_0_OPCODE_Y0
name|RRR_0_OPCODE_Y0
init|=
literal|5
block|,
DECL|enumerator|RRR_0_OPCODE_Y1
name|RRR_0_OPCODE_Y1
init|=
literal|6
block|,
DECL|enumerator|RRR_1_OPCODE_Y0
name|RRR_1_OPCODE_Y0
init|=
literal|6
block|,
DECL|enumerator|RRR_1_OPCODE_Y1
name|RRR_1_OPCODE_Y1
init|=
literal|7
block|,
DECL|enumerator|RRR_2_OPCODE_Y0
name|RRR_2_OPCODE_Y0
init|=
literal|7
block|,
DECL|enumerator|RRR_2_OPCODE_Y1
name|RRR_2_OPCODE_Y1
init|=
literal|8
block|,
DECL|enumerator|RRR_3_OPCODE_Y0
name|RRR_3_OPCODE_Y0
init|=
literal|8
block|,
DECL|enumerator|RRR_3_OPCODE_Y1
name|RRR_3_OPCODE_Y1
init|=
literal|9
block|,
DECL|enumerator|RRR_4_OPCODE_Y0
name|RRR_4_OPCODE_Y0
init|=
literal|9
block|,
DECL|enumerator|RRR_4_OPCODE_Y1
name|RRR_4_OPCODE_Y1
init|=
literal|10
block|,
DECL|enumerator|RRR_5_OPCODE_Y0
name|RRR_5_OPCODE_Y0
init|=
literal|10
block|,
DECL|enumerator|RRR_5_OPCODE_Y1
name|RRR_5_OPCODE_Y1
init|=
literal|11
block|,
DECL|enumerator|RRR_6_OPCODE_Y0
name|RRR_6_OPCODE_Y0
init|=
literal|11
block|,
DECL|enumerator|RRR_6_OPCODE_Y1
name|RRR_6_OPCODE_Y1
init|=
literal|12
block|,
DECL|enumerator|RRR_7_OPCODE_Y0
name|RRR_7_OPCODE_Y0
init|=
literal|12
block|,
DECL|enumerator|RRR_7_OPCODE_Y1
name|RRR_7_OPCODE_Y1
init|=
literal|13
block|,
DECL|enumerator|RRR_8_OPCODE_Y0
name|RRR_8_OPCODE_Y0
init|=
literal|13
block|,
DECL|enumerator|RRR_9_OPCODE_Y0
name|RRR_9_OPCODE_Y0
init|=
literal|14
block|,
DECL|enumerator|SHIFT_OPCODE_X0
name|SHIFT_OPCODE_X0
init|=
literal|6
block|,
DECL|enumerator|SHIFT_OPCODE_X1
name|SHIFT_OPCODE_X1
init|=
literal|6
block|,
DECL|enumerator|SHIFT_OPCODE_Y0
name|SHIFT_OPCODE_Y0
init|=
literal|15
block|,
DECL|enumerator|SHIFT_OPCODE_Y1
name|SHIFT_OPCODE_Y1
init|=
literal|14
block|,
DECL|enumerator|SHL16INSLI_OPCODE_X0
name|SHL16INSLI_OPCODE_X0
init|=
literal|7
block|,
DECL|enumerator|SHL16INSLI_OPCODE_X1
name|SHL16INSLI_OPCODE_X1
init|=
literal|7
block|,
DECL|enumerator|SHL1ADDX_RRR_0_OPCODE_X0
name|SHL1ADDX_RRR_0_OPCODE_X0
init|=
literal|67
block|,
DECL|enumerator|SHL1ADDX_RRR_0_OPCODE_X1
name|SHL1ADDX_RRR_0_OPCODE_X1
init|=
literal|31
block|,
DECL|enumerator|SHL1ADDX_RRR_7_OPCODE_Y0
name|SHL1ADDX_RRR_7_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|SHL1ADDX_RRR_7_OPCODE_Y1
name|SHL1ADDX_RRR_7_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|SHL1ADD_RRR_0_OPCODE_X0
name|SHL1ADD_RRR_0_OPCODE_X0
init|=
literal|68
block|,
DECL|enumerator|SHL1ADD_RRR_0_OPCODE_X1
name|SHL1ADD_RRR_0_OPCODE_X1
init|=
literal|32
block|,
DECL|enumerator|SHL1ADD_RRR_1_OPCODE_Y0
name|SHL1ADD_RRR_1_OPCODE_Y0
init|=
literal|0
block|,
DECL|enumerator|SHL1ADD_RRR_1_OPCODE_Y1
name|SHL1ADD_RRR_1_OPCODE_Y1
init|=
literal|0
block|,
DECL|enumerator|SHL2ADDX_RRR_0_OPCODE_X0
name|SHL2ADDX_RRR_0_OPCODE_X0
init|=
literal|69
block|,
DECL|enumerator|SHL2ADDX_RRR_0_OPCODE_X1
name|SHL2ADDX_RRR_0_OPCODE_X1
init|=
literal|33
block|,
DECL|enumerator|SHL2ADDX_RRR_7_OPCODE_Y0
name|SHL2ADDX_RRR_7_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|SHL2ADDX_RRR_7_OPCODE_Y1
name|SHL2ADDX_RRR_7_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|SHL2ADD_RRR_0_OPCODE_X0
name|SHL2ADD_RRR_0_OPCODE_X0
init|=
literal|70
block|,
DECL|enumerator|SHL2ADD_RRR_0_OPCODE_X1
name|SHL2ADD_RRR_0_OPCODE_X1
init|=
literal|34
block|,
DECL|enumerator|SHL2ADD_RRR_1_OPCODE_Y0
name|SHL2ADD_RRR_1_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|SHL2ADD_RRR_1_OPCODE_Y1
name|SHL2ADD_RRR_1_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|SHL3ADDX_RRR_0_OPCODE_X0
name|SHL3ADDX_RRR_0_OPCODE_X0
init|=
literal|71
block|,
DECL|enumerator|SHL3ADDX_RRR_0_OPCODE_X1
name|SHL3ADDX_RRR_0_OPCODE_X1
init|=
literal|35
block|,
DECL|enumerator|SHL3ADDX_RRR_7_OPCODE_Y0
name|SHL3ADDX_RRR_7_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|SHL3ADDX_RRR_7_OPCODE_Y1
name|SHL3ADDX_RRR_7_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|SHL3ADD_RRR_0_OPCODE_X0
name|SHL3ADD_RRR_0_OPCODE_X0
init|=
literal|72
block|,
DECL|enumerator|SHL3ADD_RRR_0_OPCODE_X1
name|SHL3ADD_RRR_0_OPCODE_X1
init|=
literal|36
block|,
DECL|enumerator|SHL3ADD_RRR_1_OPCODE_Y0
name|SHL3ADD_RRR_1_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|SHL3ADD_RRR_1_OPCODE_Y1
name|SHL3ADD_RRR_1_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|SHLI_SHIFT_OPCODE_X0
name|SHLI_SHIFT_OPCODE_X0
init|=
literal|2
block|,
DECL|enumerator|SHLI_SHIFT_OPCODE_X1
name|SHLI_SHIFT_OPCODE_X1
init|=
literal|2
block|,
DECL|enumerator|SHLI_SHIFT_OPCODE_Y0
name|SHLI_SHIFT_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|SHLI_SHIFT_OPCODE_Y1
name|SHLI_SHIFT_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|SHLXI_SHIFT_OPCODE_X0
name|SHLXI_SHIFT_OPCODE_X0
init|=
literal|3
block|,
DECL|enumerator|SHLXI_SHIFT_OPCODE_X1
name|SHLXI_SHIFT_OPCODE_X1
init|=
literal|3
block|,
DECL|enumerator|SHLX_RRR_0_OPCODE_X0
name|SHLX_RRR_0_OPCODE_X0
init|=
literal|73
block|,
DECL|enumerator|SHLX_RRR_0_OPCODE_X1
name|SHLX_RRR_0_OPCODE_X1
init|=
literal|37
block|,
DECL|enumerator|SHL_RRR_0_OPCODE_X0
name|SHL_RRR_0_OPCODE_X0
init|=
literal|74
block|,
DECL|enumerator|SHL_RRR_0_OPCODE_X1
name|SHL_RRR_0_OPCODE_X1
init|=
literal|38
block|,
DECL|enumerator|SHL_RRR_6_OPCODE_Y0
name|SHL_RRR_6_OPCODE_Y0
init|=
literal|1
block|,
DECL|enumerator|SHL_RRR_6_OPCODE_Y1
name|SHL_RRR_6_OPCODE_Y1
init|=
literal|1
block|,
DECL|enumerator|SHRSI_SHIFT_OPCODE_X0
name|SHRSI_SHIFT_OPCODE_X0
init|=
literal|4
block|,
DECL|enumerator|SHRSI_SHIFT_OPCODE_X1
name|SHRSI_SHIFT_OPCODE_X1
init|=
literal|4
block|,
DECL|enumerator|SHRSI_SHIFT_OPCODE_Y0
name|SHRSI_SHIFT_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|SHRSI_SHIFT_OPCODE_Y1
name|SHRSI_SHIFT_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|SHRS_RRR_0_OPCODE_X0
name|SHRS_RRR_0_OPCODE_X0
init|=
literal|75
block|,
DECL|enumerator|SHRS_RRR_0_OPCODE_X1
name|SHRS_RRR_0_OPCODE_X1
init|=
literal|39
block|,
DECL|enumerator|SHRS_RRR_6_OPCODE_Y0
name|SHRS_RRR_6_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|SHRS_RRR_6_OPCODE_Y1
name|SHRS_RRR_6_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|SHRUI_SHIFT_OPCODE_X0
name|SHRUI_SHIFT_OPCODE_X0
init|=
literal|5
block|,
DECL|enumerator|SHRUI_SHIFT_OPCODE_X1
name|SHRUI_SHIFT_OPCODE_X1
init|=
literal|5
block|,
DECL|enumerator|SHRUI_SHIFT_OPCODE_Y0
name|SHRUI_SHIFT_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|SHRUI_SHIFT_OPCODE_Y1
name|SHRUI_SHIFT_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|SHRUXI_SHIFT_OPCODE_X0
name|SHRUXI_SHIFT_OPCODE_X0
init|=
literal|6
block|,
DECL|enumerator|SHRUXI_SHIFT_OPCODE_X1
name|SHRUXI_SHIFT_OPCODE_X1
init|=
literal|6
block|,
DECL|enumerator|SHRUX_RRR_0_OPCODE_X0
name|SHRUX_RRR_0_OPCODE_X0
init|=
literal|76
block|,
DECL|enumerator|SHRUX_RRR_0_OPCODE_X1
name|SHRUX_RRR_0_OPCODE_X1
init|=
literal|40
block|,
DECL|enumerator|SHRU_RRR_0_OPCODE_X0
name|SHRU_RRR_0_OPCODE_X0
init|=
literal|77
block|,
DECL|enumerator|SHRU_RRR_0_OPCODE_X1
name|SHRU_RRR_0_OPCODE_X1
init|=
literal|41
block|,
DECL|enumerator|SHRU_RRR_6_OPCODE_Y0
name|SHRU_RRR_6_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|SHRU_RRR_6_OPCODE_Y1
name|SHRU_RRR_6_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|SHUFFLEBYTES_RRR_0_OPCODE_X0
name|SHUFFLEBYTES_RRR_0_OPCODE_X0
init|=
literal|78
block|,
DECL|enumerator|ST1_ADD_IMM8_OPCODE_X1
name|ST1_ADD_IMM8_OPCODE_X1
init|=
literal|25
block|,
DECL|enumerator|ST1_OPCODE_Y2
name|ST1_OPCODE_Y2
init|=
literal|0
block|,
DECL|enumerator|ST1_RRR_0_OPCODE_X1
name|ST1_RRR_0_OPCODE_X1
init|=
literal|42
block|,
DECL|enumerator|ST2_ADD_IMM8_OPCODE_X1
name|ST2_ADD_IMM8_OPCODE_X1
init|=
literal|26
block|,
DECL|enumerator|ST2_OPCODE_Y2
name|ST2_OPCODE_Y2
init|=
literal|1
block|,
DECL|enumerator|ST2_RRR_0_OPCODE_X1
name|ST2_RRR_0_OPCODE_X1
init|=
literal|43
block|,
DECL|enumerator|ST4_ADD_IMM8_OPCODE_X1
name|ST4_ADD_IMM8_OPCODE_X1
init|=
literal|27
block|,
DECL|enumerator|ST4_OPCODE_Y2
name|ST4_OPCODE_Y2
init|=
literal|2
block|,
DECL|enumerator|ST4_RRR_0_OPCODE_X1
name|ST4_RRR_0_OPCODE_X1
init|=
literal|44
block|,
DECL|enumerator|STNT1_ADD_IMM8_OPCODE_X1
name|STNT1_ADD_IMM8_OPCODE_X1
init|=
literal|28
block|,
DECL|enumerator|STNT1_RRR_0_OPCODE_X1
name|STNT1_RRR_0_OPCODE_X1
init|=
literal|45
block|,
DECL|enumerator|STNT2_ADD_IMM8_OPCODE_X1
name|STNT2_ADD_IMM8_OPCODE_X1
init|=
literal|29
block|,
DECL|enumerator|STNT2_RRR_0_OPCODE_X1
name|STNT2_RRR_0_OPCODE_X1
init|=
literal|46
block|,
DECL|enumerator|STNT4_ADD_IMM8_OPCODE_X1
name|STNT4_ADD_IMM8_OPCODE_X1
init|=
literal|30
block|,
DECL|enumerator|STNT4_RRR_0_OPCODE_X1
name|STNT4_RRR_0_OPCODE_X1
init|=
literal|47
block|,
DECL|enumerator|STNT_ADD_IMM8_OPCODE_X1
name|STNT_ADD_IMM8_OPCODE_X1
init|=
literal|31
block|,
DECL|enumerator|STNT_RRR_0_OPCODE_X1
name|STNT_RRR_0_OPCODE_X1
init|=
literal|48
block|,
DECL|enumerator|ST_ADD_IMM8_OPCODE_X1
name|ST_ADD_IMM8_OPCODE_X1
init|=
literal|32
block|,
DECL|enumerator|ST_OPCODE_Y2
name|ST_OPCODE_Y2
init|=
literal|3
block|,
DECL|enumerator|ST_RRR_0_OPCODE_X1
name|ST_RRR_0_OPCODE_X1
init|=
literal|49
block|,
DECL|enumerator|SUBXSC_RRR_0_OPCODE_X0
name|SUBXSC_RRR_0_OPCODE_X0
init|=
literal|79
block|,
DECL|enumerator|SUBXSC_RRR_0_OPCODE_X1
name|SUBXSC_RRR_0_OPCODE_X1
init|=
literal|50
block|,
DECL|enumerator|SUBX_RRR_0_OPCODE_X0
name|SUBX_RRR_0_OPCODE_X0
init|=
literal|80
block|,
DECL|enumerator|SUBX_RRR_0_OPCODE_X1
name|SUBX_RRR_0_OPCODE_X1
init|=
literal|51
block|,
DECL|enumerator|SUBX_RRR_0_OPCODE_Y0
name|SUBX_RRR_0_OPCODE_Y0
init|=
literal|2
block|,
DECL|enumerator|SUBX_RRR_0_OPCODE_Y1
name|SUBX_RRR_0_OPCODE_Y1
init|=
literal|2
block|,
DECL|enumerator|SUB_RRR_0_OPCODE_X0
name|SUB_RRR_0_OPCODE_X0
init|=
literal|81
block|,
DECL|enumerator|SUB_RRR_0_OPCODE_X1
name|SUB_RRR_0_OPCODE_X1
init|=
literal|52
block|,
DECL|enumerator|SUB_RRR_0_OPCODE_Y0
name|SUB_RRR_0_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|SUB_RRR_0_OPCODE_Y1
name|SUB_RRR_0_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|SWINT0_UNARY_OPCODE_X1
name|SWINT0_UNARY_OPCODE_X1
init|=
literal|34
block|,
DECL|enumerator|SWINT1_UNARY_OPCODE_X1
name|SWINT1_UNARY_OPCODE_X1
init|=
literal|35
block|,
DECL|enumerator|SWINT2_UNARY_OPCODE_X1
name|SWINT2_UNARY_OPCODE_X1
init|=
literal|36
block|,
DECL|enumerator|SWINT3_UNARY_OPCODE_X1
name|SWINT3_UNARY_OPCODE_X1
init|=
literal|37
block|,
DECL|enumerator|TBLIDXB0_UNARY_OPCODE_X0
name|TBLIDXB0_UNARY_OPCODE_X0
init|=
literal|9
block|,
DECL|enumerator|TBLIDXB0_UNARY_OPCODE_Y0
name|TBLIDXB0_UNARY_OPCODE_Y0
init|=
literal|9
block|,
DECL|enumerator|TBLIDXB1_UNARY_OPCODE_X0
name|TBLIDXB1_UNARY_OPCODE_X0
init|=
literal|10
block|,
DECL|enumerator|TBLIDXB1_UNARY_OPCODE_Y0
name|TBLIDXB1_UNARY_OPCODE_Y0
init|=
literal|10
block|,
DECL|enumerator|TBLIDXB2_UNARY_OPCODE_X0
name|TBLIDXB2_UNARY_OPCODE_X0
init|=
literal|11
block|,
DECL|enumerator|TBLIDXB2_UNARY_OPCODE_Y0
name|TBLIDXB2_UNARY_OPCODE_Y0
init|=
literal|11
block|,
DECL|enumerator|TBLIDXB3_UNARY_OPCODE_X0
name|TBLIDXB3_UNARY_OPCODE_X0
init|=
literal|12
block|,
DECL|enumerator|TBLIDXB3_UNARY_OPCODE_Y0
name|TBLIDXB3_UNARY_OPCODE_Y0
init|=
literal|12
block|,
DECL|enumerator|UNARY_RRR_0_OPCODE_X0
name|UNARY_RRR_0_OPCODE_X0
init|=
literal|82
block|,
DECL|enumerator|UNARY_RRR_0_OPCODE_X1
name|UNARY_RRR_0_OPCODE_X1
init|=
literal|53
block|,
DECL|enumerator|UNARY_RRR_1_OPCODE_Y0
name|UNARY_RRR_1_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|UNARY_RRR_1_OPCODE_Y1
name|UNARY_RRR_1_OPCODE_Y1
init|=
literal|3
block|,
DECL|enumerator|V1ADDI_IMM8_OPCODE_X0
name|V1ADDI_IMM8_OPCODE_X0
init|=
literal|8
block|,
DECL|enumerator|V1ADDI_IMM8_OPCODE_X1
name|V1ADDI_IMM8_OPCODE_X1
init|=
literal|33
block|,
DECL|enumerator|V1ADDUC_RRR_0_OPCODE_X0
name|V1ADDUC_RRR_0_OPCODE_X0
init|=
literal|83
block|,
DECL|enumerator|V1ADDUC_RRR_0_OPCODE_X1
name|V1ADDUC_RRR_0_OPCODE_X1
init|=
literal|54
block|,
DECL|enumerator|V1ADD_RRR_0_OPCODE_X0
name|V1ADD_RRR_0_OPCODE_X0
init|=
literal|84
block|,
DECL|enumerator|V1ADD_RRR_0_OPCODE_X1
name|V1ADD_RRR_0_OPCODE_X1
init|=
literal|55
block|,
DECL|enumerator|V1ADIFFU_RRR_0_OPCODE_X0
name|V1ADIFFU_RRR_0_OPCODE_X0
init|=
literal|85
block|,
DECL|enumerator|V1AVGU_RRR_0_OPCODE_X0
name|V1AVGU_RRR_0_OPCODE_X0
init|=
literal|86
block|,
DECL|enumerator|V1CMPEQI_IMM8_OPCODE_X0
name|V1CMPEQI_IMM8_OPCODE_X0
init|=
literal|9
block|,
DECL|enumerator|V1CMPEQI_IMM8_OPCODE_X1
name|V1CMPEQI_IMM8_OPCODE_X1
init|=
literal|34
block|,
DECL|enumerator|V1CMPEQ_RRR_0_OPCODE_X0
name|V1CMPEQ_RRR_0_OPCODE_X0
init|=
literal|87
block|,
DECL|enumerator|V1CMPEQ_RRR_0_OPCODE_X1
name|V1CMPEQ_RRR_0_OPCODE_X1
init|=
literal|56
block|,
DECL|enumerator|V1CMPLES_RRR_0_OPCODE_X0
name|V1CMPLES_RRR_0_OPCODE_X0
init|=
literal|88
block|,
DECL|enumerator|V1CMPLES_RRR_0_OPCODE_X1
name|V1CMPLES_RRR_0_OPCODE_X1
init|=
literal|57
block|,
DECL|enumerator|V1CMPLEU_RRR_0_OPCODE_X0
name|V1CMPLEU_RRR_0_OPCODE_X0
init|=
literal|89
block|,
DECL|enumerator|V1CMPLEU_RRR_0_OPCODE_X1
name|V1CMPLEU_RRR_0_OPCODE_X1
init|=
literal|58
block|,
DECL|enumerator|V1CMPLTSI_IMM8_OPCODE_X0
name|V1CMPLTSI_IMM8_OPCODE_X0
init|=
literal|10
block|,
DECL|enumerator|V1CMPLTSI_IMM8_OPCODE_X1
name|V1CMPLTSI_IMM8_OPCODE_X1
init|=
literal|35
block|,
DECL|enumerator|V1CMPLTS_RRR_0_OPCODE_X0
name|V1CMPLTS_RRR_0_OPCODE_X0
init|=
literal|90
block|,
DECL|enumerator|V1CMPLTS_RRR_0_OPCODE_X1
name|V1CMPLTS_RRR_0_OPCODE_X1
init|=
literal|59
block|,
DECL|enumerator|V1CMPLTUI_IMM8_OPCODE_X0
name|V1CMPLTUI_IMM8_OPCODE_X0
init|=
literal|11
block|,
DECL|enumerator|V1CMPLTUI_IMM8_OPCODE_X1
name|V1CMPLTUI_IMM8_OPCODE_X1
init|=
literal|36
block|,
DECL|enumerator|V1CMPLTU_RRR_0_OPCODE_X0
name|V1CMPLTU_RRR_0_OPCODE_X0
init|=
literal|91
block|,
DECL|enumerator|V1CMPLTU_RRR_0_OPCODE_X1
name|V1CMPLTU_RRR_0_OPCODE_X1
init|=
literal|60
block|,
DECL|enumerator|V1CMPNE_RRR_0_OPCODE_X0
name|V1CMPNE_RRR_0_OPCODE_X0
init|=
literal|92
block|,
DECL|enumerator|V1CMPNE_RRR_0_OPCODE_X1
name|V1CMPNE_RRR_0_OPCODE_X1
init|=
literal|61
block|,
DECL|enumerator|V1DDOTPUA_RRR_0_OPCODE_X0
name|V1DDOTPUA_RRR_0_OPCODE_X0
init|=
literal|161
block|,
DECL|enumerator|V1DDOTPUSA_RRR_0_OPCODE_X0
name|V1DDOTPUSA_RRR_0_OPCODE_X0
init|=
literal|93
block|,
DECL|enumerator|V1DDOTPUS_RRR_0_OPCODE_X0
name|V1DDOTPUS_RRR_0_OPCODE_X0
init|=
literal|94
block|,
DECL|enumerator|V1DDOTPU_RRR_0_OPCODE_X0
name|V1DDOTPU_RRR_0_OPCODE_X0
init|=
literal|162
block|,
DECL|enumerator|V1DOTPA_RRR_0_OPCODE_X0
name|V1DOTPA_RRR_0_OPCODE_X0
init|=
literal|95
block|,
DECL|enumerator|V1DOTPUA_RRR_0_OPCODE_X0
name|V1DOTPUA_RRR_0_OPCODE_X0
init|=
literal|163
block|,
DECL|enumerator|V1DOTPUSA_RRR_0_OPCODE_X0
name|V1DOTPUSA_RRR_0_OPCODE_X0
init|=
literal|96
block|,
DECL|enumerator|V1DOTPUS_RRR_0_OPCODE_X0
name|V1DOTPUS_RRR_0_OPCODE_X0
init|=
literal|97
block|,
DECL|enumerator|V1DOTPU_RRR_0_OPCODE_X0
name|V1DOTPU_RRR_0_OPCODE_X0
init|=
literal|164
block|,
DECL|enumerator|V1DOTP_RRR_0_OPCODE_X0
name|V1DOTP_RRR_0_OPCODE_X0
init|=
literal|98
block|,
DECL|enumerator|V1INT_H_RRR_0_OPCODE_X0
name|V1INT_H_RRR_0_OPCODE_X0
init|=
literal|99
block|,
DECL|enumerator|V1INT_H_RRR_0_OPCODE_X1
name|V1INT_H_RRR_0_OPCODE_X1
init|=
literal|62
block|,
DECL|enumerator|V1INT_L_RRR_0_OPCODE_X0
name|V1INT_L_RRR_0_OPCODE_X0
init|=
literal|100
block|,
DECL|enumerator|V1INT_L_RRR_0_OPCODE_X1
name|V1INT_L_RRR_0_OPCODE_X1
init|=
literal|63
block|,
DECL|enumerator|V1MAXUI_IMM8_OPCODE_X0
name|V1MAXUI_IMM8_OPCODE_X0
init|=
literal|12
block|,
DECL|enumerator|V1MAXUI_IMM8_OPCODE_X1
name|V1MAXUI_IMM8_OPCODE_X1
init|=
literal|37
block|,
DECL|enumerator|V1MAXU_RRR_0_OPCODE_X0
name|V1MAXU_RRR_0_OPCODE_X0
init|=
literal|101
block|,
DECL|enumerator|V1MAXU_RRR_0_OPCODE_X1
name|V1MAXU_RRR_0_OPCODE_X1
init|=
literal|64
block|,
DECL|enumerator|V1MINUI_IMM8_OPCODE_X0
name|V1MINUI_IMM8_OPCODE_X0
init|=
literal|13
block|,
DECL|enumerator|V1MINUI_IMM8_OPCODE_X1
name|V1MINUI_IMM8_OPCODE_X1
init|=
literal|38
block|,
DECL|enumerator|V1MINU_RRR_0_OPCODE_X0
name|V1MINU_RRR_0_OPCODE_X0
init|=
literal|102
block|,
DECL|enumerator|V1MINU_RRR_0_OPCODE_X1
name|V1MINU_RRR_0_OPCODE_X1
init|=
literal|65
block|,
DECL|enumerator|V1MNZ_RRR_0_OPCODE_X0
name|V1MNZ_RRR_0_OPCODE_X0
init|=
literal|103
block|,
DECL|enumerator|V1MNZ_RRR_0_OPCODE_X1
name|V1MNZ_RRR_0_OPCODE_X1
init|=
literal|66
block|,
DECL|enumerator|V1MULTU_RRR_0_OPCODE_X0
name|V1MULTU_RRR_0_OPCODE_X0
init|=
literal|104
block|,
DECL|enumerator|V1MULUS_RRR_0_OPCODE_X0
name|V1MULUS_RRR_0_OPCODE_X0
init|=
literal|105
block|,
DECL|enumerator|V1MULU_RRR_0_OPCODE_X0
name|V1MULU_RRR_0_OPCODE_X0
init|=
literal|106
block|,
DECL|enumerator|V1MZ_RRR_0_OPCODE_X0
name|V1MZ_RRR_0_OPCODE_X0
init|=
literal|107
block|,
DECL|enumerator|V1MZ_RRR_0_OPCODE_X1
name|V1MZ_RRR_0_OPCODE_X1
init|=
literal|67
block|,
DECL|enumerator|V1SADAU_RRR_0_OPCODE_X0
name|V1SADAU_RRR_0_OPCODE_X0
init|=
literal|108
block|,
DECL|enumerator|V1SADU_RRR_0_OPCODE_X0
name|V1SADU_RRR_0_OPCODE_X0
init|=
literal|109
block|,
DECL|enumerator|V1SHLI_SHIFT_OPCODE_X0
name|V1SHLI_SHIFT_OPCODE_X0
init|=
literal|7
block|,
DECL|enumerator|V1SHLI_SHIFT_OPCODE_X1
name|V1SHLI_SHIFT_OPCODE_X1
init|=
literal|7
block|,
DECL|enumerator|V1SHL_RRR_0_OPCODE_X0
name|V1SHL_RRR_0_OPCODE_X0
init|=
literal|110
block|,
DECL|enumerator|V1SHL_RRR_0_OPCODE_X1
name|V1SHL_RRR_0_OPCODE_X1
init|=
literal|68
block|,
DECL|enumerator|V1SHRSI_SHIFT_OPCODE_X0
name|V1SHRSI_SHIFT_OPCODE_X0
init|=
literal|8
block|,
DECL|enumerator|V1SHRSI_SHIFT_OPCODE_X1
name|V1SHRSI_SHIFT_OPCODE_X1
init|=
literal|8
block|,
DECL|enumerator|V1SHRS_RRR_0_OPCODE_X0
name|V1SHRS_RRR_0_OPCODE_X0
init|=
literal|111
block|,
DECL|enumerator|V1SHRS_RRR_0_OPCODE_X1
name|V1SHRS_RRR_0_OPCODE_X1
init|=
literal|69
block|,
DECL|enumerator|V1SHRUI_SHIFT_OPCODE_X0
name|V1SHRUI_SHIFT_OPCODE_X0
init|=
literal|9
block|,
DECL|enumerator|V1SHRUI_SHIFT_OPCODE_X1
name|V1SHRUI_SHIFT_OPCODE_X1
init|=
literal|9
block|,
DECL|enumerator|V1SHRU_RRR_0_OPCODE_X0
name|V1SHRU_RRR_0_OPCODE_X0
init|=
literal|112
block|,
DECL|enumerator|V1SHRU_RRR_0_OPCODE_X1
name|V1SHRU_RRR_0_OPCODE_X1
init|=
literal|70
block|,
DECL|enumerator|V1SUBUC_RRR_0_OPCODE_X0
name|V1SUBUC_RRR_0_OPCODE_X0
init|=
literal|113
block|,
DECL|enumerator|V1SUBUC_RRR_0_OPCODE_X1
name|V1SUBUC_RRR_0_OPCODE_X1
init|=
literal|71
block|,
DECL|enumerator|V1SUB_RRR_0_OPCODE_X0
name|V1SUB_RRR_0_OPCODE_X0
init|=
literal|114
block|,
DECL|enumerator|V1SUB_RRR_0_OPCODE_X1
name|V1SUB_RRR_0_OPCODE_X1
init|=
literal|72
block|,
DECL|enumerator|V2ADDI_IMM8_OPCODE_X0
name|V2ADDI_IMM8_OPCODE_X0
init|=
literal|14
block|,
DECL|enumerator|V2ADDI_IMM8_OPCODE_X1
name|V2ADDI_IMM8_OPCODE_X1
init|=
literal|39
block|,
DECL|enumerator|V2ADDSC_RRR_0_OPCODE_X0
name|V2ADDSC_RRR_0_OPCODE_X0
init|=
literal|115
block|,
DECL|enumerator|V2ADDSC_RRR_0_OPCODE_X1
name|V2ADDSC_RRR_0_OPCODE_X1
init|=
literal|73
block|,
DECL|enumerator|V2ADD_RRR_0_OPCODE_X0
name|V2ADD_RRR_0_OPCODE_X0
init|=
literal|116
block|,
DECL|enumerator|V2ADD_RRR_0_OPCODE_X1
name|V2ADD_RRR_0_OPCODE_X1
init|=
literal|74
block|,
DECL|enumerator|V2ADIFFS_RRR_0_OPCODE_X0
name|V2ADIFFS_RRR_0_OPCODE_X0
init|=
literal|117
block|,
DECL|enumerator|V2AVGS_RRR_0_OPCODE_X0
name|V2AVGS_RRR_0_OPCODE_X0
init|=
literal|118
block|,
DECL|enumerator|V2CMPEQI_IMM8_OPCODE_X0
name|V2CMPEQI_IMM8_OPCODE_X0
init|=
literal|15
block|,
DECL|enumerator|V2CMPEQI_IMM8_OPCODE_X1
name|V2CMPEQI_IMM8_OPCODE_X1
init|=
literal|40
block|,
DECL|enumerator|V2CMPEQ_RRR_0_OPCODE_X0
name|V2CMPEQ_RRR_0_OPCODE_X0
init|=
literal|119
block|,
DECL|enumerator|V2CMPEQ_RRR_0_OPCODE_X1
name|V2CMPEQ_RRR_0_OPCODE_X1
init|=
literal|75
block|,
DECL|enumerator|V2CMPLES_RRR_0_OPCODE_X0
name|V2CMPLES_RRR_0_OPCODE_X0
init|=
literal|120
block|,
DECL|enumerator|V2CMPLES_RRR_0_OPCODE_X1
name|V2CMPLES_RRR_0_OPCODE_X1
init|=
literal|76
block|,
DECL|enumerator|V2CMPLEU_RRR_0_OPCODE_X0
name|V2CMPLEU_RRR_0_OPCODE_X0
init|=
literal|121
block|,
DECL|enumerator|V2CMPLEU_RRR_0_OPCODE_X1
name|V2CMPLEU_RRR_0_OPCODE_X1
init|=
literal|77
block|,
DECL|enumerator|V2CMPLTSI_IMM8_OPCODE_X0
name|V2CMPLTSI_IMM8_OPCODE_X0
init|=
literal|16
block|,
DECL|enumerator|V2CMPLTSI_IMM8_OPCODE_X1
name|V2CMPLTSI_IMM8_OPCODE_X1
init|=
literal|41
block|,
DECL|enumerator|V2CMPLTS_RRR_0_OPCODE_X0
name|V2CMPLTS_RRR_0_OPCODE_X0
init|=
literal|122
block|,
DECL|enumerator|V2CMPLTS_RRR_0_OPCODE_X1
name|V2CMPLTS_RRR_0_OPCODE_X1
init|=
literal|78
block|,
DECL|enumerator|V2CMPLTUI_IMM8_OPCODE_X0
name|V2CMPLTUI_IMM8_OPCODE_X0
init|=
literal|17
block|,
DECL|enumerator|V2CMPLTUI_IMM8_OPCODE_X1
name|V2CMPLTUI_IMM8_OPCODE_X1
init|=
literal|42
block|,
DECL|enumerator|V2CMPLTU_RRR_0_OPCODE_X0
name|V2CMPLTU_RRR_0_OPCODE_X0
init|=
literal|123
block|,
DECL|enumerator|V2CMPLTU_RRR_0_OPCODE_X1
name|V2CMPLTU_RRR_0_OPCODE_X1
init|=
literal|79
block|,
DECL|enumerator|V2CMPNE_RRR_0_OPCODE_X0
name|V2CMPNE_RRR_0_OPCODE_X0
init|=
literal|124
block|,
DECL|enumerator|V2CMPNE_RRR_0_OPCODE_X1
name|V2CMPNE_RRR_0_OPCODE_X1
init|=
literal|80
block|,
DECL|enumerator|V2DOTPA_RRR_0_OPCODE_X0
name|V2DOTPA_RRR_0_OPCODE_X0
init|=
literal|125
block|,
DECL|enumerator|V2DOTP_RRR_0_OPCODE_X0
name|V2DOTP_RRR_0_OPCODE_X0
init|=
literal|126
block|,
DECL|enumerator|V2INT_H_RRR_0_OPCODE_X0
name|V2INT_H_RRR_0_OPCODE_X0
init|=
literal|127
block|,
DECL|enumerator|V2INT_H_RRR_0_OPCODE_X1
name|V2INT_H_RRR_0_OPCODE_X1
init|=
literal|81
block|,
DECL|enumerator|V2INT_L_RRR_0_OPCODE_X0
name|V2INT_L_RRR_0_OPCODE_X0
init|=
literal|128
block|,
DECL|enumerator|V2INT_L_RRR_0_OPCODE_X1
name|V2INT_L_RRR_0_OPCODE_X1
init|=
literal|82
block|,
DECL|enumerator|V2MAXSI_IMM8_OPCODE_X0
name|V2MAXSI_IMM8_OPCODE_X0
init|=
literal|18
block|,
DECL|enumerator|V2MAXSI_IMM8_OPCODE_X1
name|V2MAXSI_IMM8_OPCODE_X1
init|=
literal|43
block|,
DECL|enumerator|V2MAXS_RRR_0_OPCODE_X0
name|V2MAXS_RRR_0_OPCODE_X0
init|=
literal|129
block|,
DECL|enumerator|V2MAXS_RRR_0_OPCODE_X1
name|V2MAXS_RRR_0_OPCODE_X1
init|=
literal|83
block|,
DECL|enumerator|V2MINSI_IMM8_OPCODE_X0
name|V2MINSI_IMM8_OPCODE_X0
init|=
literal|19
block|,
DECL|enumerator|V2MINSI_IMM8_OPCODE_X1
name|V2MINSI_IMM8_OPCODE_X1
init|=
literal|44
block|,
DECL|enumerator|V2MINS_RRR_0_OPCODE_X0
name|V2MINS_RRR_0_OPCODE_X0
init|=
literal|130
block|,
DECL|enumerator|V2MINS_RRR_0_OPCODE_X1
name|V2MINS_RRR_0_OPCODE_X1
init|=
literal|84
block|,
DECL|enumerator|V2MNZ_RRR_0_OPCODE_X0
name|V2MNZ_RRR_0_OPCODE_X0
init|=
literal|131
block|,
DECL|enumerator|V2MNZ_RRR_0_OPCODE_X1
name|V2MNZ_RRR_0_OPCODE_X1
init|=
literal|85
block|,
DECL|enumerator|V2MULFSC_RRR_0_OPCODE_X0
name|V2MULFSC_RRR_0_OPCODE_X0
init|=
literal|132
block|,
DECL|enumerator|V2MULS_RRR_0_OPCODE_X0
name|V2MULS_RRR_0_OPCODE_X0
init|=
literal|133
block|,
DECL|enumerator|V2MULTS_RRR_0_OPCODE_X0
name|V2MULTS_RRR_0_OPCODE_X0
init|=
literal|134
block|,
DECL|enumerator|V2MZ_RRR_0_OPCODE_X0
name|V2MZ_RRR_0_OPCODE_X0
init|=
literal|135
block|,
DECL|enumerator|V2MZ_RRR_0_OPCODE_X1
name|V2MZ_RRR_0_OPCODE_X1
init|=
literal|86
block|,
DECL|enumerator|V2PACKH_RRR_0_OPCODE_X0
name|V2PACKH_RRR_0_OPCODE_X0
init|=
literal|136
block|,
DECL|enumerator|V2PACKH_RRR_0_OPCODE_X1
name|V2PACKH_RRR_0_OPCODE_X1
init|=
literal|87
block|,
DECL|enumerator|V2PACKL_RRR_0_OPCODE_X0
name|V2PACKL_RRR_0_OPCODE_X0
init|=
literal|137
block|,
DECL|enumerator|V2PACKL_RRR_0_OPCODE_X1
name|V2PACKL_RRR_0_OPCODE_X1
init|=
literal|88
block|,
DECL|enumerator|V2PACKUC_RRR_0_OPCODE_X0
name|V2PACKUC_RRR_0_OPCODE_X0
init|=
literal|138
block|,
DECL|enumerator|V2PACKUC_RRR_0_OPCODE_X1
name|V2PACKUC_RRR_0_OPCODE_X1
init|=
literal|89
block|,
DECL|enumerator|V2SADAS_RRR_0_OPCODE_X0
name|V2SADAS_RRR_0_OPCODE_X0
init|=
literal|139
block|,
DECL|enumerator|V2SADAU_RRR_0_OPCODE_X0
name|V2SADAU_RRR_0_OPCODE_X0
init|=
literal|140
block|,
DECL|enumerator|V2SADS_RRR_0_OPCODE_X0
name|V2SADS_RRR_0_OPCODE_X0
init|=
literal|141
block|,
DECL|enumerator|V2SADU_RRR_0_OPCODE_X0
name|V2SADU_RRR_0_OPCODE_X0
init|=
literal|142
block|,
DECL|enumerator|V2SHLI_SHIFT_OPCODE_X0
name|V2SHLI_SHIFT_OPCODE_X0
init|=
literal|10
block|,
DECL|enumerator|V2SHLI_SHIFT_OPCODE_X1
name|V2SHLI_SHIFT_OPCODE_X1
init|=
literal|10
block|,
DECL|enumerator|V2SHLSC_RRR_0_OPCODE_X0
name|V2SHLSC_RRR_0_OPCODE_X0
init|=
literal|143
block|,
DECL|enumerator|V2SHLSC_RRR_0_OPCODE_X1
name|V2SHLSC_RRR_0_OPCODE_X1
init|=
literal|90
block|,
DECL|enumerator|V2SHL_RRR_0_OPCODE_X0
name|V2SHL_RRR_0_OPCODE_X0
init|=
literal|144
block|,
DECL|enumerator|V2SHL_RRR_0_OPCODE_X1
name|V2SHL_RRR_0_OPCODE_X1
init|=
literal|91
block|,
DECL|enumerator|V2SHRSI_SHIFT_OPCODE_X0
name|V2SHRSI_SHIFT_OPCODE_X0
init|=
literal|11
block|,
DECL|enumerator|V2SHRSI_SHIFT_OPCODE_X1
name|V2SHRSI_SHIFT_OPCODE_X1
init|=
literal|11
block|,
DECL|enumerator|V2SHRS_RRR_0_OPCODE_X0
name|V2SHRS_RRR_0_OPCODE_X0
init|=
literal|145
block|,
DECL|enumerator|V2SHRS_RRR_0_OPCODE_X1
name|V2SHRS_RRR_0_OPCODE_X1
init|=
literal|92
block|,
DECL|enumerator|V2SHRUI_SHIFT_OPCODE_X0
name|V2SHRUI_SHIFT_OPCODE_X0
init|=
literal|12
block|,
DECL|enumerator|V2SHRUI_SHIFT_OPCODE_X1
name|V2SHRUI_SHIFT_OPCODE_X1
init|=
literal|12
block|,
DECL|enumerator|V2SHRU_RRR_0_OPCODE_X0
name|V2SHRU_RRR_0_OPCODE_X0
init|=
literal|146
block|,
DECL|enumerator|V2SHRU_RRR_0_OPCODE_X1
name|V2SHRU_RRR_0_OPCODE_X1
init|=
literal|93
block|,
DECL|enumerator|V2SUBSC_RRR_0_OPCODE_X0
name|V2SUBSC_RRR_0_OPCODE_X0
init|=
literal|147
block|,
DECL|enumerator|V2SUBSC_RRR_0_OPCODE_X1
name|V2SUBSC_RRR_0_OPCODE_X1
init|=
literal|94
block|,
DECL|enumerator|V2SUB_RRR_0_OPCODE_X0
name|V2SUB_RRR_0_OPCODE_X0
init|=
literal|148
block|,
DECL|enumerator|V2SUB_RRR_0_OPCODE_X1
name|V2SUB_RRR_0_OPCODE_X1
init|=
literal|95
block|,
DECL|enumerator|V4ADDSC_RRR_0_OPCODE_X0
name|V4ADDSC_RRR_0_OPCODE_X0
init|=
literal|149
block|,
DECL|enumerator|V4ADDSC_RRR_0_OPCODE_X1
name|V4ADDSC_RRR_0_OPCODE_X1
init|=
literal|96
block|,
DECL|enumerator|V4ADD_RRR_0_OPCODE_X0
name|V4ADD_RRR_0_OPCODE_X0
init|=
literal|150
block|,
DECL|enumerator|V4ADD_RRR_0_OPCODE_X1
name|V4ADD_RRR_0_OPCODE_X1
init|=
literal|97
block|,
DECL|enumerator|V4INT_H_RRR_0_OPCODE_X0
name|V4INT_H_RRR_0_OPCODE_X0
init|=
literal|151
block|,
DECL|enumerator|V4INT_H_RRR_0_OPCODE_X1
name|V4INT_H_RRR_0_OPCODE_X1
init|=
literal|98
block|,
DECL|enumerator|V4INT_L_RRR_0_OPCODE_X0
name|V4INT_L_RRR_0_OPCODE_X0
init|=
literal|152
block|,
DECL|enumerator|V4INT_L_RRR_0_OPCODE_X1
name|V4INT_L_RRR_0_OPCODE_X1
init|=
literal|99
block|,
DECL|enumerator|V4PACKSC_RRR_0_OPCODE_X0
name|V4PACKSC_RRR_0_OPCODE_X0
init|=
literal|153
block|,
DECL|enumerator|V4PACKSC_RRR_0_OPCODE_X1
name|V4PACKSC_RRR_0_OPCODE_X1
init|=
literal|100
block|,
DECL|enumerator|V4SHLSC_RRR_0_OPCODE_X0
name|V4SHLSC_RRR_0_OPCODE_X0
init|=
literal|154
block|,
DECL|enumerator|V4SHLSC_RRR_0_OPCODE_X1
name|V4SHLSC_RRR_0_OPCODE_X1
init|=
literal|101
block|,
DECL|enumerator|V4SHL_RRR_0_OPCODE_X0
name|V4SHL_RRR_0_OPCODE_X0
init|=
literal|155
block|,
DECL|enumerator|V4SHL_RRR_0_OPCODE_X1
name|V4SHL_RRR_0_OPCODE_X1
init|=
literal|102
block|,
DECL|enumerator|V4SHRS_RRR_0_OPCODE_X0
name|V4SHRS_RRR_0_OPCODE_X0
init|=
literal|156
block|,
DECL|enumerator|V4SHRS_RRR_0_OPCODE_X1
name|V4SHRS_RRR_0_OPCODE_X1
init|=
literal|103
block|,
DECL|enumerator|V4SHRU_RRR_0_OPCODE_X0
name|V4SHRU_RRR_0_OPCODE_X0
init|=
literal|157
block|,
DECL|enumerator|V4SHRU_RRR_0_OPCODE_X1
name|V4SHRU_RRR_0_OPCODE_X1
init|=
literal|104
block|,
DECL|enumerator|V4SUBSC_RRR_0_OPCODE_X0
name|V4SUBSC_RRR_0_OPCODE_X0
init|=
literal|158
block|,
DECL|enumerator|V4SUBSC_RRR_0_OPCODE_X1
name|V4SUBSC_RRR_0_OPCODE_X1
init|=
literal|105
block|,
DECL|enumerator|V4SUB_RRR_0_OPCODE_X0
name|V4SUB_RRR_0_OPCODE_X0
init|=
literal|159
block|,
DECL|enumerator|V4SUB_RRR_0_OPCODE_X1
name|V4SUB_RRR_0_OPCODE_X1
init|=
literal|106
block|,
DECL|enumerator|WH64_UNARY_OPCODE_X1
name|WH64_UNARY_OPCODE_X1
init|=
literal|38
block|,
DECL|enumerator|XORI_IMM8_OPCODE_X0
name|XORI_IMM8_OPCODE_X0
init|=
literal|20
block|,
DECL|enumerator|XORI_IMM8_OPCODE_X1
name|XORI_IMM8_OPCODE_X1
init|=
literal|45
block|,
DECL|enumerator|XOR_RRR_0_OPCODE_X0
name|XOR_RRR_0_OPCODE_X0
init|=
literal|160
block|,
DECL|enumerator|XOR_RRR_0_OPCODE_X1
name|XOR_RRR_0_OPCODE_X1
init|=
literal|107
block|,
DECL|enumerator|XOR_RRR_5_OPCODE_Y0
name|XOR_RRR_5_OPCODE_Y0
init|=
literal|3
block|,
DECL|enumerator|XOR_RRR_5_OPCODE_Y1
name|XOR_RRR_5_OPCODE_Y1
init|=
literal|3
block|}
enum|;
end_enum
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_BFEnd_X0
name|get_BFEnd_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_BFOpcodeExtension_X0
name|get_BFOpcodeExtension_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|24
operator|)
operator|)
operator|&
literal|0xf
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_BFStart_X0
name|get_BFStart_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|18
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_BrOff_X1
name|get_BrOff_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|31
argument_list|)
operator|)
operator|&
literal|0x0000003f
operator|)
operator||
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|37
argument_list|)
operator|)
operator|&
literal|0x0001ffc0
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_BrType_X1
name|get_BrType_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|54
argument_list|)
operator|)
operator|&
literal|0x1f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Dest_Imm8_X1
name|get_Dest_Imm8_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|31
argument_list|)
operator|)
operator|&
literal|0x0000003f
operator|)
operator||
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x000000c0
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Dest_X0
name|get_Dest_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|0
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Dest_X1
name|get_Dest_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|31
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Dest_Y0
name|get_Dest_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|0
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Dest_Y1
name|get_Dest_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|31
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm16_X0
name|get_Imm16_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0xffff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm16_X1
name|get_Imm16_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0xffff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm8OpcodeExtension_X0
name|get_Imm8OpcodeExtension_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|20
operator|)
operator|)
operator|&
literal|0xff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm8OpcodeExtension_X1
name|get_Imm8OpcodeExtension_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|51
argument_list|)
operator|)
operator|&
literal|0xff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm8_X0
name|get_Imm8_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0xff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm8_X1
name|get_Imm8_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0xff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm8_Y0
name|get_Imm8_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0xff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Imm8_Y1
name|get_Imm8_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0xff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_JumpOff_X1
name|get_JumpOff_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|31
argument_list|)
operator|)
operator|&
literal|0x7ffffff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_JumpOpcodeExtension_X1
name|get_JumpOpcodeExtension_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|58
argument_list|)
operator|)
operator|&
literal|0x1
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_MF_Imm14_X1
name|get_MF_Imm14_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|37
argument_list|)
operator|)
operator|&
literal|0x3fff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_MT_Imm14_X1
name|get_MT_Imm14_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|31
argument_list|)
operator|)
operator|&
literal|0x0000003f
operator|)
operator||
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|37
argument_list|)
operator|)
operator|&
literal|0x00003fc0
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Mode
name|get_Mode
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|62
argument_list|)
operator|)
operator|&
literal|0x3
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Opcode_X0
name|get_Opcode_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|28
operator|)
operator|)
operator|&
literal|0x7
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Opcode_X1
name|get_Opcode_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|59
argument_list|)
operator|)
operator|&
literal|0x7
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Opcode_Y0
name|get_Opcode_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|27
operator|)
operator|)
operator|&
literal|0xf
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Opcode_Y1
name|get_Opcode_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|58
argument_list|)
operator|)
operator|&
literal|0xf
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_Opcode_Y2
name|get_Opcode_Y2
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|26
operator|)
operator|)
operator|&
literal|0x00000001
operator|)
operator||
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|56
argument_list|)
operator|)
operator|&
literal|0x00000002
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_RRROpcodeExtension_X0
name|get_RRROpcodeExtension_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|18
operator|)
operator|)
operator|&
literal|0x3ff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_RRROpcodeExtension_X1
name|get_RRROpcodeExtension_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|49
argument_list|)
operator|)
operator|&
literal|0x3ff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_RRROpcodeExtension_Y0
name|get_RRROpcodeExtension_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|18
operator|)
operator|)
operator|&
literal|0x3
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_RRROpcodeExtension_Y1
name|get_RRROpcodeExtension_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|49
argument_list|)
operator|)
operator|&
literal|0x3
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShAmt_X0
name|get_ShAmt_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShAmt_X1
name|get_ShAmt_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShAmt_Y0
name|get_ShAmt_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShAmt_Y1
name|get_ShAmt_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShiftOpcodeExtension_X0
name|get_ShiftOpcodeExtension_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|18
operator|)
operator|)
operator|&
literal|0x3ff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShiftOpcodeExtension_X1
name|get_ShiftOpcodeExtension_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|49
argument_list|)
operator|)
operator|&
literal|0x3ff
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShiftOpcodeExtension_Y0
name|get_ShiftOpcodeExtension_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|18
operator|)
operator|)
operator|&
literal|0x3
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_ShiftOpcodeExtension_Y1
name|get_ShiftOpcodeExtension_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|49
argument_list|)
operator|)
operator|&
literal|0x3
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcA_X0
name|get_SrcA_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|6
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcA_X1
name|get_SrcA_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|37
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcA_Y0
name|get_SrcA_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|6
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcA_Y1
name|get_SrcA_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|37
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcA_Y2
name|get_SrcA_Y2
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|20
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcBDest_Y2
name|get_SrcBDest_Y2
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|51
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcB_X0
name|get_SrcB_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcB_X1
name|get_SrcB_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcB_Y0
name|get_SrcB_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_SrcB_Y1
name|get_SrcB_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_UnaryOpcodeExtension_X0
name|get_UnaryOpcodeExtension_X0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_UnaryOpcodeExtension_X1
name|get_UnaryOpcodeExtension_X1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_UnaryOpcodeExtension_Y0
name|get_UnaryOpcodeExtension_Y0
parameter_list|(
name|tilegx_bundle_bits
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
operator|(
name|n
operator|>>
literal|12
operator|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|unsigned
name|int
DECL|function|get_UnaryOpcodeExtension_Y1
name|get_UnaryOpcodeExtension_Y1
parameter_list|(
name|tilegx_bundle_bits
name|n
parameter_list|)
block|{
return|return
operator|(
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|n
operator|>>
literal|43
argument_list|)
operator|)
operator|&
literal|0x3f
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|int
DECL|function|sign_extend
name|sign_extend
parameter_list|(
name|int
name|n
parameter_list|,
name|int
name|num_bits
parameter_list|)
block|{
name|int
name|shift
init|=
call|(
name|int
call|)
argument_list|(
sizeof|sizeof
argument_list|(
name|int
argument_list|)
operator|*
literal|8
operator|-
name|num_bits
argument_list|)
decl_stmt|;
return|return
operator|(
name|n
operator|<<
name|shift
operator|)
operator|>>
name|shift
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_BFEnd_X0
name|create_BFEnd_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_BFOpcodeExtension_X0
name|create_BFOpcodeExtension_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0xf
operator|)
operator|<<
literal|24
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_BFStart_X0
name|create_BFStart_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|18
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_BrOff_X1
name|create_BrOff_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x0000003f
argument_list|)
operator|)
operator|<<
literal|31
operator|)
operator||
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x0001ffc0
argument_list|)
operator|)
operator|<<
literal|37
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_BrType_X1
name|create_BrType_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x1f
argument_list|)
operator|)
operator|<<
literal|54
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Dest_Imm8_X1
name|create_Dest_Imm8_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x0000003f
argument_list|)
operator|)
operator|<<
literal|31
operator|)
operator||
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x000000c0
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Dest_X0
name|create_Dest_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|0
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Dest_X1
name|create_Dest_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|31
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Dest_Y0
name|create_Dest_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|0
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Dest_Y1
name|create_Dest_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|31
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm16_X0
name|create_Imm16_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0xffff
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm16_X1
name|create_Imm16_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0xffff
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm8OpcodeExtension_X0
name|create_Imm8OpcodeExtension_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0xff
operator|)
operator|<<
literal|20
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm8OpcodeExtension_X1
name|create_Imm8OpcodeExtension_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0xff
argument_list|)
operator|)
operator|<<
literal|51
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm8_X0
name|create_Imm8_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0xff
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm8_X1
name|create_Imm8_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0xff
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm8_Y0
name|create_Imm8_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0xff
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Imm8_Y1
name|create_Imm8_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0xff
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_JumpOff_X1
name|create_JumpOff_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x7ffffff
argument_list|)
operator|)
operator|<<
literal|31
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_JumpOpcodeExtension_X1
name|create_JumpOpcodeExtension_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x1
argument_list|)
operator|)
operator|<<
literal|58
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_MF_Imm14_X1
name|create_MF_Imm14_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3fff
argument_list|)
operator|)
operator|<<
literal|37
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_MT_Imm14_X1
name|create_MT_Imm14_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x0000003f
argument_list|)
operator|)
operator|<<
literal|31
operator|)
operator||
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x00003fc0
argument_list|)
operator|)
operator|<<
literal|37
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Mode
name|create_Mode
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3
argument_list|)
operator|)
operator|<<
literal|62
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Opcode_X0
name|create_Opcode_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x7
operator|)
operator|<<
literal|28
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Opcode_X1
name|create_Opcode_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x7
argument_list|)
operator|)
operator|<<
literal|59
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Opcode_Y0
name|create_Opcode_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0xf
operator|)
operator|<<
literal|27
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Opcode_Y1
name|create_Opcode_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0xf
argument_list|)
operator|)
operator|<<
literal|58
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_Opcode_Y2
name|create_Opcode_Y2
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x00000001
operator|)
operator|<<
literal|26
operator|)
operator||
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x00000002
argument_list|)
operator|)
operator|<<
literal|56
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_RRROpcodeExtension_X0
name|create_RRROpcodeExtension_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3ff
operator|)
operator|<<
literal|18
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_RRROpcodeExtension_X1
name|create_RRROpcodeExtension_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3ff
argument_list|)
operator|)
operator|<<
literal|49
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_RRROpcodeExtension_Y0
name|create_RRROpcodeExtension_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3
operator|)
operator|<<
literal|18
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_RRROpcodeExtension_Y1
name|create_RRROpcodeExtension_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3
argument_list|)
operator|)
operator|<<
literal|49
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShAmt_X0
name|create_ShAmt_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShAmt_X1
name|create_ShAmt_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShAmt_Y0
name|create_ShAmt_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShAmt_Y1
name|create_ShAmt_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShiftOpcodeExtension_X0
name|create_ShiftOpcodeExtension_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3ff
operator|)
operator|<<
literal|18
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShiftOpcodeExtension_X1
name|create_ShiftOpcodeExtension_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3ff
argument_list|)
operator|)
operator|<<
literal|49
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShiftOpcodeExtension_Y0
name|create_ShiftOpcodeExtension_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3
operator|)
operator|<<
literal|18
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_ShiftOpcodeExtension_Y1
name|create_ShiftOpcodeExtension_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3
argument_list|)
operator|)
operator|<<
literal|49
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcA_X0
name|create_SrcA_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|6
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcA_X1
name|create_SrcA_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|37
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcA_Y0
name|create_SrcA_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|6
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcA_Y1
name|create_SrcA_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|37
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcA_Y2
name|create_SrcA_Y2
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|20
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcBDest_Y2
name|create_SrcBDest_Y2
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|51
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcB_X0
name|create_SrcB_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcB_X1
name|create_SrcB_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcB_Y0
name|create_SrcB_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_SrcB_Y1
name|create_SrcB_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_UnaryOpcodeExtension_X0
name|create_UnaryOpcodeExtension_X0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_UnaryOpcodeExtension_X1
name|create_UnaryOpcodeExtension_X1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_UnaryOpcodeExtension_Y0
name|create_UnaryOpcodeExtension_Y0
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
name|n
operator|&
literal|0x3f
operator|)
operator|<<
literal|12
operator|)
return|;
block|}
end_function
begin_function
specifier|static
name|__inline
name|tilegx_bundle_bits
DECL|function|create_UnaryOpcodeExtension_Y1
name|create_UnaryOpcodeExtension_Y1
parameter_list|(
name|int
name|num
parameter_list|)
block|{
specifier|const
name|unsigned
name|int
name|n
init|=
operator|(
name|unsigned
name|int
operator|)
name|num
decl_stmt|;
return|return
operator|(
operator|(
call|(
name|tilegx_bundle_bits
call|)
argument_list|(
name|n
operator|&
literal|0x3f
argument_list|)
operator|)
operator|<<
literal|43
operator|)
return|;
block|}
end_function
begin_decl_stmt
DECL|variable|tilegx_opcodes
specifier|const
name|struct
name|tilegx_opcode
name|tilegx_opcodes
index|[
literal|336
index|]
init|=
block|{
block|{
literal|"bpt"
block|,
name|TILEGX_OPC_BPT
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffffffff80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a44ae00000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"info"
block|,
name|TILEGX_OPC_INFO
block|,
literal|0xf
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|}
block|,
block|{
literal|1
block|}
block|,
block|{
literal|2
block|}
block|,
block|{
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00fffULL
block|,
literal|0xfff807ff80000000ULL
block|,
literal|0x0000000078000fffULL
block|,
literal|0x3c0007ff80000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040300fffULL
block|,
literal|0x181807ff80000000ULL
block|,
literal|0x0000000010000fffULL
block|,
literal|0x0c0007ff80000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"infol"
block|,
name|TILEGX_OPC_INFOL
block|,
literal|0x3
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|4
block|}
block|,
block|{
literal|5
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc000000070000fffULL
block|,
literal|0xf80007ff80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000070000fffULL
block|,
literal|0x380007ff80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld4s_tls"
block|,
name|TILEGX_OPC_LD4S_TLS
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1858000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld_tls"
block|,
name|TILEGX_OPC_LD_TLS
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18a0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"move"
block|,
name|TILEGX_OPC_MOVE
block|,
literal|0xf
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|12
block|,
literal|13
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x000000005107f000ULL
block|,
literal|0x283bf80000000000ULL
block|,
literal|0x00000000500bf000ULL
block|,
literal|0x2c05f80000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"movei"
block|,
name|TILEGX_OPC_MOVEI
block|,
literal|0xf
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|1
block|}
block|,
block|{
literal|10
block|,
literal|2
block|}
block|,
block|{
literal|12
block|,
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00fc0ULL
block|,
literal|0xfff807e000000000ULL
block|,
literal|0x0000000078000fc0ULL
block|,
literal|0x3c0007e000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040100fc0ULL
block|,
literal|0x180807e000000000ULL
block|,
literal|0x0000000000000fc0ULL
block|,
literal|0x040007e000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"moveli"
block|,
name|TILEGX_OPC_MOVELI
block|,
literal|0x3
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|4
block|}
block|,
block|{
literal|6
block|,
literal|5
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc000000070000fc0ULL
block|,
literal|0xf80007e000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000010000fc0ULL
block|,
literal|0x000007e000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch"
block|,
name|TILEGX_OPC_PREFETCH
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a801f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x41f8000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_add_l1"
block|,
name|TILEGX_OPC_PREFETCH_ADD_L1
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8001f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1840001f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_add_l1_fault"
block|,
name|TILEGX_OPC_PREFETCH_ADD_L1_FAULT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8001f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1838001f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_add_l2"
block|,
name|TILEGX_OPC_PREFETCH_ADD_L2
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8001f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1850001f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_add_l2_fault"
block|,
name|TILEGX_OPC_PREFETCH_ADD_L2_FAULT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8001f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1848001f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_add_l3"
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8001f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1860001f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_add_l3_fault"
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8001f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1858001f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_l1"
block|,
name|TILEGX_OPC_PREFETCH_L1
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a801f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x41f8000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_l1_fault"
block|,
name|TILEGX_OPC_PREFETCH_L1_FAULT
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a781f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x41f8000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_l2"
block|,
name|TILEGX_OPC_PREFETCH_L2
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a901f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x43f8000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_l2_fault"
block|,
name|TILEGX_OPC_PREFETCH_L2_FAULT
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a881f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x43f8000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_l3"
block|,
name|TILEGX_OPC_PREFETCH_L3
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286aa01f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x83f8000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"prefetch_l3_fault"
block|,
name|TILEGX_OPC_PREFETCH_L3_FAULT
block|,
literal|0x12
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff81f80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc3f8000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a981f80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x81f8000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"raise"
block|,
name|TILEGX_OPC_RAISE
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffffffff80000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a44ae80000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"add"
block|,
name|TILEGX_OPC_ADD
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000500c0000ULL
block|,
literal|0x2806000000000000ULL
block|,
literal|0x0000000028040000ULL
block|,
literal|0x1802000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"addi"
block|,
name|TILEGX_OPC_ADDI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|2
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0x0000000078000000ULL
block|,
literal|0x3c00000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040100000ULL
block|,
literal|0x1808000000000000ULL
block|,
literal|0ULL
block|,
literal|0x0400000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"addli"
block|,
name|TILEGX_OPC_ADDLI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|4
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|5
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc000000070000000ULL
block|,
literal|0xf800000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000010000000ULL
block|,
literal|0ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"addx"
block|,
name|TILEGX_OPC_ADDX
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050080000ULL
block|,
literal|0x2804000000000000ULL
block|,
literal|0x0000000028000000ULL
block|,
literal|0x1800000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"addxi"
block|,
name|TILEGX_OPC_ADDXI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|2
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0x0000000078000000ULL
block|,
literal|0x3c00000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040200000ULL
block|,
literal|0x1810000000000000ULL
block|,
literal|0x0000000008000000ULL
block|,
literal|0x0800000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"addxli"
block|,
name|TILEGX_OPC_ADDXLI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|4
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|5
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc000000070000000ULL
block|,
literal|0xf800000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000020000000ULL
block|,
literal|0x0800000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"addxsc"
block|,
name|TILEGX_OPC_ADDXSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050040000ULL
block|,
literal|0x2802000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"and"
block|,
name|TILEGX_OPC_AND
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050100000ULL
block|,
literal|0x2808000000000000ULL
block|,
literal|0x0000000050000000ULL
block|,
literal|0x2c00000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"andi"
block|,
name|TILEGX_OPC_ANDI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|2
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0x0000000078000000ULL
block|,
literal|0x3c00000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040300000ULL
block|,
literal|0x1818000000000000ULL
block|,
literal|0x0000000010000000ULL
block|,
literal|0x0c00000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"beqz"
block|,
name|TILEGX_OPC_BEQZ
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1440000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"beqzt"
block|,
name|TILEGX_OPC_BEQZT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1400000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bfexts"
block|,
name|TILEGX_OPC_BFEXTS
block|,
literal|0x1
block|,
literal|4
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|21
block|,
literal|22
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007f000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000034000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bfextu"
block|,
name|TILEGX_OPC_BFEXTU
block|,
literal|0x1
block|,
literal|4
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|21
block|,
literal|22
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007f000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000035000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bfins"
block|,
name|TILEGX_OPC_BFINS
block|,
literal|0x1
block|,
literal|4
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|21
block|,
literal|22
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007f000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000036000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bgez"
block|,
name|TILEGX_OPC_BGEZ
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x14c0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bgezt"
block|,
name|TILEGX_OPC_BGEZT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1480000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bgtz"
block|,
name|TILEGX_OPC_BGTZ
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1540000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bgtzt"
block|,
name|TILEGX_OPC_BGTZT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1500000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"blbc"
block|,
name|TILEGX_OPC_BLBC
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x15c0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"blbct"
block|,
name|TILEGX_OPC_BLBCT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1580000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"blbs"
block|,
name|TILEGX_OPC_BLBS
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1640000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"blbst"
block|,
name|TILEGX_OPC_BLBST
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1600000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"blez"
block|,
name|TILEGX_OPC_BLEZ
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x16c0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"blezt"
block|,
name|TILEGX_OPC_BLEZT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1680000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bltz"
block|,
name|TILEGX_OPC_BLTZ
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1740000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bltzt"
block|,
name|TILEGX_OPC_BLTZT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1700000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bnez"
block|,
name|TILEGX_OPC_BNEZ
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x17c0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"bnezt"
block|,
name|TILEGX_OPC_BNEZT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|20
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xffc0000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1780000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"clz"
block|,
name|TILEGX_OPC_CLZ
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051481000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c1000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmoveqz"
block|,
name|TILEGX_OPC_CMOVEQZ
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050140000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000048000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmovnez"
block|,
name|TILEGX_OPC_CMOVNEZ
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050180000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000048040000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpeq"
block|,
name|TILEGX_OPC_CMPEQ
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000501c0000ULL
block|,
literal|0x280a000000000000ULL
block|,
literal|0x0000000040000000ULL
block|,
literal|0x2404000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpeqi"
block|,
name|TILEGX_OPC_CMPEQI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|2
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0x0000000078000000ULL
block|,
literal|0x3c00000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040400000ULL
block|,
literal|0x1820000000000000ULL
block|,
literal|0x0000000018000000ULL
block|,
literal|0x1000000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpexch"
block|,
name|TILEGX_OPC_CMPEXCH
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x280e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpexch4"
block|,
name|TILEGX_OPC_CMPEXCH4
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x280c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmples"
block|,
name|TILEGX_OPC_CMPLES
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050200000ULL
block|,
literal|0x2810000000000000ULL
block|,
literal|0x0000000038000000ULL
block|,
literal|0x2000000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpleu"
block|,
name|TILEGX_OPC_CMPLEU
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050240000ULL
block|,
literal|0x2812000000000000ULL
block|,
literal|0x0000000038040000ULL
block|,
literal|0x2002000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmplts"
block|,
name|TILEGX_OPC_CMPLTS
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050280000ULL
block|,
literal|0x2814000000000000ULL
block|,
literal|0x0000000038080000ULL
block|,
literal|0x2004000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpltsi"
block|,
name|TILEGX_OPC_CMPLTSI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|2
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|3
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0x0000000078000000ULL
block|,
literal|0x3c00000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040500000ULL
block|,
literal|0x1828000000000000ULL
block|,
literal|0x0000000020000000ULL
block|,
literal|0x1400000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpltu"
block|,
name|TILEGX_OPC_CMPLTU
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000502c0000ULL
block|,
literal|0x2816000000000000ULL
block|,
literal|0x00000000380c0000ULL
block|,
literal|0x2006000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpltui"
block|,
name|TILEGX_OPC_CMPLTUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040600000ULL
block|,
literal|0x1830000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmpne"
block|,
name|TILEGX_OPC_CMPNE
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050300000ULL
block|,
literal|0x2818000000000000ULL
block|,
literal|0x0000000040040000ULL
block|,
literal|0x2406000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmul"
block|,
name|TILEGX_OPC_CMUL
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000504c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmula"
block|,
name|TILEGX_OPC_CMULA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050380000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmulaf"
block|,
name|TILEGX_OPC_CMULAF
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050340000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmulf"
block|,
name|TILEGX_OPC_CMULF
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050400000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmulfr"
block|,
name|TILEGX_OPC_CMULFR
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000503c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmulh"
block|,
name|TILEGX_OPC_CMULH
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050480000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"cmulhr"
block|,
name|TILEGX_OPC_CMULHR
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050440000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"crc32_32"
block|,
name|TILEGX_OPC_CRC32_32
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050500000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"crc32_8"
block|,
name|TILEGX_OPC_CRC32_8
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050540000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ctz"
block|,
name|TILEGX_OPC_CTZ
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051482000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c2000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"dblalign"
block|,
name|TILEGX_OPC_DBLALIGN
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050640000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"dblalign2"
block|,
name|TILEGX_OPC_DBLALIGN2
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050580000ULL
block|,
literal|0x281a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"dblalign4"
block|,
name|TILEGX_OPC_DBLALIGN4
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000505c0000ULL
block|,
literal|0x281c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"dblalign6"
block|,
name|TILEGX_OPC_DBLALIGN6
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050600000ULL
block|,
literal|0x281e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"drain"
block|,
name|TILEGX_OPC_DRAIN
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a080000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"dtlbpr"
block|,
name|TILEGX_OPC_DTLBPR
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a100000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"exch"
block|,
name|TILEGX_OPC_EXCH
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2822000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"exch4"
block|,
name|TILEGX_OPC_EXCH4
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2820000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_add_flags"
block|,
name|TILEGX_OPC_FDOUBLE_ADD_FLAGS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000506c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_addsub"
block|,
name|TILEGX_OPC_FDOUBLE_ADDSUB
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050680000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_mul_flags"
block|,
name|TILEGX_OPC_FDOUBLE_MUL_FLAGS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050700000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_pack1"
block|,
name|TILEGX_OPC_FDOUBLE_PACK1
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050740000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_pack2"
block|,
name|TILEGX_OPC_FDOUBLE_PACK2
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050780000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_sub_flags"
block|,
name|TILEGX_OPC_FDOUBLE_SUB_FLAGS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000507c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_unpack_max"
block|,
name|TILEGX_OPC_FDOUBLE_UNPACK_MAX
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050800000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fdouble_unpack_min"
block|,
name|TILEGX_OPC_FDOUBLE_UNPACK_MIN
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050840000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchadd"
block|,
name|TILEGX_OPC_FETCHADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x282a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchadd4"
block|,
name|TILEGX_OPC_FETCHADD4
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2824000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchaddgez"
block|,
name|TILEGX_OPC_FETCHADDGEZ
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2828000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchaddgez4"
block|,
name|TILEGX_OPC_FETCHADDGEZ4
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2826000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchand"
block|,
name|TILEGX_OPC_FETCHAND
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x282e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchand4"
block|,
name|TILEGX_OPC_FETCHAND4
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x282c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchor"
block|,
name|TILEGX_OPC_FETCHOR
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2832000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fetchor4"
block|,
name|TILEGX_OPC_FETCHOR4
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2830000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"finv"
block|,
name|TILEGX_OPC_FINV
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a180000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"flush"
block|,
name|TILEGX_OPC_FLUSH
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a280000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"flushwb"
block|,
name|TILEGX_OPC_FLUSHWB
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a200000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fnop"
block|,
name|TILEGX_OPC_FNOP
block|,
literal|0xf
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{  }
block|,
block|{  }
block|,
block|{  }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051483000ULL
block|,
literal|0x286a300000000000ULL
block|,
literal|0x00000000300c3000ULL
block|,
literal|0x1c06400000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_add1"
block|,
name|TILEGX_OPC_FSINGLE_ADD1
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050880000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_addsub2"
block|,
name|TILEGX_OPC_FSINGLE_ADDSUB2
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000508c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_mul1"
block|,
name|TILEGX_OPC_FSINGLE_MUL1
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050900000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_mul2"
block|,
name|TILEGX_OPC_FSINGLE_MUL2
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050940000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_pack1"
block|,
name|TILEGX_OPC_FSINGLE_PACK1
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051484000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c4000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_pack2"
block|,
name|TILEGX_OPC_FSINGLE_PACK2
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050980000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"fsingle_sub1"
block|,
name|TILEGX_OPC_FSINGLE_SUB1
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000509c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"icoh"
block|,
name|TILEGX_OPC_ICOH
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a380000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ill"
block|,
name|TILEGX_OPC_ILL
block|,
literal|0xa
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a400000000000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x1c06480000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"inv"
block|,
name|TILEGX_OPC_INV
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a480000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"iret"
block|,
name|TILEGX_OPC_IRET
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a500000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"j"
block|,
name|TILEGX_OPC_J
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|25
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfc00000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2400000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"jal"
block|,
name|TILEGX_OPC_JAL
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_LR
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|25
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfc00000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2000000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"jalr"
block|,
name|TILEGX_OPC_JALR
block|,
literal|0xa
block|,
literal|1
block|,
name|TREG_LR
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|13
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a600000000000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x1c06580000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"jalrp"
block|,
name|TILEGX_OPC_JALRP
block|,
literal|0xa
block|,
literal|1
block|,
name|TREG_LR
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|13
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a580000000000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x1c06500000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"jr"
block|,
name|TILEGX_OPC_JR
block|,
literal|0xa
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|13
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a700000000000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x1c06680000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"jrp"
block|,
name|TILEGX_OPC_JRP
block|,
literal|0xa
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|13
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a680000000000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x1c06600000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld"
block|,
name|TILEGX_OPC_LD
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ae80000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x8200000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld1s"
block|,
name|TILEGX_OPC_LD1S
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a780000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x4000000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld1s_add"
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1838000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld1u"
block|,
name|TILEGX_OPC_LD1U
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a800000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x4000000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld1u_add"
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1840000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld2s"
block|,
name|TILEGX_OPC_LD2S
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a880000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x4200000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld2s_add"
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1848000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld2u"
block|,
name|TILEGX_OPC_LD2U
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a900000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x4200000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld2u_add"
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1850000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld4s"
block|,
name|TILEGX_OPC_LD4S
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286a980000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x8000000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld4s_add"
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1858000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld4u"
block|,
name|TILEGX_OPC_LD4U
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|26
block|,
literal|14
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286aa00000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x8200000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld4u_add"
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1860000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ld_add"
block|,
name|TILEGX_OPC_LD_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18a0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldna"
block|,
name|TILEGX_OPC_LDNA
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286aa80000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldna_add"
block|,
name|TILEGX_OPC_LDNA_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18a8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt"
block|,
name|TILEGX_OPC_LDNT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ae00000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt1s"
block|,
name|TILEGX_OPC_LDNT1S
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ab00000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt1s_add"
block|,
name|TILEGX_OPC_LDNT1S_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1868000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt1u"
block|,
name|TILEGX_OPC_LDNT1U
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ab80000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt1u_add"
block|,
name|TILEGX_OPC_LDNT1U_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1870000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt2s"
block|,
name|TILEGX_OPC_LDNT2S
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ac00000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt2s_add"
block|,
name|TILEGX_OPC_LDNT2S_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1878000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt2u"
block|,
name|TILEGX_OPC_LDNT2U
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ac80000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt2u_add"
block|,
name|TILEGX_OPC_LDNT2U_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1880000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt4s"
block|,
name|TILEGX_OPC_LDNT4S
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ad00000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt4s_add"
block|,
name|TILEGX_OPC_LDNT4S_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1888000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt4u"
block|,
name|TILEGX_OPC_LDNT4U
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286ad80000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt4u_add"
block|,
name|TILEGX_OPC_LDNT4U_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1890000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ldnt_add"
block|,
name|TILEGX_OPC_LDNT_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|15
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1898000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"lnk"
block|,
name|TILEGX_OPC_LNK
block|,
literal|0xa
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|12
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286af00000000000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x1c06700000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mf"
block|,
name|TILEGX_OPC_MF
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286af80000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mfspr"
block|,
name|TILEGX_OPC_MFSPR
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|6
block|,
literal|27
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18b0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mm"
block|,
name|TILEGX_OPC_MM
block|,
literal|0x1
block|,
literal|4
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|21
block|,
literal|22
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007f000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000037000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mnz"
block|,
name|TILEGX_OPC_MNZ
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050a00000ULL
block|,
literal|0x2834000000000000ULL
block|,
literal|0x0000000048080000ULL
block|,
literal|0x2804000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mtspr"
block|,
name|TILEGX_OPC_MTSPR
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|28
block|,
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18b8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hs_hs"
block|,
name|TILEGX_OPC_MUL_HS_HS
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050d40000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000068000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hs_hu"
block|,
name|TILEGX_OPC_MUL_HS_HU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050d80000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hs_ls"
block|,
name|TILEGX_OPC_MUL_HS_LS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050dc0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hs_lu"
block|,
name|TILEGX_OPC_MUL_HS_LU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050e00000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hu_hu"
block|,
name|TILEGX_OPC_MUL_HU_HU
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050e40000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000068040000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hu_ls"
block|,
name|TILEGX_OPC_MUL_HU_LS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050e80000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_hu_lu"
block|,
name|TILEGX_OPC_MUL_HU_LU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050ec0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_ls_ls"
block|,
name|TILEGX_OPC_MUL_LS_LS
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050f00000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000068080000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_ls_lu"
block|,
name|TILEGX_OPC_MUL_LS_LU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050f40000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mul_lu_lu"
block|,
name|TILEGX_OPC_MUL_LU_LU
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050f80000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000680c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hs_hs"
block|,
name|TILEGX_OPC_MULA_HS_HS
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050a80000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000070000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hs_hu"
block|,
name|TILEGX_OPC_MULA_HS_HU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050ac0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hs_ls"
block|,
name|TILEGX_OPC_MULA_HS_LS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050b00000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hs_lu"
block|,
name|TILEGX_OPC_MULA_HS_LU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050b40000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hu_hu"
block|,
name|TILEGX_OPC_MULA_HU_HU
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050b80000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000070040000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hu_ls"
block|,
name|TILEGX_OPC_MULA_HU_LS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050bc0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_hu_lu"
block|,
name|TILEGX_OPC_MULA_HU_LU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050c00000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_ls_ls"
block|,
name|TILEGX_OPC_MULA_LS_LS
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050c40000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000070080000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_ls_lu"
block|,
name|TILEGX_OPC_MULA_LS_LU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050c80000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mula_lu_lu"
block|,
name|TILEGX_OPC_MULA_LU_LU
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050cc0000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000700c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mulax"
block|,
name|TILEGX_OPC_MULAX
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050a40000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x0000000040080000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mulx"
block|,
name|TILEGX_OPC_MULX
block|,
literal|0x5
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050d00000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000400c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"mz"
block|,
name|TILEGX_OPC_MZ
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000050fc0000ULL
block|,
literal|0x2836000000000000ULL
block|,
literal|0x00000000480c0000ULL
block|,
literal|0x2806000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"nap"
block|,
name|TILEGX_OPC_NAP
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286b000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"nop"
block|,
name|TILEGX_OPC_NOP
block|,
literal|0xf
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{  }
block|,
block|{  }
block|,
block|{  }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0x3c07f80000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051485000ULL
block|,
literal|0x286b080000000000ULL
block|,
literal|0x00000000300c5000ULL
block|,
literal|0x1c06780000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"nor"
block|,
name|TILEGX_OPC_NOR
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051000000ULL
block|,
literal|0x2838000000000000ULL
block|,
literal|0x0000000050040000ULL
block|,
literal|0x2c02000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"or"
block|,
name|TILEGX_OPC_OR
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051040000ULL
block|,
literal|0x283a000000000000ULL
block|,
literal|0x0000000050080000ULL
block|,
literal|0x2c04000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"ori"
block|,
name|TILEGX_OPC_ORI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040700000ULL
block|,
literal|0x18c0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"pcnt"
block|,
name|TILEGX_OPC_PCNT
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051486000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c6000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"revbits"
block|,
name|TILEGX_OPC_REVBITS
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051487000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c7000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"revbytes"
block|,
name|TILEGX_OPC_REVBYTES
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|10
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051488000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c8000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"rotl"
block|,
name|TILEGX_OPC_ROTL
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051080000ULL
block|,
literal|0x283c000000000000ULL
block|,
literal|0x0000000058000000ULL
block|,
literal|0x3000000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"rotli"
block|,
name|TILEGX_OPC_ROTLI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|31
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|32
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060040000ULL
block|,
literal|0x3002000000000000ULL
block|,
literal|0x0000000078000000ULL
block|,
literal|0x3800000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl"
block|,
name|TILEGX_OPC_SHL
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051280000ULL
block|,
literal|0x284c000000000000ULL
block|,
literal|0x0000000058040000ULL
block|,
literal|0x3002000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl16insli"
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|4
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|5
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc000000070000000ULL
block|,
literal|0xf800000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000070000000ULL
block|,
literal|0x3800000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl1add"
block|,
name|TILEGX_OPC_SHL1ADD
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051100000ULL
block|,
literal|0x2840000000000000ULL
block|,
literal|0x0000000030000000ULL
block|,
literal|0x1c00000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl1addx"
block|,
name|TILEGX_OPC_SHL1ADDX
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000510c0000ULL
block|,
literal|0x283e000000000000ULL
block|,
literal|0x0000000060040000ULL
block|,
literal|0x3402000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl2add"
block|,
name|TILEGX_OPC_SHL2ADD
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051180000ULL
block|,
literal|0x2844000000000000ULL
block|,
literal|0x0000000030040000ULL
block|,
literal|0x1c02000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl2addx"
block|,
name|TILEGX_OPC_SHL2ADDX
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051140000ULL
block|,
literal|0x2842000000000000ULL
block|,
literal|0x0000000060080000ULL
block|,
literal|0x3404000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl3add"
block|,
name|TILEGX_OPC_SHL3ADD
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051200000ULL
block|,
literal|0x2848000000000000ULL
block|,
literal|0x0000000030080000ULL
block|,
literal|0x1c04000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shl3addx"
block|,
name|TILEGX_OPC_SHL3ADDX
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000511c0000ULL
block|,
literal|0x2846000000000000ULL
block|,
literal|0x00000000600c0000ULL
block|,
literal|0x3406000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shli"
block|,
name|TILEGX_OPC_SHLI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|31
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|32
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060080000ULL
block|,
literal|0x3004000000000000ULL
block|,
literal|0x0000000078040000ULL
block|,
literal|0x3802000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shlx"
block|,
name|TILEGX_OPC_SHLX
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051240000ULL
block|,
literal|0x284a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shlxi"
block|,
name|TILEGX_OPC_SHLXI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000600c0000ULL
block|,
literal|0x3006000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shrs"
block|,
name|TILEGX_OPC_SHRS
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000512c0000ULL
block|,
literal|0x284e000000000000ULL
block|,
literal|0x0000000058080000ULL
block|,
literal|0x3004000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shrsi"
block|,
name|TILEGX_OPC_SHRSI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|31
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|32
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060100000ULL
block|,
literal|0x3008000000000000ULL
block|,
literal|0x0000000078080000ULL
block|,
literal|0x3804000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shru"
block|,
name|TILEGX_OPC_SHRU
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051340000ULL
block|,
literal|0x2852000000000000ULL
block|,
literal|0x00000000580c0000ULL
block|,
literal|0x3006000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shrui"
block|,
name|TILEGX_OPC_SHRUI
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|31
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|32
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060140000ULL
block|,
literal|0x300a000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3806000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shrux"
block|,
name|TILEGX_OPC_SHRUX
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051300000ULL
block|,
literal|0x2850000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shruxi"
block|,
name|TILEGX_OPC_SHRUXI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060180000ULL
block|,
literal|0x300c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"shufflebytes"
block|,
name|TILEGX_OPC_SHUFFLEBYTES
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051380000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st"
block|,
name|TILEGX_OPC_ST
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|,
literal|33
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2862000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0xc200000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st1"
block|,
name|TILEGX_OPC_ST1
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|,
literal|33
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2854000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0xc000000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st1_add"
block|,
name|TILEGX_OPC_ST1_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18c8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st2"
block|,
name|TILEGX_OPC_ST2
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|,
literal|33
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2856000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0xc000000004000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st2_add"
block|,
name|TILEGX_OPC_ST2_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18d0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st4"
block|,
name|TILEGX_OPC_ST4
block|,
literal|0x12
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|14
block|,
literal|33
block|}
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0xc200000004000000ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2858000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
literal|0xc200000000000000ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st4_add"
block|,
name|TILEGX_OPC_ST4_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18d8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"st_add"
block|,
name|TILEGX_OPC_ST_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x1900000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt"
block|,
name|TILEGX_OPC_STNT
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x2860000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt1"
block|,
name|TILEGX_OPC_STNT1
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x285a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt1_add"
block|,
name|TILEGX_OPC_STNT1_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18e0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt2"
block|,
name|TILEGX_OPC_STNT2
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x285c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt2_add"
block|,
name|TILEGX_OPC_STNT2_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18e8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt4"
block|,
name|TILEGX_OPC_STNT4
block|,
literal|0x2
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x285e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt4_add"
block|,
name|TILEGX_OPC_STNT4_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18f0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"stnt_add"
block|,
name|TILEGX_OPC_STNT_ADD
block|,
literal|0x2
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|15
block|,
literal|17
block|,
literal|34
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x18f8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"sub"
block|,
name|TILEGX_OPC_SUB
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051440000ULL
block|,
literal|0x2868000000000000ULL
block|,
literal|0x00000000280c0000ULL
block|,
literal|0x1806000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"subx"
block|,
name|TILEGX_OPC_SUBX
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051400000ULL
block|,
literal|0x2866000000000000ULL
block|,
literal|0x0000000028080000ULL
block|,
literal|0x1804000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"subxsc"
block|,
name|TILEGX_OPC_SUBXSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000513c0000ULL
block|,
literal|0x2864000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"swint0"
block|,
name|TILEGX_OPC_SWINT0
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286b100000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"swint1"
block|,
name|TILEGX_OPC_SWINT1
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286b180000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"swint2"
block|,
name|TILEGX_OPC_SWINT2
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286b200000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"swint3"
block|,
name|TILEGX_OPC_SWINT3
block|,
literal|0x2
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{  }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286b280000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"tblidxb0"
block|,
name|TILEGX_OPC_TBLIDXB0
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051489000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300c9000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"tblidxb1"
block|,
name|TILEGX_OPC_TBLIDXB1
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x000000005148a000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300ca000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"tblidxb2"
block|,
name|TILEGX_OPC_TBLIDXB2
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x000000005148b000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300cb000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"tblidxb3"
block|,
name|TILEGX_OPC_TBLIDXB3
block|,
literal|0x5
block|,
literal|2
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|24
block|,
literal|11
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffff000ULL
block|,
literal|0ULL
block|,
literal|0x00000000780ff000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x000000005148c000ULL
block|,
operator|-
literal|1ULL
block|,
literal|0x00000000300cc000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1add"
block|,
name|TILEGX_OPC_V1ADD
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051500000ULL
block|,
literal|0x286e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1addi"
block|,
name|TILEGX_OPC_V1ADDI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040800000ULL
block|,
literal|0x1908000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1adduc"
block|,
name|TILEGX_OPC_V1ADDUC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000514c0000ULL
block|,
literal|0x286c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1adiffu"
block|,
name|TILEGX_OPC_V1ADIFFU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051540000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1avgu"
block|,
name|TILEGX_OPC_V1AVGU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051580000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpeq"
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000515c0000ULL
block|,
literal|0x2870000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpeqi"
block|,
name|TILEGX_OPC_V1CMPEQI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040900000ULL
block|,
literal|0x1910000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmples"
block|,
name|TILEGX_OPC_V1CMPLES
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051600000ULL
block|,
literal|0x2872000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpleu"
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051640000ULL
block|,
literal|0x2874000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmplts"
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051680000ULL
block|,
literal|0x2876000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpltsi"
block|,
name|TILEGX_OPC_V1CMPLTSI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040a00000ULL
block|,
literal|0x1918000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpltu"
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000516c0000ULL
block|,
literal|0x2878000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpltui"
block|,
name|TILEGX_OPC_V1CMPLTUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040b00000ULL
block|,
literal|0x1920000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1cmpne"
block|,
name|TILEGX_OPC_V1CMPNE
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051700000ULL
block|,
literal|0x287a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1ddotpu"
block|,
name|TILEGX_OPC_V1DDOTPU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052880000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1ddotpua"
block|,
name|TILEGX_OPC_V1DDOTPUA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052840000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1ddotpus"
block|,
name|TILEGX_OPC_V1DDOTPUS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051780000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1ddotpusa"
block|,
name|TILEGX_OPC_V1DDOTPUSA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051740000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1dotp"
block|,
name|TILEGX_OPC_V1DOTP
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051880000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1dotpa"
block|,
name|TILEGX_OPC_V1DOTPA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000517c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1dotpu"
block|,
name|TILEGX_OPC_V1DOTPU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052900000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1dotpua"
block|,
name|TILEGX_OPC_V1DOTPUA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000528c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1dotpus"
block|,
name|TILEGX_OPC_V1DOTPUS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051840000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1dotpusa"
block|,
name|TILEGX_OPC_V1DOTPUSA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051800000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1int_h"
block|,
name|TILEGX_OPC_V1INT_H
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000518c0000ULL
block|,
literal|0x287c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1int_l"
block|,
name|TILEGX_OPC_V1INT_L
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051900000ULL
block|,
literal|0x287e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1maxu"
block|,
name|TILEGX_OPC_V1MAXU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051940000ULL
block|,
literal|0x2880000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1maxui"
block|,
name|TILEGX_OPC_V1MAXUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040c00000ULL
block|,
literal|0x1928000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1minu"
block|,
name|TILEGX_OPC_V1MINU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051980000ULL
block|,
literal|0x2882000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1minui"
block|,
name|TILEGX_OPC_V1MINUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040d00000ULL
block|,
literal|0x1930000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1mnz"
block|,
name|TILEGX_OPC_V1MNZ
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000519c0000ULL
block|,
literal|0x2884000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1multu"
block|,
name|TILEGX_OPC_V1MULTU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051a00000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1mulu"
block|,
name|TILEGX_OPC_V1MULU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051a80000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1mulus"
block|,
name|TILEGX_OPC_V1MULUS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051a40000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1mz"
block|,
name|TILEGX_OPC_V1MZ
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051ac0000ULL
block|,
literal|0x2886000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1sadau"
block|,
name|TILEGX_OPC_V1SADAU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051b00000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1sadu"
block|,
name|TILEGX_OPC_V1SADU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051b40000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1shl"
block|,
name|TILEGX_OPC_V1SHL
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051b80000ULL
block|,
literal|0x2888000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1shli"
block|,
name|TILEGX_OPC_V1SHLI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000601c0000ULL
block|,
literal|0x300e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1shrs"
block|,
name|TILEGX_OPC_V1SHRS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051bc0000ULL
block|,
literal|0x288a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1shrsi"
block|,
name|TILEGX_OPC_V1SHRSI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060200000ULL
block|,
literal|0x3010000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1shru"
block|,
name|TILEGX_OPC_V1SHRU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051c00000ULL
block|,
literal|0x288c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1shrui"
block|,
name|TILEGX_OPC_V1SHRUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060240000ULL
block|,
literal|0x3012000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1sub"
block|,
name|TILEGX_OPC_V1SUB
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051c80000ULL
block|,
literal|0x2890000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v1subuc"
block|,
name|TILEGX_OPC_V1SUBUC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051c40000ULL
block|,
literal|0x288e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2add"
block|,
name|TILEGX_OPC_V2ADD
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051d00000ULL
block|,
literal|0x2894000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2addi"
block|,
name|TILEGX_OPC_V2ADDI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040e00000ULL
block|,
literal|0x1938000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2addsc"
block|,
name|TILEGX_OPC_V2ADDSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051cc0000ULL
block|,
literal|0x2892000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2adiffs"
block|,
name|TILEGX_OPC_V2ADIFFS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051d40000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2avgs"
block|,
name|TILEGX_OPC_V2AVGS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051d80000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpeq"
block|,
name|TILEGX_OPC_V2CMPEQ
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051dc0000ULL
block|,
literal|0x2896000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpeqi"
block|,
name|TILEGX_OPC_V2CMPEQI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000040f00000ULL
block|,
literal|0x1940000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmples"
block|,
name|TILEGX_OPC_V2CMPLES
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051e00000ULL
block|,
literal|0x2898000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpleu"
block|,
name|TILEGX_OPC_V2CMPLEU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051e40000ULL
block|,
literal|0x289a000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmplts"
block|,
name|TILEGX_OPC_V2CMPLTS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051e80000ULL
block|,
literal|0x289c000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpltsi"
block|,
name|TILEGX_OPC_V2CMPLTSI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000041000000ULL
block|,
literal|0x1948000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpltu"
block|,
name|TILEGX_OPC_V2CMPLTU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051ec0000ULL
block|,
literal|0x289e000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpltui"
block|,
name|TILEGX_OPC_V2CMPLTUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000041100000ULL
block|,
literal|0x1950000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2cmpne"
block|,
name|TILEGX_OPC_V2CMPNE
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051f00000ULL
block|,
literal|0x28a0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2dotp"
block|,
name|TILEGX_OPC_V2DOTP
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051f80000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2dotpa"
block|,
name|TILEGX_OPC_V2DOTPA
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051f40000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2int_h"
block|,
name|TILEGX_OPC_V2INT_H
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000051fc0000ULL
block|,
literal|0x28a2000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2int_l"
block|,
name|TILEGX_OPC_V2INT_L
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052000000ULL
block|,
literal|0x28a4000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2maxs"
block|,
name|TILEGX_OPC_V2MAXS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052040000ULL
block|,
literal|0x28a6000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2maxsi"
block|,
name|TILEGX_OPC_V2MAXSI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000041200000ULL
block|,
literal|0x1958000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2mins"
block|,
name|TILEGX_OPC_V2MINS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052080000ULL
block|,
literal|0x28a8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2minsi"
block|,
name|TILEGX_OPC_V2MINSI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000041300000ULL
block|,
literal|0x1960000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2mnz"
block|,
name|TILEGX_OPC_V2MNZ
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000520c0000ULL
block|,
literal|0x28aa000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2mulfsc"
block|,
name|TILEGX_OPC_V2MULFSC
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052100000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2muls"
block|,
name|TILEGX_OPC_V2MULS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052140000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2mults"
block|,
name|TILEGX_OPC_V2MULTS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052180000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2mz"
block|,
name|TILEGX_OPC_V2MZ
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000521c0000ULL
block|,
literal|0x28ac000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2packh"
block|,
name|TILEGX_OPC_V2PACKH
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052200000ULL
block|,
literal|0x28ae000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2packl"
block|,
name|TILEGX_OPC_V2PACKL
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052240000ULL
block|,
literal|0x28b0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2packuc"
block|,
name|TILEGX_OPC_V2PACKUC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052280000ULL
block|,
literal|0x28b2000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2sadas"
block|,
name|TILEGX_OPC_V2SADAS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000522c0000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2sadau"
block|,
name|TILEGX_OPC_V2SADAU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|23
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052300000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2sads"
block|,
name|TILEGX_OPC_V2SADS
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052340000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2sadu"
block|,
name|TILEGX_OPC_V2SADU
block|,
literal|0x1
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052380000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shl"
block|,
name|TILEGX_OPC_V2SHL
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052400000ULL
block|,
literal|0x28b6000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shli"
block|,
name|TILEGX_OPC_V2SHLI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060280000ULL
block|,
literal|0x3014000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shlsc"
block|,
name|TILEGX_OPC_V2SHLSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000523c0000ULL
block|,
literal|0x28b4000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shrs"
block|,
name|TILEGX_OPC_V2SHRS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052440000ULL
block|,
literal|0x28b8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shrsi"
block|,
name|TILEGX_OPC_V2SHRSI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000602c0000ULL
block|,
literal|0x3016000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shru"
block|,
name|TILEGX_OPC_V2SHRU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052480000ULL
block|,
literal|0x28ba000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2shrui"
block|,
name|TILEGX_OPC_V2SHRUI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|29
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|30
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000060300000ULL
block|,
literal|0x3018000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2sub"
block|,
name|TILEGX_OPC_V2SUB
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052500000ULL
block|,
literal|0x28be000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v2subsc"
block|,
name|TILEGX_OPC_V2SUBSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000524c0000ULL
block|,
literal|0x28bc000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4add"
block|,
name|TILEGX_OPC_V4ADD
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052580000ULL
block|,
literal|0x28c2000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4addsc"
block|,
name|TILEGX_OPC_V4ADDSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052540000ULL
block|,
literal|0x28c0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4int_h"
block|,
name|TILEGX_OPC_V4INT_H
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000525c0000ULL
block|,
literal|0x28c4000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4int_l"
block|,
name|TILEGX_OPC_V4INT_L
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052600000ULL
block|,
literal|0x28c6000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4packsc"
block|,
name|TILEGX_OPC_V4PACKSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052640000ULL
block|,
literal|0x28c8000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4shl"
block|,
name|TILEGX_OPC_V4SHL
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000526c0000ULL
block|,
literal|0x28cc000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4shlsc"
block|,
name|TILEGX_OPC_V4SHLSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052680000ULL
block|,
literal|0x28ca000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4shrs"
block|,
name|TILEGX_OPC_V4SHRS
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052700000ULL
block|,
literal|0x28ce000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4shru"
block|,
name|TILEGX_OPC_V4SHRU
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052740000ULL
block|,
literal|0x28d0000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4sub"
block|,
name|TILEGX_OPC_V4SUB
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x00000000527c0000ULL
block|,
literal|0x28d4000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"v4subsc"
block|,
name|TILEGX_OPC_V4SUBSC
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052780000ULL
block|,
literal|0x28d2000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"wh64"
block|,
name|TILEGX_OPC_WH64
block|,
literal|0x2
block|,
literal|1
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|0
block|, }
block|,
block|{
literal|7
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0ULL
block|,
literal|0xfffff80000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
operator|-
literal|1ULL
block|,
literal|0x286b300000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"xor"
block|,
name|TILEGX_OPC_XOR
block|,
literal|0xf
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|16
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|17
block|}
block|,
block|{
literal|10
block|,
literal|11
block|,
literal|18
block|}
block|,
block|{
literal|12
block|,
literal|13
block|,
literal|19
block|}
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ffc0000ULL
block|,
literal|0xfffe000000000000ULL
block|,
literal|0x00000000780c0000ULL
block|,
literal|0x3c06000000000000ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000052800000ULL
block|,
literal|0x28d6000000000000ULL
block|,
literal|0x00000000500c0000ULL
block|,
literal|0x2c06000000000000ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
literal|"xori"
block|,
name|TILEGX_OPC_XORI
block|,
literal|0x3
block|,
literal|3
block|,
name|TREG_ZERO
block|,
literal|1
block|,
block|{
block|{
literal|8
block|,
literal|9
block|,
literal|0
block|}
block|,
block|{
literal|6
block|,
literal|7
block|,
literal|1
block|}
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0xc00000007ff00000ULL
block|,
literal|0xfff8000000000000ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|,
literal|0ULL
block|}
block|,
block|{
literal|0x0000000041400000ULL
block|,
literal|0x1968000000000000ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|,
operator|-
literal|1ULL
block|}
endif|#
directive|endif
block|}
block|,
block|{
name|NULL
block|,
name|TILEGX_OPC_NONE
block|,
literal|0
block|,
literal|0
block|,
name|TREG_ZERO
block|,
literal|0
block|,
block|{
block|{
literal|0
block|, }
block|}
block|,
ifndef|#
directive|ifndef
name|DISASM_ONLY
block|{
literal|0
block|, }
block|,
block|{
literal|0
block|, }
endif|#
directive|endif
block|}
block|}
decl_stmt|;
end_decl_stmt
begin_define
DECL|macro|BITFIELD
define|#
directive|define
name|BITFIELD
parameter_list|(
name|start
parameter_list|,
name|size
parameter_list|)
value|((start) | (((1<< (size)) - 1)<< 6))
end_define
begin_define
DECL|macro|CHILD
define|#
directive|define
name|CHILD
parameter_list|(
name|array_index
parameter_list|)
value|(TILEGX_OPC_NONE + (array_index))
end_define
begin_decl_stmt
DECL|variable|decode_X0_fsm
specifier|static
specifier|const
name|unsigned
name|short
name|decode_X0_fsm
index|[
literal|936
index|]
init|=
block|{
name|BITFIELD
argument_list|(
literal|22
argument_list|,
literal|9
argument_list|)
comment|/* index 0 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_BFEXTS
block|,
name|TILEGX_OPC_BFEXTS
block|,
name|TILEGX_OPC_BFEXTS
block|,
name|TILEGX_OPC_BFEXTS
block|,
name|TILEGX_OPC_BFEXTU
block|,
name|TILEGX_OPC_BFEXTU
block|,
name|TILEGX_OPC_BFEXTU
block|,
name|TILEGX_OPC_BFEXTU
block|,
name|TILEGX_OPC_BFINS
block|,
name|TILEGX_OPC_BFINS
block|,
name|TILEGX_OPC_BFINS
block|,
name|TILEGX_OPC_BFINS
block|,
name|TILEGX_OPC_MM
block|,
name|TILEGX_OPC_MM
block|,
name|TILEGX_OPC_MM
block|,
name|TILEGX_OPC_MM
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|528
argument_list|)
block|,
name|CHILD
argument_list|(
literal|578
argument_list|)
block|,
name|CHILD
argument_list|(
literal|583
argument_list|)
block|,
name|CHILD
argument_list|(
literal|588
argument_list|)
block|,
name|CHILD
argument_list|(
literal|593
argument_list|)
block|,
name|CHILD
argument_list|(
literal|598
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|603
argument_list|)
block|,
name|CHILD
argument_list|(
literal|620
argument_list|)
block|,
name|CHILD
argument_list|(
literal|637
argument_list|)
block|,
name|CHILD
argument_list|(
literal|654
argument_list|)
block|,
name|CHILD
argument_list|(
literal|671
argument_list|)
block|,
name|CHILD
argument_list|(
literal|703
argument_list|)
block|,
name|CHILD
argument_list|(
literal|797
argument_list|)
block|,
name|CHILD
argument_list|(
literal|814
argument_list|)
block|,
name|CHILD
argument_list|(
literal|831
argument_list|)
block|,
name|CHILD
argument_list|(
literal|848
argument_list|)
block|,
name|CHILD
argument_list|(
literal|865
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|889
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|CHILD
argument_list|(
literal|906
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|6
argument_list|,
literal|2
argument_list|)
comment|/* index 513 */
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|CHILD
argument_list|(
literal|518
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|8
argument_list|,
literal|2
argument_list|)
comment|/* index 518 */
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|CHILD
argument_list|(
literal|523
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|10
argument_list|,
literal|2
argument_list|)
comment|/* index 523 */
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_MOVELI
block|,
name|BITFIELD
argument_list|(
literal|20
argument_list|,
literal|2
argument_list|)
comment|/* index 528 */
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|533
argument_list|)
block|,
name|TILEGX_OPC_ADDXI
block|,
name|CHILD
argument_list|(
literal|548
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|6
argument_list|,
literal|2
argument_list|)
comment|/* index 533 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|538
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|8
argument_list|,
literal|2
argument_list|)
comment|/* index 538 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|543
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|10
argument_list|,
literal|2
argument_list|)
comment|/* index 543 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_MOVEI
block|,
name|BITFIELD
argument_list|(
literal|0
argument_list|,
literal|2
argument_list|)
comment|/* index 548 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|553
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|2
argument_list|,
literal|2
argument_list|)
comment|/* index 553 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|558
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|4
argument_list|,
literal|2
argument_list|)
comment|/* index 558 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|563
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|6
argument_list|,
literal|2
argument_list|)
comment|/* index 563 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|568
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|8
argument_list|,
literal|2
argument_list|)
comment|/* index 568 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|573
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|10
argument_list|,
literal|2
argument_list|)
comment|/* index 573 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_INFO
block|,
name|BITFIELD
argument_list|(
literal|20
argument_list|,
literal|2
argument_list|)
comment|/* index 578 */
block|,
name|TILEGX_OPC_CMPEQI
block|,
name|TILEGX_OPC_CMPLTSI
block|,
name|TILEGX_OPC_CMPLTUI
block|,
name|TILEGX_OPC_ORI
block|,
name|BITFIELD
argument_list|(
literal|20
argument_list|,
literal|2
argument_list|)
comment|/* index 583 */
block|,
name|TILEGX_OPC_V1ADDI
block|,
name|TILEGX_OPC_V1CMPEQI
block|,
name|TILEGX_OPC_V1CMPLTSI
block|,
name|TILEGX_OPC_V1CMPLTUI
block|,
name|BITFIELD
argument_list|(
literal|20
argument_list|,
literal|2
argument_list|)
comment|/* index 588 */
block|,
name|TILEGX_OPC_V1MAXUI
block|,
name|TILEGX_OPC_V1MINUI
block|,
name|TILEGX_OPC_V2ADDI
block|,
name|TILEGX_OPC_V2CMPEQI
block|,
name|BITFIELD
argument_list|(
literal|20
argument_list|,
literal|2
argument_list|)
comment|/* index 593 */
block|,
name|TILEGX_OPC_V2CMPLTSI
block|,
name|TILEGX_OPC_V2CMPLTUI
block|,
name|TILEGX_OPC_V2MAXSI
block|,
name|TILEGX_OPC_V2MINSI
block|,
name|BITFIELD
argument_list|(
literal|20
argument_list|,
literal|2
argument_list|)
comment|/* index 598 */
block|,
name|TILEGX_OPC_XORI
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 603 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_ADDXSC
block|,
name|TILEGX_OPC_ADDX
block|,
name|TILEGX_OPC_ADD
block|,
name|TILEGX_OPC_AND
block|,
name|TILEGX_OPC_CMOVEQZ
block|,
name|TILEGX_OPC_CMOVNEZ
block|,
name|TILEGX_OPC_CMPEQ
block|,
name|TILEGX_OPC_CMPLES
block|,
name|TILEGX_OPC_CMPLEU
block|,
name|TILEGX_OPC_CMPLTS
block|,
name|TILEGX_OPC_CMPLTU
block|,
name|TILEGX_OPC_CMPNE
block|,
name|TILEGX_OPC_CMULAF
block|,
name|TILEGX_OPC_CMULA
block|,
name|TILEGX_OPC_CMULFR
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 620 */
block|,
name|TILEGX_OPC_CMULF
block|,
name|TILEGX_OPC_CMULHR
block|,
name|TILEGX_OPC_CMULH
block|,
name|TILEGX_OPC_CMUL
block|,
name|TILEGX_OPC_CRC32_32
block|,
name|TILEGX_OPC_CRC32_8
block|,
name|TILEGX_OPC_DBLALIGN2
block|,
name|TILEGX_OPC_DBLALIGN4
block|,
name|TILEGX_OPC_DBLALIGN6
block|,
name|TILEGX_OPC_DBLALIGN
block|,
name|TILEGX_OPC_FDOUBLE_ADDSUB
block|,
name|TILEGX_OPC_FDOUBLE_ADD_FLAGS
block|,
name|TILEGX_OPC_FDOUBLE_MUL_FLAGS
block|,
name|TILEGX_OPC_FDOUBLE_PACK1
block|,
name|TILEGX_OPC_FDOUBLE_PACK2
block|,
name|TILEGX_OPC_FDOUBLE_SUB_FLAGS
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 637 */
block|,
name|TILEGX_OPC_FDOUBLE_UNPACK_MAX
block|,
name|TILEGX_OPC_FDOUBLE_UNPACK_MIN
block|,
name|TILEGX_OPC_FSINGLE_ADD1
block|,
name|TILEGX_OPC_FSINGLE_ADDSUB2
block|,
name|TILEGX_OPC_FSINGLE_MUL1
block|,
name|TILEGX_OPC_FSINGLE_MUL2
block|,
name|TILEGX_OPC_FSINGLE_PACK2
block|,
name|TILEGX_OPC_FSINGLE_SUB1
block|,
name|TILEGX_OPC_MNZ
block|,
name|TILEGX_OPC_MULAX
block|,
name|TILEGX_OPC_MULA_HS_HS
block|,
name|TILEGX_OPC_MULA_HS_HU
block|,
name|TILEGX_OPC_MULA_HS_LS
block|,
name|TILEGX_OPC_MULA_HS_LU
block|,
name|TILEGX_OPC_MULA_HU_HU
block|,
name|TILEGX_OPC_MULA_HU_LS
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 654 */
block|,
name|TILEGX_OPC_MULA_HU_LU
block|,
name|TILEGX_OPC_MULA_LS_LS
block|,
name|TILEGX_OPC_MULA_LS_LU
block|,
name|TILEGX_OPC_MULA_LU_LU
block|,
name|TILEGX_OPC_MULX
block|,
name|TILEGX_OPC_MUL_HS_HS
block|,
name|TILEGX_OPC_MUL_HS_HU
block|,
name|TILEGX_OPC_MUL_HS_LS
block|,
name|TILEGX_OPC_MUL_HS_LU
block|,
name|TILEGX_OPC_MUL_HU_HU
block|,
name|TILEGX_OPC_MUL_HU_LS
block|,
name|TILEGX_OPC_MUL_HU_LU
block|,
name|TILEGX_OPC_MUL_LS_LS
block|,
name|TILEGX_OPC_MUL_LS_LU
block|,
name|TILEGX_OPC_MUL_LU_LU
block|,
name|TILEGX_OPC_MZ
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 671 */
block|,
name|TILEGX_OPC_NOR
block|,
name|CHILD
argument_list|(
literal|688
argument_list|)
block|,
name|TILEGX_OPC_ROTL
block|,
name|TILEGX_OPC_SHL1ADDX
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL2ADDX
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL3ADDX
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHLX
block|,
name|TILEGX_OPC_SHL
block|,
name|TILEGX_OPC_SHRS
block|,
name|TILEGX_OPC_SHRUX
block|,
name|TILEGX_OPC_SHRU
block|,
name|TILEGX_OPC_SHUFFLEBYTES
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|BITFIELD
argument_list|(
literal|12
argument_list|,
literal|2
argument_list|)
comment|/* index 688 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|693
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|14
argument_list|,
literal|2
argument_list|)
comment|/* index 693 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|698
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 698 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_MOVE
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 703 */
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUB
block|,
name|CHILD
argument_list|(
literal|720
argument_list|)
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADIFFU
block|,
name|TILEGX_OPC_V1AVGU
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1DDOTPUSA
block|,
name|TILEGX_OPC_V1DDOTPUS
block|,
name|TILEGX_OPC_V1DOTPA
block|,
name|BITFIELD
argument_list|(
literal|12
argument_list|,
literal|4
argument_list|)
comment|/* index 720 */
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|737
argument_list|)
block|,
name|CHILD
argument_list|(
literal|742
argument_list|)
block|,
name|CHILD
argument_list|(
literal|747
argument_list|)
block|,
name|CHILD
argument_list|(
literal|752
argument_list|)
block|,
name|CHILD
argument_list|(
literal|757
argument_list|)
block|,
name|CHILD
argument_list|(
literal|762
argument_list|)
block|,
name|CHILD
argument_list|(
literal|767
argument_list|)
block|,
name|CHILD
argument_list|(
literal|772
argument_list|)
block|,
name|CHILD
argument_list|(
literal|777
argument_list|)
block|,
name|CHILD
argument_list|(
literal|782
argument_list|)
block|,
name|CHILD
argument_list|(
literal|787
argument_list|)
block|,
name|CHILD
argument_list|(
literal|792
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 737 */
block|,
name|TILEGX_OPC_CLZ
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 742 */
block|,
name|TILEGX_OPC_CTZ
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 747 */
block|,
name|TILEGX_OPC_FNOP
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 752 */
block|,
name|TILEGX_OPC_FSINGLE_PACK1
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 757 */
block|,
name|TILEGX_OPC_NOP
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 762 */
block|,
name|TILEGX_OPC_PCNT
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 767 */
block|,
name|TILEGX_OPC_REVBITS
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 772 */
block|,
name|TILEGX_OPC_REVBYTES
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 777 */
block|,
name|TILEGX_OPC_TBLIDXB0
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 782 */
block|,
name|TILEGX_OPC_TBLIDXB1
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 787 */
block|,
name|TILEGX_OPC_TBLIDXB2
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 792 */
block|,
name|TILEGX_OPC_TBLIDXB3
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 797 */
block|,
name|TILEGX_OPC_V1DOTPUSA
block|,
name|TILEGX_OPC_V1DOTPUS
block|,
name|TILEGX_OPC_V1DOTP
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1MAXU
block|,
name|TILEGX_OPC_V1MINU
block|,
name|TILEGX_OPC_V1MNZ
block|,
name|TILEGX_OPC_V1MULTU
block|,
name|TILEGX_OPC_V1MULUS
block|,
name|TILEGX_OPC_V1MULU
block|,
name|TILEGX_OPC_V1MZ
block|,
name|TILEGX_OPC_V1SADAU
block|,
name|TILEGX_OPC_V1SADU
block|,
name|TILEGX_OPC_V1SHL
block|,
name|TILEGX_OPC_V1SHRS
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 814 */
block|,
name|TILEGX_OPC_V1SHRU
block|,
name|TILEGX_OPC_V1SUBUC
block|,
name|TILEGX_OPC_V1SUB
block|,
name|TILEGX_OPC_V2ADDSC
block|,
name|TILEGX_OPC_V2ADD
block|,
name|TILEGX_OPC_V2ADIFFS
block|,
name|TILEGX_OPC_V2AVGS
block|,
name|TILEGX_OPC_V2CMPEQ
block|,
name|TILEGX_OPC_V2CMPLES
block|,
name|TILEGX_OPC_V2CMPLEU
block|,
name|TILEGX_OPC_V2CMPLTS
block|,
name|TILEGX_OPC_V2CMPLTU
block|,
name|TILEGX_OPC_V2CMPNE
block|,
name|TILEGX_OPC_V2DOTPA
block|,
name|TILEGX_OPC_V2DOTP
block|,
name|TILEGX_OPC_V2INT_H
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 831 */
block|,
name|TILEGX_OPC_V2INT_L
block|,
name|TILEGX_OPC_V2MAXS
block|,
name|TILEGX_OPC_V2MINS
block|,
name|TILEGX_OPC_V2MNZ
block|,
name|TILEGX_OPC_V2MULFSC
block|,
name|TILEGX_OPC_V2MULS
block|,
name|TILEGX_OPC_V2MULTS
block|,
name|TILEGX_OPC_V2MZ
block|,
name|TILEGX_OPC_V2PACKH
block|,
name|TILEGX_OPC_V2PACKL
block|,
name|TILEGX_OPC_V2PACKUC
block|,
name|TILEGX_OPC_V2SADAS
block|,
name|TILEGX_OPC_V2SADAU
block|,
name|TILEGX_OPC_V2SADS
block|,
name|TILEGX_OPC_V2SADU
block|,
name|TILEGX_OPC_V2SHLSC
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 848 */
block|,
name|TILEGX_OPC_V2SHL
block|,
name|TILEGX_OPC_V2SHRS
block|,
name|TILEGX_OPC_V2SHRU
block|,
name|TILEGX_OPC_V2SUBSC
block|,
name|TILEGX_OPC_V2SUB
block|,
name|TILEGX_OPC_V4ADDSC
block|,
name|TILEGX_OPC_V4ADD
block|,
name|TILEGX_OPC_V4INT_H
block|,
name|TILEGX_OPC_V4INT_L
block|,
name|TILEGX_OPC_V4PACKSC
block|,
name|TILEGX_OPC_V4SHLSC
block|,
name|TILEGX_OPC_V4SHL
block|,
name|TILEGX_OPC_V4SHRS
block|,
name|TILEGX_OPC_V4SHRU
block|,
name|TILEGX_OPC_V4SUBSC
block|,
name|TILEGX_OPC_V4SUB
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|3
argument_list|)
comment|/* index 865 */
block|,
name|CHILD
argument_list|(
literal|874
argument_list|)
block|,
name|CHILD
argument_list|(
literal|877
argument_list|)
block|,
name|CHILD
argument_list|(
literal|880
argument_list|)
block|,
name|CHILD
argument_list|(
literal|883
argument_list|)
block|,
name|CHILD
argument_list|(
literal|886
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
comment|/* index 874 */
block|,
name|TILEGX_OPC_XOR
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
comment|/* index 877 */
block|,
name|TILEGX_OPC_V1DDOTPUA
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
comment|/* index 880 */
block|,
name|TILEGX_OPC_V1DDOTPU
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
comment|/* index 883 */
block|,
name|TILEGX_OPC_V1DOTPUA
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|21
argument_list|,
literal|1
argument_list|)
comment|/* index 886 */
block|,
name|TILEGX_OPC_V1DOTPU
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|4
argument_list|)
comment|/* index 889 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_ROTLI
block|,
name|TILEGX_OPC_SHLI
block|,
name|TILEGX_OPC_SHLXI
block|,
name|TILEGX_OPC_SHRSI
block|,
name|TILEGX_OPC_SHRUI
block|,
name|TILEGX_OPC_SHRUXI
block|,
name|TILEGX_OPC_V1SHLI
block|,
name|TILEGX_OPC_V1SHRSI
block|,
name|TILEGX_OPC_V1SHRUI
block|,
name|TILEGX_OPC_V2SHLI
block|,
name|TILEGX_OPC_V2SHRSI
block|,
name|TILEGX_OPC_V2SHRUI
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|0
argument_list|,
literal|2
argument_list|)
comment|/* index 906 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|911
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|2
argument_list|,
literal|2
argument_list|)
comment|/* index 911 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|916
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|4
argument_list|,
literal|2
argument_list|)
comment|/* index 916 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|921
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|6
argument_list|,
literal|2
argument_list|)
comment|/* index 921 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|926
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|8
argument_list|,
literal|2
argument_list|)
comment|/* index 926 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|931
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|10
argument_list|,
literal|2
argument_list|)
comment|/* index 931 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_INFOL
block|, }
decl_stmt|;
end_decl_stmt
begin_decl_stmt
DECL|variable|decode_X1_fsm
specifier|static
specifier|const
name|unsigned
name|short
name|decode_X1_fsm
index|[
literal|1266
index|]
init|=
block|{
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|9
argument_list|)
comment|/* index 0 */
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|CHILD
argument_list|(
literal|513
argument_list|)
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_ADDXLI
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_BEQZT
block|,
name|TILEGX_OPC_BEQZT
block|,
name|TILEGX_OPC_BEQZ
block|,
name|TILEGX_OPC_BEQZ
block|,
name|TILEGX_OPC_BGEZT
block|,
name|TILEGX_OPC_BGEZT
block|,
name|TILEGX_OPC_BGEZ
block|,
name|TILEGX_OPC_BGEZ
block|,
name|TILEGX_OPC_BGTZT
block|,
name|TILEGX_OPC_BGTZT
block|,
name|TILEGX_OPC_BGTZ
block|,
name|TILEGX_OPC_BGTZ
block|,
name|TILEGX_OPC_BLBCT
block|,
name|TILEGX_OPC_BLBCT
block|,
name|TILEGX_OPC_BLBC
block|,
name|TILEGX_OPC_BLBC
block|,
name|TILEGX_OPC_BLBST
block|,
name|TILEGX_OPC_BLBST
block|,
name|TILEGX_OPC_BLBS
block|,
name|TILEGX_OPC_BLBS
block|,
name|TILEGX_OPC_BLEZT
block|,
name|TILEGX_OPC_BLEZT
block|,
name|TILEGX_OPC_BLEZ
block|,
name|TILEGX_OPC_BLEZ
block|,
name|TILEGX_OPC_BLTZT
block|,
name|TILEGX_OPC_BLTZT
block|,
name|TILEGX_OPC_BLTZ
block|,
name|TILEGX_OPC_BLTZ
block|,
name|TILEGX_OPC_BNEZT
block|,
name|TILEGX_OPC_BNEZT
block|,
name|TILEGX_OPC_BNEZ
block|,
name|TILEGX_OPC_BNEZ
block|,
name|CHILD
argument_list|(
literal|528
argument_list|)
block|,
name|CHILD
argument_list|(
literal|578
argument_list|)
block|,
name|CHILD
argument_list|(
literal|598
argument_list|)
block|,
name|CHILD
argument_list|(
literal|703
argument_list|)
block|,
name|CHILD
argument_list|(
literal|723
argument_list|)
block|,
name|CHILD
argument_list|(
literal|728
argument_list|)
block|,
name|CHILD
argument_list|(
literal|753
argument_list|)
block|,
name|CHILD
argument_list|(
literal|758
argument_list|)
block|,
name|CHILD
argument_list|(
literal|763
argument_list|)
block|,
name|CHILD
argument_list|(
literal|768
argument_list|)
block|,
name|CHILD
argument_list|(
literal|773
argument_list|)
block|,
name|CHILD
argument_list|(
literal|778
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_JAL
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|TILEGX_OPC_J
block|,
name|CHILD
argument_list|(
literal|783
argument_list|)
block|,
name|CHILD
argument_list|(
literal|800
argument_list|)
block|,
name|CHILD
argument_list|(
literal|832
argument_list|)
block|,
name|CHILD
argument_list|(
literal|849
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1168
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1185
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1202
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|1219
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1236
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 513 */
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|CHILD
argument_list|(
literal|518
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 518 */
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|CHILD
argument_list|(
literal|523
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 523 */
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_ADDLI
block|,
name|TILEGX_OPC_MOVELI
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 528 */
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|533
argument_list|)
block|,
name|TILEGX_OPC_ADDXI
block|,
name|CHILD
argument_list|(
literal|548
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 533 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|538
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 538 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|543
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 543 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_MOVEI
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 548 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|553
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 553 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|558
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 558 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|563
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 563 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|568
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 568 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|573
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 573 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_INFO
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 578 */
block|,
name|TILEGX_OPC_CMPEQI
block|,
name|TILEGX_OPC_CMPLTSI
block|,
name|TILEGX_OPC_CMPLTUI
block|,
name|CHILD
argument_list|(
literal|583
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 583 */
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|CHILD
argument_list|(
literal|588
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 588 */
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|CHILD
argument_list|(
literal|593
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 593 */
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_LD1S_ADD
block|,
name|TILEGX_OPC_PREFETCH_ADD_L1_FAULT
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 598 */
block|,
name|CHILD
argument_list|(
literal|603
argument_list|)
block|,
name|CHILD
argument_list|(
literal|618
argument_list|)
block|,
name|CHILD
argument_list|(
literal|633
argument_list|)
block|,
name|CHILD
argument_list|(
literal|648
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 603 */
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|CHILD
argument_list|(
literal|608
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 608 */
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|CHILD
argument_list|(
literal|613
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 613 */
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_LD1U_ADD
block|,
name|TILEGX_OPC_PREFETCH_ADD_L1
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 618 */
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|CHILD
argument_list|(
literal|623
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 623 */
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|CHILD
argument_list|(
literal|628
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 628 */
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_LD2S_ADD
block|,
name|TILEGX_OPC_PREFETCH_ADD_L2_FAULT
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 633 */
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|CHILD
argument_list|(
literal|638
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 638 */
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|CHILD
argument_list|(
literal|643
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 643 */
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_LD2U_ADD
block|,
name|TILEGX_OPC_PREFETCH_ADD_L2
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 648 */
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|673
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|2
argument_list|)
comment|/* index 653 */
block|,
name|CHILD
argument_list|(
literal|658
argument_list|)
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|BITFIELD
argument_list|(
literal|45
argument_list|,
literal|2
argument_list|)
comment|/* index 658 */
block|,
name|CHILD
argument_list|(
literal|663
argument_list|)
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|BITFIELD
argument_list|(
literal|47
argument_list|,
literal|2
argument_list|)
comment|/* index 663 */
block|,
name|CHILD
argument_list|(
literal|668
argument_list|)
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 668 */
block|,
name|TILEGX_OPC_LD4S_TLS
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|TILEGX_OPC_LD4S_ADD
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 673 */
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|678
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 678 */
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|653
argument_list|)
block|,
name|CHILD
argument_list|(
literal|683
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|2
argument_list|)
comment|/* index 683 */
block|,
name|CHILD
argument_list|(
literal|688
argument_list|)
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|BITFIELD
argument_list|(
literal|45
argument_list|,
literal|2
argument_list|)
comment|/* index 688 */
block|,
name|CHILD
argument_list|(
literal|693
argument_list|)
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|BITFIELD
argument_list|(
literal|47
argument_list|,
literal|2
argument_list|)
comment|/* index 693 */
block|,
name|CHILD
argument_list|(
literal|698
argument_list|)
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 698 */
block|,
name|TILEGX_OPC_LD4S_TLS
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3_FAULT
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 703 */
block|,
name|CHILD
argument_list|(
literal|708
argument_list|)
block|,
name|TILEGX_OPC_LDNT1S_ADD
block|,
name|TILEGX_OPC_LDNT1U_ADD
block|,
name|TILEGX_OPC_LDNT2S_ADD
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 708 */
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|CHILD
argument_list|(
literal|713
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 713 */
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|CHILD
argument_list|(
literal|718
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 718 */
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_LD4U_ADD
block|,
name|TILEGX_OPC_PREFETCH_ADD_L3
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 723 */
block|,
name|TILEGX_OPC_LDNT2U_ADD
block|,
name|TILEGX_OPC_LDNT4S_ADD
block|,
name|TILEGX_OPC_LDNT4U_ADD
block|,
name|TILEGX_OPC_LDNT_ADD
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 728 */
block|,
name|CHILD
argument_list|(
literal|733
argument_list|)
block|,
name|TILEGX_OPC_LDNA_ADD
block|,
name|TILEGX_OPC_MFSPR
block|,
name|TILEGX_OPC_MTSPR
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|2
argument_list|)
comment|/* index 733 */
block|,
name|CHILD
argument_list|(
literal|738
argument_list|)
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|BITFIELD
argument_list|(
literal|45
argument_list|,
literal|2
argument_list|)
comment|/* index 738 */
block|,
name|CHILD
argument_list|(
literal|743
argument_list|)
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|BITFIELD
argument_list|(
literal|47
argument_list|,
literal|2
argument_list|)
comment|/* index 743 */
block|,
name|CHILD
argument_list|(
literal|748
argument_list|)
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 748 */
block|,
name|TILEGX_OPC_LD_TLS
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|TILEGX_OPC_LD_ADD
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 753 */
block|,
name|TILEGX_OPC_ORI
block|,
name|TILEGX_OPC_ST1_ADD
block|,
name|TILEGX_OPC_ST2_ADD
block|,
name|TILEGX_OPC_ST4_ADD
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 758 */
block|,
name|TILEGX_OPC_STNT1_ADD
block|,
name|TILEGX_OPC_STNT2_ADD
block|,
name|TILEGX_OPC_STNT4_ADD
block|,
name|TILEGX_OPC_STNT_ADD
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 763 */
block|,
name|TILEGX_OPC_ST_ADD
block|,
name|TILEGX_OPC_V1ADDI
block|,
name|TILEGX_OPC_V1CMPEQI
block|,
name|TILEGX_OPC_V1CMPLTSI
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 768 */
block|,
name|TILEGX_OPC_V1CMPLTUI
block|,
name|TILEGX_OPC_V1MAXUI
block|,
name|TILEGX_OPC_V1MINUI
block|,
name|TILEGX_OPC_V2ADDI
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 773 */
block|,
name|TILEGX_OPC_V2CMPEQI
block|,
name|TILEGX_OPC_V2CMPLTSI
block|,
name|TILEGX_OPC_V2CMPLTUI
block|,
name|TILEGX_OPC_V2MAXSI
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 778 */
block|,
name|TILEGX_OPC_V2MINSI
block|,
name|TILEGX_OPC_XORI
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 783 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_ADDXSC
block|,
name|TILEGX_OPC_ADDX
block|,
name|TILEGX_OPC_ADD
block|,
name|TILEGX_OPC_AND
block|,
name|TILEGX_OPC_CMPEQ
block|,
name|TILEGX_OPC_CMPEXCH4
block|,
name|TILEGX_OPC_CMPEXCH
block|,
name|TILEGX_OPC_CMPLES
block|,
name|TILEGX_OPC_CMPLEU
block|,
name|TILEGX_OPC_CMPLTS
block|,
name|TILEGX_OPC_CMPLTU
block|,
name|TILEGX_OPC_CMPNE
block|,
name|TILEGX_OPC_DBLALIGN2
block|,
name|TILEGX_OPC_DBLALIGN4
block|,
name|TILEGX_OPC_DBLALIGN6
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 800 */
block|,
name|TILEGX_OPC_EXCH4
block|,
name|TILEGX_OPC_EXCH
block|,
name|TILEGX_OPC_FETCHADD4
block|,
name|TILEGX_OPC_FETCHADDGEZ4
block|,
name|TILEGX_OPC_FETCHADDGEZ
block|,
name|TILEGX_OPC_FETCHADD
block|,
name|TILEGX_OPC_FETCHAND4
block|,
name|TILEGX_OPC_FETCHAND
block|,
name|TILEGX_OPC_FETCHOR4
block|,
name|TILEGX_OPC_FETCHOR
block|,
name|TILEGX_OPC_MNZ
block|,
name|TILEGX_OPC_MZ
block|,
name|TILEGX_OPC_NOR
block|,
name|CHILD
argument_list|(
literal|817
argument_list|)
block|,
name|TILEGX_OPC_ROTL
block|,
name|TILEGX_OPC_SHL1ADDX
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|2
argument_list|)
comment|/* index 817 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|822
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|45
argument_list|,
literal|2
argument_list|)
comment|/* index 822 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|827
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|47
argument_list|,
literal|2
argument_list|)
comment|/* index 827 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_MOVE
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 832 */
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL2ADDX
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL3ADDX
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHLX
block|,
name|TILEGX_OPC_SHL
block|,
name|TILEGX_OPC_SHRS
block|,
name|TILEGX_OPC_SHRUX
block|,
name|TILEGX_OPC_SHRU
block|,
name|TILEGX_OPC_ST1
block|,
name|TILEGX_OPC_ST2
block|,
name|TILEGX_OPC_ST4
block|,
name|TILEGX_OPC_STNT1
block|,
name|TILEGX_OPC_STNT2
block|,
name|TILEGX_OPC_STNT4
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|7
argument_list|)
comment|/* index 849 */
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_STNT
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_ST
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBXSC
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|TILEGX_OPC_SUB
block|,
name|CHILD
argument_list|(
literal|978
argument_list|)
block|,
name|CHILD
argument_list|(
literal|987
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1066
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1150
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1159
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADDUC
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1ADD
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPEQ
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLES
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLEU
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTS
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPLTU
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1CMPNE
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_H
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|TILEGX_OPC_V1INT_L
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|3
argument_list|)
comment|/* index 978 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_DRAIN
block|,
name|TILEGX_OPC_DTLBPR
block|,
name|TILEGX_OPC_FINV
block|,
name|TILEGX_OPC_FLUSHWB
block|,
name|TILEGX_OPC_FLUSH
block|,
name|TILEGX_OPC_FNOP
block|,
name|TILEGX_OPC_ICOH
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|3
argument_list|)
comment|/* index 987 */
block|,
name|CHILD
argument_list|(
literal|996
argument_list|)
block|,
name|TILEGX_OPC_INV
block|,
name|TILEGX_OPC_IRET
block|,
name|TILEGX_OPC_JALRP
block|,
name|TILEGX_OPC_JALR
block|,
name|TILEGX_OPC_JRP
block|,
name|TILEGX_OPC_JR
block|,
name|CHILD
argument_list|(
literal|1051
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 996 */
block|,
name|CHILD
argument_list|(
literal|1001
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1026
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1001 */
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1006
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1006 */
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1011
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 1011 */
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1016
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 1016 */
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1021
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 1021 */
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_BPT
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1026 */
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1031
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1031 */
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1036
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 1036 */
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1041
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 1041 */
block|,
name|TILEGX_OPC_ILL
block|,
name|CHILD
argument_list|(
literal|1046
argument_list|)
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 1046 */
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_ILL
block|,
name|TILEGX_OPC_RAISE
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1051 */
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|CHILD
argument_list|(
literal|1056
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1056 */
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|CHILD
argument_list|(
literal|1061
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1061 */
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_PREFETCH_L1_FAULT
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|3
argument_list|)
comment|/* index 1066 */
block|,
name|CHILD
argument_list|(
literal|1075
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1090
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1105
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1120
argument_list|)
block|,
name|CHILD
argument_list|(
literal|1135
argument_list|)
block|,
name|TILEGX_OPC_LDNA
block|,
name|TILEGX_OPC_LDNT1S
block|,
name|TILEGX_OPC_LDNT1U
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1075 */
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|CHILD
argument_list|(
literal|1080
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1080 */
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|CHILD
argument_list|(
literal|1085
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1085 */
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_PREFETCH
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1090 */
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|CHILD
argument_list|(
literal|1095
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1095 */
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|CHILD
argument_list|(
literal|1100
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1100 */
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_PREFETCH_L2_FAULT
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1105 */
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|CHILD
argument_list|(
literal|1110
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1110 */
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|CHILD
argument_list|(
literal|1115
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1115 */
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_PREFETCH_L2
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1120 */
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|CHILD
argument_list|(
literal|1125
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1125 */
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|CHILD
argument_list|(
literal|1130
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1130 */
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_PREFETCH_L3_FAULT
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1135 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|CHILD
argument_list|(
literal|1140
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1140 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|CHILD
argument_list|(
literal|1145
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1145 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_PREFETCH_L3
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|3
argument_list|)
comment|/* index 1150 */
block|,
name|TILEGX_OPC_LDNT2S
block|,
name|TILEGX_OPC_LDNT2U
block|,
name|TILEGX_OPC_LDNT4S
block|,
name|TILEGX_OPC_LDNT4U
block|,
name|TILEGX_OPC_LDNT
block|,
name|TILEGX_OPC_LD
block|,
name|TILEGX_OPC_LNK
block|,
name|TILEGX_OPC_MF
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|3
argument_list|)
comment|/* index 1159 */
block|,
name|TILEGX_OPC_NAP
block|,
name|TILEGX_OPC_NOP
block|,
name|TILEGX_OPC_SWINT0
block|,
name|TILEGX_OPC_SWINT1
block|,
name|TILEGX_OPC_SWINT2
block|,
name|TILEGX_OPC_SWINT3
block|,
name|TILEGX_OPC_WH64
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 1168 */
block|,
name|TILEGX_OPC_V1MAXU
block|,
name|TILEGX_OPC_V1MINU
block|,
name|TILEGX_OPC_V1MNZ
block|,
name|TILEGX_OPC_V1MZ
block|,
name|TILEGX_OPC_V1SHL
block|,
name|TILEGX_OPC_V1SHRS
block|,
name|TILEGX_OPC_V1SHRU
block|,
name|TILEGX_OPC_V1SUBUC
block|,
name|TILEGX_OPC_V1SUB
block|,
name|TILEGX_OPC_V2ADDSC
block|,
name|TILEGX_OPC_V2ADD
block|,
name|TILEGX_OPC_V2CMPEQ
block|,
name|TILEGX_OPC_V2CMPLES
block|,
name|TILEGX_OPC_V2CMPLEU
block|,
name|TILEGX_OPC_V2CMPLTS
block|,
name|TILEGX_OPC_V2CMPLTU
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 1185 */
block|,
name|TILEGX_OPC_V2CMPNE
block|,
name|TILEGX_OPC_V2INT_H
block|,
name|TILEGX_OPC_V2INT_L
block|,
name|TILEGX_OPC_V2MAXS
block|,
name|TILEGX_OPC_V2MINS
block|,
name|TILEGX_OPC_V2MNZ
block|,
name|TILEGX_OPC_V2MZ
block|,
name|TILEGX_OPC_V2PACKH
block|,
name|TILEGX_OPC_V2PACKL
block|,
name|TILEGX_OPC_V2PACKUC
block|,
name|TILEGX_OPC_V2SHLSC
block|,
name|TILEGX_OPC_V2SHL
block|,
name|TILEGX_OPC_V2SHRS
block|,
name|TILEGX_OPC_V2SHRU
block|,
name|TILEGX_OPC_V2SUBSC
block|,
name|TILEGX_OPC_V2SUB
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 1202 */
block|,
name|TILEGX_OPC_V4ADDSC
block|,
name|TILEGX_OPC_V4ADD
block|,
name|TILEGX_OPC_V4INT_H
block|,
name|TILEGX_OPC_V4INT_L
block|,
name|TILEGX_OPC_V4PACKSC
block|,
name|TILEGX_OPC_V4SHLSC
block|,
name|TILEGX_OPC_V4SHL
block|,
name|TILEGX_OPC_V4SHRS
block|,
name|TILEGX_OPC_V4SHRU
block|,
name|TILEGX_OPC_V4SUBSC
block|,
name|TILEGX_OPC_V4SUB
block|,
name|TILEGX_OPC_XOR
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|4
argument_list|)
comment|/* index 1219 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_ROTLI
block|,
name|TILEGX_OPC_SHLI
block|,
name|TILEGX_OPC_SHLXI
block|,
name|TILEGX_OPC_SHRSI
block|,
name|TILEGX_OPC_SHRUI
block|,
name|TILEGX_OPC_SHRUXI
block|,
name|TILEGX_OPC_V1SHLI
block|,
name|TILEGX_OPC_V1SHRSI
block|,
name|TILEGX_OPC_V1SHRUI
block|,
name|TILEGX_OPC_V2SHLI
block|,
name|TILEGX_OPC_V2SHRSI
block|,
name|TILEGX_OPC_V2SHRUI
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 1236 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|1241
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 1241 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|1246
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 1246 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|1251
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 1251 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|1256
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 1256 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|CHILD
argument_list|(
literal|1261
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 1261 */
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_SHL16INSLI
block|,
name|TILEGX_OPC_INFOL
block|, }
decl_stmt|;
end_decl_stmt
begin_decl_stmt
DECL|variable|decode_Y0_fsm
specifier|static
specifier|const
name|unsigned
name|short
name|decode_Y0_fsm
index|[
literal|178
index|]
init|=
block|{
name|BITFIELD
argument_list|(
literal|27
argument_list|,
literal|4
argument_list|)
comment|/* index 0 */
block|,
name|CHILD
argument_list|(
literal|17
argument_list|)
block|,
name|TILEGX_OPC_ADDXI
block|,
name|CHILD
argument_list|(
literal|32
argument_list|)
block|,
name|TILEGX_OPC_CMPEQI
block|,
name|TILEGX_OPC_CMPLTSI
block|,
name|CHILD
argument_list|(
literal|62
argument_list|)
block|,
name|CHILD
argument_list|(
literal|67
argument_list|)
block|,
name|CHILD
argument_list|(
literal|118
argument_list|)
block|,
name|CHILD
argument_list|(
literal|123
argument_list|)
block|,
name|CHILD
argument_list|(
literal|128
argument_list|)
block|,
name|CHILD
argument_list|(
literal|133
argument_list|)
block|,
name|CHILD
argument_list|(
literal|153
argument_list|)
block|,
name|CHILD
argument_list|(
literal|158
argument_list|)
block|,
name|CHILD
argument_list|(
literal|163
argument_list|)
block|,
name|CHILD
argument_list|(
literal|168
argument_list|)
block|,
name|CHILD
argument_list|(
literal|173
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|6
argument_list|,
literal|2
argument_list|)
comment|/* index 17 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|22
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|8
argument_list|,
literal|2
argument_list|)
comment|/* index 22 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|27
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|10
argument_list|,
literal|2
argument_list|)
comment|/* index 27 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_MOVEI
block|,
name|BITFIELD
argument_list|(
literal|0
argument_list|,
literal|2
argument_list|)
comment|/* index 32 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|37
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|2
argument_list|,
literal|2
argument_list|)
comment|/* index 37 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|42
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|4
argument_list|,
literal|2
argument_list|)
comment|/* index 42 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|47
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|6
argument_list|,
literal|2
argument_list|)
comment|/* index 47 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|52
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|8
argument_list|,
literal|2
argument_list|)
comment|/* index 52 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|57
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|10
argument_list|,
literal|2
argument_list|)
comment|/* index 57 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_INFO
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 62 */
block|,
name|TILEGX_OPC_ADDX
block|,
name|TILEGX_OPC_ADD
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUB
block|,
name|BITFIELD
argument_list|(
literal|15
argument_list|,
literal|5
argument_list|)
comment|/* index 67 */
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|CHILD
argument_list|(
literal|100
argument_list|)
block|,
name|CHILD
argument_list|(
literal|109
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|12
argument_list|,
literal|3
argument_list|)
comment|/* index 100 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_CLZ
block|,
name|TILEGX_OPC_CTZ
block|,
name|TILEGX_OPC_FNOP
block|,
name|TILEGX_OPC_FSINGLE_PACK1
block|,
name|TILEGX_OPC_NOP
block|,
name|TILEGX_OPC_PCNT
block|,
name|TILEGX_OPC_REVBITS
block|,
name|BITFIELD
argument_list|(
literal|12
argument_list|,
literal|3
argument_list|)
comment|/* index 109 */
block|,
name|TILEGX_OPC_REVBYTES
block|,
name|TILEGX_OPC_TBLIDXB0
block|,
name|TILEGX_OPC_TBLIDXB1
block|,
name|TILEGX_OPC_TBLIDXB2
block|,
name|TILEGX_OPC_TBLIDXB3
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 118 */
block|,
name|TILEGX_OPC_CMPLES
block|,
name|TILEGX_OPC_CMPLEU
block|,
name|TILEGX_OPC_CMPLTS
block|,
name|TILEGX_OPC_CMPLTU
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 123 */
block|,
name|TILEGX_OPC_CMPEQ
block|,
name|TILEGX_OPC_CMPNE
block|,
name|TILEGX_OPC_MULAX
block|,
name|TILEGX_OPC_MULX
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 128 */
block|,
name|TILEGX_OPC_CMOVEQZ
block|,
name|TILEGX_OPC_CMOVNEZ
block|,
name|TILEGX_OPC_MNZ
block|,
name|TILEGX_OPC_MZ
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 133 */
block|,
name|TILEGX_OPC_AND
block|,
name|TILEGX_OPC_NOR
block|,
name|CHILD
argument_list|(
literal|138
argument_list|)
block|,
name|TILEGX_OPC_XOR
block|,
name|BITFIELD
argument_list|(
literal|12
argument_list|,
literal|2
argument_list|)
comment|/* index 138 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|143
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|14
argument_list|,
literal|2
argument_list|)
comment|/* index 143 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|148
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|16
argument_list|,
literal|2
argument_list|)
comment|/* index 148 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_MOVE
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 153 */
block|,
name|TILEGX_OPC_ROTL
block|,
name|TILEGX_OPC_SHL
block|,
name|TILEGX_OPC_SHRS
block|,
name|TILEGX_OPC_SHRU
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 158 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_SHL1ADDX
block|,
name|TILEGX_OPC_SHL2ADDX
block|,
name|TILEGX_OPC_SHL3ADDX
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 163 */
block|,
name|TILEGX_OPC_MUL_HS_HS
block|,
name|TILEGX_OPC_MUL_HU_HU
block|,
name|TILEGX_OPC_MUL_LS_LS
block|,
name|TILEGX_OPC_MUL_LU_LU
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 168 */
block|,
name|TILEGX_OPC_MULA_HS_HS
block|,
name|TILEGX_OPC_MULA_HU_HU
block|,
name|TILEGX_OPC_MULA_LS_LS
block|,
name|TILEGX_OPC_MULA_LU_LU
block|,
name|BITFIELD
argument_list|(
literal|18
argument_list|,
literal|2
argument_list|)
comment|/* index 173 */
block|,
name|TILEGX_OPC_ROTLI
block|,
name|TILEGX_OPC_SHLI
block|,
name|TILEGX_OPC_SHRSI
block|,
name|TILEGX_OPC_SHRUI
block|, }
decl_stmt|;
end_decl_stmt
begin_decl_stmt
DECL|variable|decode_Y1_fsm
specifier|static
specifier|const
name|unsigned
name|short
name|decode_Y1_fsm
index|[
literal|167
index|]
init|=
block|{
name|BITFIELD
argument_list|(
literal|58
argument_list|,
literal|4
argument_list|)
comment|/* index 0 */
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|17
argument_list|)
block|,
name|TILEGX_OPC_ADDXI
block|,
name|CHILD
argument_list|(
literal|32
argument_list|)
block|,
name|TILEGX_OPC_CMPEQI
block|,
name|TILEGX_OPC_CMPLTSI
block|,
name|CHILD
argument_list|(
literal|62
argument_list|)
block|,
name|CHILD
argument_list|(
literal|67
argument_list|)
block|,
name|CHILD
argument_list|(
literal|117
argument_list|)
block|,
name|CHILD
argument_list|(
literal|122
argument_list|)
block|,
name|CHILD
argument_list|(
literal|127
argument_list|)
block|,
name|CHILD
argument_list|(
literal|132
argument_list|)
block|,
name|CHILD
argument_list|(
literal|152
argument_list|)
block|,
name|CHILD
argument_list|(
literal|157
argument_list|)
block|,
name|CHILD
argument_list|(
literal|162
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 17 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|22
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 22 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|CHILD
argument_list|(
literal|27
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 27 */
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_ADDI
block|,
name|TILEGX_OPC_MOVEI
block|,
name|BITFIELD
argument_list|(
literal|31
argument_list|,
literal|2
argument_list|)
comment|/* index 32 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|37
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|33
argument_list|,
literal|2
argument_list|)
comment|/* index 37 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|42
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|35
argument_list|,
literal|2
argument_list|)
comment|/* index 42 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|47
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|37
argument_list|,
literal|2
argument_list|)
comment|/* index 47 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|52
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|39
argument_list|,
literal|2
argument_list|)
comment|/* index 52 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|CHILD
argument_list|(
literal|57
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|41
argument_list|,
literal|2
argument_list|)
comment|/* index 57 */
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_ANDI
block|,
name|TILEGX_OPC_INFO
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 62 */
block|,
name|TILEGX_OPC_ADDX
block|,
name|TILEGX_OPC_ADD
block|,
name|TILEGX_OPC_SUBX
block|,
name|TILEGX_OPC_SUB
block|,
name|BITFIELD
argument_list|(
literal|47
argument_list|,
literal|4
argument_list|)
comment|/* index 67 */
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL1ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL2ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|TILEGX_OPC_SHL3ADD
block|,
name|CHILD
argument_list|(
literal|84
argument_list|)
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|3
argument_list|)
comment|/* index 84 */
block|,
name|CHILD
argument_list|(
literal|93
argument_list|)
block|,
name|CHILD
argument_list|(
literal|96
argument_list|)
block|,
name|CHILD
argument_list|(
literal|99
argument_list|)
block|,
name|CHILD
argument_list|(
literal|102
argument_list|)
block|,
name|CHILD
argument_list|(
literal|105
argument_list|)
block|,
name|CHILD
argument_list|(
literal|108
argument_list|)
block|,
name|CHILD
argument_list|(
literal|111
argument_list|)
block|,
name|CHILD
argument_list|(
literal|114
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 93 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_FNOP
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 96 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_ILL
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 99 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_JALRP
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 102 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_JALR
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 105 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_JRP
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 108 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_JR
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 111 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_LNK
block|,
name|BITFIELD
argument_list|(
literal|46
argument_list|,
literal|1
argument_list|)
comment|/* index 114 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NOP
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 117 */
block|,
name|TILEGX_OPC_CMPLES
block|,
name|TILEGX_OPC_CMPLEU
block|,
name|TILEGX_OPC_CMPLTS
block|,
name|TILEGX_OPC_CMPLTU
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 122 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_CMPEQ
block|,
name|TILEGX_OPC_CMPNE
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 127 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_MNZ
block|,
name|TILEGX_OPC_MZ
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 132 */
block|,
name|TILEGX_OPC_AND
block|,
name|TILEGX_OPC_NOR
block|,
name|CHILD
argument_list|(
literal|137
argument_list|)
block|,
name|TILEGX_OPC_XOR
block|,
name|BITFIELD
argument_list|(
literal|43
argument_list|,
literal|2
argument_list|)
comment|/* index 137 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|142
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|45
argument_list|,
literal|2
argument_list|)
comment|/* index 142 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|CHILD
argument_list|(
literal|147
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|47
argument_list|,
literal|2
argument_list|)
comment|/* index 147 */
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_OR
block|,
name|TILEGX_OPC_MOVE
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 152 */
block|,
name|TILEGX_OPC_ROTL
block|,
name|TILEGX_OPC_SHL
block|,
name|TILEGX_OPC_SHRS
block|,
name|TILEGX_OPC_SHRU
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 157 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_SHL1ADDX
block|,
name|TILEGX_OPC_SHL2ADDX
block|,
name|TILEGX_OPC_SHL3ADDX
block|,
name|BITFIELD
argument_list|(
literal|49
argument_list|,
literal|2
argument_list|)
comment|/* index 162 */
block|,
name|TILEGX_OPC_ROTLI
block|,
name|TILEGX_OPC_SHLI
block|,
name|TILEGX_OPC_SHRSI
block|,
name|TILEGX_OPC_SHRUI
block|, }
decl_stmt|;
end_decl_stmt
begin_decl_stmt
DECL|variable|decode_Y2_fsm
specifier|static
specifier|const
name|unsigned
name|short
name|decode_Y2_fsm
index|[
literal|118
index|]
init|=
block|{
name|BITFIELD
argument_list|(
literal|62
argument_list|,
literal|2
argument_list|)
comment|/* index 0 */
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|5
argument_list|)
block|,
name|CHILD
argument_list|(
literal|66
argument_list|)
block|,
name|CHILD
argument_list|(
literal|109
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|55
argument_list|,
literal|3
argument_list|)
comment|/* index 5 */
block|,
name|CHILD
argument_list|(
literal|14
argument_list|)
block|,
name|CHILD
argument_list|(
literal|14
argument_list|)
block|,
name|CHILD
argument_list|(
literal|14
argument_list|)
block|,
name|CHILD
argument_list|(
literal|17
argument_list|)
block|,
name|CHILD
argument_list|(
literal|40
argument_list|)
block|,
name|CHILD
argument_list|(
literal|40
argument_list|)
block|,
name|CHILD
argument_list|(
literal|40
argument_list|)
block|,
name|CHILD
argument_list|(
literal|43
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 14 */
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1U
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 17 */
block|,
name|CHILD
argument_list|(
literal|20
argument_list|)
block|,
name|CHILD
argument_list|(
literal|30
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 20 */
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|CHILD
argument_list|(
literal|25
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|2
argument_list|)
comment|/* index 25 */
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_LD1S
block|,
name|TILEGX_OPC_PREFETCH_L1_FAULT
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 30 */
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|CHILD
argument_list|(
literal|35
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|2
argument_list|)
comment|/* index 35 */
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_LD1U
block|,
name|TILEGX_OPC_PREFETCH
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 40 */
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2U
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 43 */
block|,
name|CHILD
argument_list|(
literal|46
argument_list|)
block|,
name|CHILD
argument_list|(
literal|56
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 46 */
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|CHILD
argument_list|(
literal|51
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|2
argument_list|)
comment|/* index 51 */
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_LD2S
block|,
name|TILEGX_OPC_PREFETCH_L2_FAULT
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 56 */
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|CHILD
argument_list|(
literal|61
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|2
argument_list|)
comment|/* index 61 */
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_LD2U
block|,
name|TILEGX_OPC_PREFETCH_L2
block|,
name|BITFIELD
argument_list|(
literal|56
argument_list|,
literal|2
argument_list|)
comment|/* index 66 */
block|,
name|CHILD
argument_list|(
literal|71
argument_list|)
block|,
name|CHILD
argument_list|(
literal|74
argument_list|)
block|,
name|CHILD
argument_list|(
literal|90
argument_list|)
block|,
name|CHILD
argument_list|(
literal|93
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 71 */
block|,
name|TILEGX_OPC_NONE
block|,
name|TILEGX_OPC_LD4S
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 74 */
block|,
name|TILEGX_OPC_NONE
block|,
name|CHILD
argument_list|(
literal|77
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 77 */
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|CHILD
argument_list|(
literal|82
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|2
argument_list|)
comment|/* index 82 */
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_LD4S
block|,
name|CHILD
argument_list|(
literal|87
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|55
argument_list|,
literal|1
argument_list|)
comment|/* index 87 */
block|,
name|TILEGX_OPC_LD4S
block|,
name|TILEGX_OPC_PREFETCH_L3_FAULT
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 90 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 93 */
block|,
name|CHILD
argument_list|(
literal|96
argument_list|)
block|,
name|TILEGX_OPC_LD
block|,
name|BITFIELD
argument_list|(
literal|51
argument_list|,
literal|2
argument_list|)
comment|/* index 96 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|CHILD
argument_list|(
literal|101
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|53
argument_list|,
literal|2
argument_list|)
comment|/* index 101 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_LD4U
block|,
name|CHILD
argument_list|(
literal|106
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|55
argument_list|,
literal|1
argument_list|)
comment|/* index 106 */
block|,
name|TILEGX_OPC_LD4U
block|,
name|TILEGX_OPC_PREFETCH_L3
block|,
name|BITFIELD
argument_list|(
literal|26
argument_list|,
literal|1
argument_list|)
comment|/* index 109 */
block|,
name|CHILD
argument_list|(
literal|112
argument_list|)
block|,
name|CHILD
argument_list|(
literal|115
argument_list|)
block|,
name|BITFIELD
argument_list|(
literal|57
argument_list|,
literal|1
argument_list|)
comment|/* index 112 */
block|,
name|TILEGX_OPC_ST1
block|,
name|TILEGX_OPC_ST4
block|,
name|BITFIELD
argument_list|(
literal|57
argument_list|,
literal|1
argument_list|)
comment|/* index 115 */
block|,
name|TILEGX_OPC_ST2
block|,
name|TILEGX_OPC_ST
block|, }
decl_stmt|;
end_decl_stmt
begin_undef
DECL|macro|BITFIELD
undef|#
directive|undef
name|BITFIELD
end_undef
begin_undef
DECL|macro|CHILD
undef|#
directive|undef
name|CHILD
end_undef
begin_decl_stmt
specifier|const
name|unsigned
name|short
modifier|*
specifier|const
DECL|variable|tilegx_bundle_decoder_fsms
name|tilegx_bundle_decoder_fsms
index|[
name|TILEGX_NUM_PIPELINE_ENCODINGS
index|]
init|=
block|{
name|decode_X0_fsm
block|,
name|decode_X1_fsm
block|,
name|decode_Y0_fsm
block|,
name|decode_Y1_fsm
block|,
name|decode_Y2_fsm
block|}
decl_stmt|;
end_decl_stmt
begin_decl_stmt
DECL|variable|tilegx_operands
specifier|const
name|struct
name|tilegx_operand
name|tilegx_operands
index|[
literal|35
index|]
init|=
block|{
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_IMM8_X0
argument_list|)
block|,
literal|8
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Imm8_X0
block|,
name|get_Imm8_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_IMM8_X1
argument_list|)
block|,
literal|8
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Imm8_X1
block|,
name|get_Imm8_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_IMM8_Y0
argument_list|)
block|,
literal|8
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Imm8_Y0
block|,
name|get_Imm8_Y0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_IMM8_Y1
argument_list|)
block|,
literal|8
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Imm8_Y1
block|,
name|get_Imm8_Y1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_IMM16_X0_HW0_LAST
argument_list|)
block|,
literal|16
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Imm16_X0
block|,
name|get_Imm16_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_IMM16_X1_HW0_LAST
argument_list|)
block|,
literal|16
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Imm16_X1
block|,
name|get_Imm16_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_X1
block|,
name|get_Dest_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcA_X1
block|,
name|get_SrcA_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_X0
block|,
name|get_Dest_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcA_X0
block|,
name|get_SrcA_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_Y0
block|,
name|get_Dest_Y0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcA_Y0
block|,
name|get_SrcA_Y0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_Y1
block|,
name|get_Dest_Y1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcA_Y1
block|,
name|get_SrcA_Y1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcA_Y2
block|,
name|get_SrcA_Y2
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcA_X1
block|,
name|get_SrcA_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcB_X0
block|,
name|get_SrcB_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcB_X1
block|,
name|get_SrcB_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcB_Y0
block|,
name|get_SrcB_Y0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcB_Y1
block|,
name|get_SrcB_Y1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_ADDRESS
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_BROFF_X1
argument_list|)
block|,
literal|17
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
block|,
name|create_BrOff_X1
block|,
name|get_BrOff_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_MMSTART_X0
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_BFStart_X0
block|,
name|get_BFStart_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_MMEND_X0
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_BFEnd_X0
block|,
name|get_BFEnd_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_X0
block|,
name|get_Dest_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_Y0
block|,
name|get_Dest_Y0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_ADDRESS
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_JUMPOFF_X1
argument_list|)
block|,
literal|27
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
name|TILEGX_LOG2_BUNDLE_ALIGNMENT_IN_BYTES
block|,
name|create_JumpOff_X1
block|,
name|get_JumpOff_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcBDest_Y2
block|,
name|get_SrcBDest_Y2
block|}
block|,
block|{
name|TILEGX_OP_TYPE_SPR
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_MF_IMM14_X1
argument_list|)
block|,
literal|14
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_MF_Imm14_X1
block|,
name|get_MF_Imm14_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_SPR
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_MT_IMM14_X1
argument_list|)
block|,
literal|14
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_MT_Imm14_X1
block|,
name|get_MT_Imm14_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_SHAMT_X0
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_ShAmt_X0
block|,
name|get_ShAmt_X0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_SHAMT_X1
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_ShAmt_X1
block|,
name|get_ShAmt_X1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_SHAMT_Y0
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_ShAmt_Y0
block|,
name|get_ShAmt_Y0
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_SHAMT_Y1
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_ShAmt_Y1
block|,
name|get_ShAmt_Y1
block|}
block|,
block|{
name|TILEGX_OP_TYPE_REGISTER
block|,
name|BFD_RELOC
argument_list|(
name|NONE
argument_list|)
block|,
literal|6
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_SrcBDest_Y2
block|,
name|get_SrcBDest_Y2
block|}
block|,
block|{
name|TILEGX_OP_TYPE_IMMEDIATE
block|,
name|BFD_RELOC
argument_list|(
name|TILEGX_DEST_IMM8_X1
argument_list|)
block|,
literal|8
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
name|create_Dest_Imm8_X1
block|,
name|get_Dest_Imm8_X1
block|}
block|}
decl_stmt|;
end_decl_stmt
begin_comment
comment|/* Given a set of bundle bits and a specific pipe, returns which  * instruction the bundle contains in that pipe.  */
end_comment
begin_function
specifier|const
name|struct
name|tilegx_opcode
modifier|*
DECL|function|find_opcode
name|find_opcode
parameter_list|(
name|tilegx_bundle_bits
name|bits
parameter_list|,
name|tilegx_pipeline
name|pipe
parameter_list|)
block|{
specifier|const
name|unsigned
name|short
modifier|*
name|table
init|=
name|tilegx_bundle_decoder_fsms
index|[
name|pipe
index|]
decl_stmt|;
name|int
name|index
init|=
literal|0
decl_stmt|;
while|while
condition|(
literal|1
condition|)
block|{
name|unsigned
name|short
name|bitspec
init|=
name|table
index|[
name|index
index|]
decl_stmt|;
name|unsigned
name|int
name|bitfield
init|=
operator|(
call|(
name|unsigned
name|int
call|)
argument_list|(
name|bits
operator|>>
operator|(
name|bitspec
operator|&
literal|63
operator|)
argument_list|)
operator|)
operator|&
operator|(
name|bitspec
operator|>>
literal|6
operator|)
decl_stmt|;
name|unsigned
name|short
name|next
init|=
name|table
index|[
name|index
operator|+
literal|1
operator|+
name|bitfield
index|]
decl_stmt|;
if|if
condition|(
name|next
operator|<=
name|TILEGX_OPC_NONE
condition|)
return|return
operator|&
name|tilegx_opcodes
index|[
name|next
index|]
return|;
name|index
operator|=
name|next
operator|-
name|TILEGX_OPC_NONE
expr_stmt|;
block|}
block|}
end_function
begin_function
name|int
DECL|function|parse_insn_tilegx
name|parse_insn_tilegx
parameter_list|(
name|tilegx_bundle_bits
name|bits
parameter_list|,
name|unsigned
name|long
name|long
name|pc
parameter_list|,
name|struct
name|tilegx_decoded_instruction
name|decoded
index|[
name|TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE
index|]
parameter_list|)
block|{
name|int
name|num_instructions
init|=
literal|0
decl_stmt|;
name|int
name|pipe
decl_stmt|;
name|int
name|min_pipe
decl_stmt|,
name|max_pipe
decl_stmt|;
if|if
condition|(
operator|(
name|bits
operator|&
name|TILEGX_BUNDLE_MODE_MASK
operator|)
operator|==
literal|0
condition|)
block|{
name|min_pipe
operator|=
name|TILEGX_PIPELINE_X0
expr_stmt|;
name|max_pipe
operator|=
name|TILEGX_PIPELINE_X1
expr_stmt|;
block|}
else|else
block|{
name|min_pipe
operator|=
name|TILEGX_PIPELINE_Y0
expr_stmt|;
name|max_pipe
operator|=
name|TILEGX_PIPELINE_Y2
expr_stmt|;
block|}
comment|/* For each pipe, find an instruction that fits. */
for|for
control|(
name|pipe
operator|=
name|min_pipe
init|;
name|pipe
operator|<=
name|max_pipe
condition|;
name|pipe
operator|++
control|)
block|{
specifier|const
name|struct
name|tilegx_opcode
modifier|*
name|opc
decl_stmt|;
name|struct
name|tilegx_decoded_instruction
modifier|*
name|d
decl_stmt|;
name|int
name|i
decl_stmt|;
name|d
operator|=
operator|&
name|decoded
index|[
name|num_instructions
operator|++
index|]
expr_stmt|;
name|opc
operator|=
name|find_opcode
argument_list|(
name|bits
argument_list|,
operator|(
name|tilegx_pipeline
operator|)
name|pipe
argument_list|)
expr_stmt|;
name|d
operator|->
name|opcode
operator|=
name|opc
expr_stmt|;
comment|/* Decode each operand, sign extending, etc. as appropriate. */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|opc
operator|->
name|num_operands
condition|;
name|i
operator|++
control|)
block|{
specifier|const
name|struct
name|tilegx_operand
modifier|*
name|op
init|=
operator|&
name|tilegx_operands
index|[
name|opc
operator|->
name|operands
index|[
name|pipe
index|]
index|[
name|i
index|]
index|]
decl_stmt|;
name|int
name|raw_opval
init|=
name|op
operator|->
name|extract
argument_list|(
name|bits
argument_list|)
decl_stmt|;
name|long
name|long
name|opval
decl_stmt|;
if|if
condition|(
name|op
operator|->
name|is_signed
condition|)
block|{
comment|/* Sign-extend the operand. */
name|int
name|shift
init|=
call|(
name|int
call|)
argument_list|(
operator|(
sizeof|sizeof
argument_list|(
name|int
argument_list|)
operator|*
literal|8
operator|)
operator|-
name|op
operator|->
name|num_bits
argument_list|)
decl_stmt|;
name|raw_opval
operator|=
operator|(
name|raw_opval
operator|<<
name|shift
operator|)
operator|>>
name|shift
expr_stmt|;
block|}
comment|/* Adjust PC-relative scaled branch offsets. */
if|if
condition|(
name|op
operator|->
name|type
operator|==
name|TILEGX_OP_TYPE_ADDRESS
condition|)
name|opval
operator|=
operator|(
name|raw_opval
operator|*
name|TILEGX_BUNDLE_SIZE_IN_BYTES
operator|)
operator|+
name|pc
expr_stmt|;
else|else
name|opval
operator|=
name|raw_opval
expr_stmt|;
comment|/* Record the final value. */
name|d
operator|->
name|operands
index|[
name|i
index|]
operator|=
name|op
expr_stmt|;
name|d
operator|->
name|operand_values
index|[
name|i
index|]
operator|=
name|opval
expr_stmt|;
block|}
block|}
return|return
name|num_instructions
return|;
block|}
end_function
begin_struct
DECL|struct|tilegx_spr
struct|struct
name|tilegx_spr
block|{
comment|/* The number */
DECL|member|number
name|int
name|number
decl_stmt|;
comment|/* The name */
DECL|member|name
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
block|}
struct|;
end_struct
begin_function
specifier|static
name|int
DECL|function|tilegx_spr_compare
name|tilegx_spr_compare
parameter_list|(
specifier|const
name|void
modifier|*
name|a_ptr
parameter_list|,
specifier|const
name|void
modifier|*
name|b_ptr
parameter_list|)
block|{
specifier|const
name|struct
name|tilegx_spr
modifier|*
name|a
init|=
operator|(
specifier|const
expr|struct
name|tilegx_spr
operator|*
operator|)
name|a_ptr
decl_stmt|;
specifier|const
name|struct
name|tilegx_spr
modifier|*
name|b
init|=
operator|(
specifier|const
expr|struct
name|tilegx_spr
operator|*
operator|)
name|b_ptr
decl_stmt|;
return|return
operator|(
name|a
operator|->
name|number
operator|-
name|b
operator|->
name|number
operator|)
return|;
block|}
end_function
begin_decl_stmt
DECL|variable|tilegx_sprs
specifier|const
name|struct
name|tilegx_spr
name|tilegx_sprs
index|[]
init|=
block|{
block|{
literal|0
block|,
literal|"MPL_MEM_ERROR_SET_0"
block|}
block|,
block|{
literal|1
block|,
literal|"MPL_MEM_ERROR_SET_1"
block|}
block|,
block|{
literal|2
block|,
literal|"MPL_MEM_ERROR_SET_2"
block|}
block|,
block|{
literal|3
block|,
literal|"MPL_MEM_ERROR_SET_3"
block|}
block|,
block|{
literal|4
block|,
literal|"MPL_MEM_ERROR"
block|}
block|,
block|{
literal|5
block|,
literal|"MEM_ERROR_CBOX_ADDR"
block|}
block|,
block|{
literal|6
block|,
literal|"MEM_ERROR_CBOX_STATUS"
block|}
block|,
block|{
literal|7
block|,
literal|"MEM_ERROR_ENABLE"
block|}
block|,
block|{
literal|8
block|,
literal|"MEM_ERROR_MBOX_ADDR"
block|}
block|,
block|{
literal|9
block|,
literal|"MEM_ERROR_MBOX_STATUS"
block|}
block|,
block|{
literal|10
block|,
literal|"SBOX_ERROR"
block|}
block|,
block|{
literal|11
block|,
literal|"XDN_DEMUX_ERROR"
block|}
block|,
block|{
literal|256
block|,
literal|"MPL_SINGLE_STEP_3_SET_0"
block|}
block|,
block|{
literal|257
block|,
literal|"MPL_SINGLE_STEP_3_SET_1"
block|}
block|,
block|{
literal|258
block|,
literal|"MPL_SINGLE_STEP_3_SET_2"
block|}
block|,
block|{
literal|259
block|,
literal|"MPL_SINGLE_STEP_3_SET_3"
block|}
block|,
block|{
literal|260
block|,
literal|"MPL_SINGLE_STEP_3"
block|}
block|,
block|{
literal|261
block|,
literal|"SINGLE_STEP_CONTROL_3"
block|}
block|,
block|{
literal|512
block|,
literal|"MPL_SINGLE_STEP_2_SET_0"
block|}
block|,
block|{
literal|513
block|,
literal|"MPL_SINGLE_STEP_2_SET_1"
block|}
block|,
block|{
literal|514
block|,
literal|"MPL_SINGLE_STEP_2_SET_2"
block|}
block|,
block|{
literal|515
block|,
literal|"MPL_SINGLE_STEP_2_SET_3"
block|}
block|,
block|{
literal|516
block|,
literal|"MPL_SINGLE_STEP_2"
block|}
block|,
block|{
literal|517
block|,
literal|"SINGLE_STEP_CONTROL_2"
block|}
block|,
block|{
literal|768
block|,
literal|"MPL_SINGLE_STEP_1_SET_0"
block|}
block|,
block|{
literal|769
block|,
literal|"MPL_SINGLE_STEP_1_SET_1"
block|}
block|,
block|{
literal|770
block|,
literal|"MPL_SINGLE_STEP_1_SET_2"
block|}
block|,
block|{
literal|771
block|,
literal|"MPL_SINGLE_STEP_1_SET_3"
block|}
block|,
block|{
literal|772
block|,
literal|"MPL_SINGLE_STEP_1"
block|}
block|,
block|{
literal|773
block|,
literal|"SINGLE_STEP_CONTROL_1"
block|}
block|,
block|{
literal|1024
block|,
literal|"MPL_SINGLE_STEP_0_SET_0"
block|}
block|,
block|{
literal|1025
block|,
literal|"MPL_SINGLE_STEP_0_SET_1"
block|}
block|,
block|{
literal|1026
block|,
literal|"MPL_SINGLE_STEP_0_SET_2"
block|}
block|,
block|{
literal|1027
block|,
literal|"MPL_SINGLE_STEP_0_SET_3"
block|}
block|,
block|{
literal|1028
block|,
literal|"MPL_SINGLE_STEP_0"
block|}
block|,
block|{
literal|1029
block|,
literal|"SINGLE_STEP_CONTROL_0"
block|}
block|,
block|{
literal|1280
block|,
literal|"MPL_IDN_COMPLETE_SET_0"
block|}
block|,
block|{
literal|1281
block|,
literal|"MPL_IDN_COMPLETE_SET_1"
block|}
block|,
block|{
literal|1282
block|,
literal|"MPL_IDN_COMPLETE_SET_2"
block|}
block|,
block|{
literal|1283
block|,
literal|"MPL_IDN_COMPLETE_SET_3"
block|}
block|,
block|{
literal|1284
block|,
literal|"MPL_IDN_COMPLETE"
block|}
block|,
block|{
literal|1285
block|,
literal|"IDN_COMPLETE_PENDING"
block|}
block|,
block|{
literal|1536
block|,
literal|"MPL_UDN_COMPLETE_SET_0"
block|}
block|,
block|{
literal|1537
block|,
literal|"MPL_UDN_COMPLETE_SET_1"
block|}
block|,
block|{
literal|1538
block|,
literal|"MPL_UDN_COMPLETE_SET_2"
block|}
block|,
block|{
literal|1539
block|,
literal|"MPL_UDN_COMPLETE_SET_3"
block|}
block|,
block|{
literal|1540
block|,
literal|"MPL_UDN_COMPLETE"
block|}
block|,
block|{
literal|1541
block|,
literal|"UDN_COMPLETE_PENDING"
block|}
block|,
block|{
literal|1792
block|,
literal|"MPL_ITLB_MISS_SET_0"
block|}
block|,
block|{
literal|1793
block|,
literal|"MPL_ITLB_MISS_SET_1"
block|}
block|,
block|{
literal|1794
block|,
literal|"MPL_ITLB_MISS_SET_2"
block|}
block|,
block|{
literal|1795
block|,
literal|"MPL_ITLB_MISS_SET_3"
block|}
block|,
block|{
literal|1796
block|,
literal|"MPL_ITLB_MISS"
block|}
block|,
block|{
literal|1797
block|,
literal|"ITLB_TSB_BASE_ADDR_0"
block|}
block|,
block|{
literal|1798
block|,
literal|"ITLB_TSB_BASE_ADDR_1"
block|}
block|,
block|{
literal|1920
block|,
literal|"ITLB_CURRENT_ATTR"
block|}
block|,
block|{
literal|1921
block|,
literal|"ITLB_CURRENT_PA"
block|}
block|,
block|{
literal|1922
block|,
literal|"ITLB_CURRENT_VA"
block|}
block|,
block|{
literal|1923
block|,
literal|"ITLB_INDEX"
block|}
block|,
block|{
literal|1924
block|,
literal|"ITLB_MATCH_0"
block|}
block|,
block|{
literal|1925
block|,
literal|"ITLB_PERF"
block|}
block|,
block|{
literal|1926
block|,
literal|"ITLB_PR"
block|}
block|,
block|{
literal|1927
block|,
literal|"ITLB_TSB_ADDR_0"
block|}
block|,
block|{
literal|1928
block|,
literal|"ITLB_TSB_ADDR_1"
block|}
block|,
block|{
literal|1929
block|,
literal|"ITLB_TSB_FILL_CURRENT_ATTR"
block|}
block|,
block|{
literal|1930
block|,
literal|"ITLB_TSB_FILL_MATCH"
block|}
block|,
block|{
literal|1931
block|,
literal|"NUMBER_ITLB"
block|}
block|,
block|{
literal|1932
block|,
literal|"REPLACEMENT_ITLB"
block|}
block|,
block|{
literal|1933
block|,
literal|"WIRED_ITLB"
block|}
block|,
block|{
literal|2048
block|,
literal|"MPL_ILL_SET_0"
block|}
block|,
block|{
literal|2049
block|,
literal|"MPL_ILL_SET_1"
block|}
block|,
block|{
literal|2050
block|,
literal|"MPL_ILL_SET_2"
block|}
block|,
block|{
literal|2051
block|,
literal|"MPL_ILL_SET_3"
block|}
block|,
block|{
literal|2052
block|,
literal|"MPL_ILL"
block|}
block|,
block|{
literal|2304
block|,
literal|"MPL_GPV_SET_0"
block|}
block|,
block|{
literal|2305
block|,
literal|"MPL_GPV_SET_1"
block|}
block|,
block|{
literal|2306
block|,
literal|"MPL_GPV_SET_2"
block|}
block|,
block|{
literal|2307
block|,
literal|"MPL_GPV_SET_3"
block|}
block|,
block|{
literal|2308
block|,
literal|"MPL_GPV"
block|}
block|,
block|{
literal|2309
block|,
literal|"GPV_REASON"
block|}
block|,
block|{
literal|2560
block|,
literal|"MPL_IDN_ACCESS_SET_0"
block|}
block|,
block|{
literal|2561
block|,
literal|"MPL_IDN_ACCESS_SET_1"
block|}
block|,
block|{
literal|2562
block|,
literal|"MPL_IDN_ACCESS_SET_2"
block|}
block|,
block|{
literal|2563
block|,
literal|"MPL_IDN_ACCESS_SET_3"
block|}
block|,
block|{
literal|2564
block|,
literal|"MPL_IDN_ACCESS"
block|}
block|,
block|{
literal|2565
block|,
literal|"IDN_DEMUX_COUNT_0"
block|}
block|,
block|{
literal|2566
block|,
literal|"IDN_DEMUX_COUNT_1"
block|}
block|,
block|{
literal|2567
block|,
literal|"IDN_FLUSH_EGRESS"
block|}
block|,
block|{
literal|2568
block|,
literal|"IDN_PENDING"
block|}
block|,
block|{
literal|2569
block|,
literal|"IDN_ROUTE_ORDER"
block|}
block|,
block|{
literal|2570
block|,
literal|"IDN_SP_FIFO_CNT"
block|}
block|,
block|{
literal|2688
block|,
literal|"IDN_DATA_AVAIL"
block|}
block|,
block|{
literal|2816
block|,
literal|"MPL_UDN_ACCESS_SET_0"
block|}
block|,
block|{
literal|2817
block|,
literal|"MPL_UDN_ACCESS_SET_1"
block|}
block|,
block|{
literal|2818
block|,
literal|"MPL_UDN_ACCESS_SET_2"
block|}
block|,
block|{
literal|2819
block|,
literal|"MPL_UDN_ACCESS_SET_3"
block|}
block|,
block|{
literal|2820
block|,
literal|"MPL_UDN_ACCESS"
block|}
block|,
block|{
literal|2821
block|,
literal|"UDN_DEMUX_COUNT_0"
block|}
block|,
block|{
literal|2822
block|,
literal|"UDN_DEMUX_COUNT_1"
block|}
block|,
block|{
literal|2823
block|,
literal|"UDN_DEMUX_COUNT_2"
block|}
block|,
block|{
literal|2824
block|,
literal|"UDN_DEMUX_COUNT_3"
block|}
block|,
block|{
literal|2825
block|,
literal|"UDN_FLUSH_EGRESS"
block|}
block|,
block|{
literal|2826
block|,
literal|"UDN_PENDING"
block|}
block|,
block|{
literal|2827
block|,
literal|"UDN_ROUTE_ORDER"
block|}
block|,
block|{
literal|2828
block|,
literal|"UDN_SP_FIFO_CNT"
block|}
block|,
block|{
literal|2944
block|,
literal|"UDN_DATA_AVAIL"
block|}
block|,
block|{
literal|3072
block|,
literal|"MPL_SWINT_3_SET_0"
block|}
block|,
block|{
literal|3073
block|,
literal|"MPL_SWINT_3_SET_1"
block|}
block|,
block|{
literal|3074
block|,
literal|"MPL_SWINT_3_SET_2"
block|}
block|,
block|{
literal|3075
block|,
literal|"MPL_SWINT_3_SET_3"
block|}
block|,
block|{
literal|3076
block|,
literal|"MPL_SWINT_3"
block|}
block|,
block|{
literal|3328
block|,
literal|"MPL_SWINT_2_SET_0"
block|}
block|,
block|{
literal|3329
block|,
literal|"MPL_SWINT_2_SET_1"
block|}
block|,
block|{
literal|3330
block|,
literal|"MPL_SWINT_2_SET_2"
block|}
block|,
block|{
literal|3331
block|,
literal|"MPL_SWINT_2_SET_3"
block|}
block|,
block|{
literal|3332
block|,
literal|"MPL_SWINT_2"
block|}
block|,
block|{
literal|3584
block|,
literal|"MPL_SWINT_1_SET_0"
block|}
block|,
block|{
literal|3585
block|,
literal|"MPL_SWINT_1_SET_1"
block|}
block|,
block|{
literal|3586
block|,
literal|"MPL_SWINT_1_SET_2"
block|}
block|,
block|{
literal|3587
block|,
literal|"MPL_SWINT_1_SET_3"
block|}
block|,
block|{
literal|3588
block|,
literal|"MPL_SWINT_1"
block|}
block|,
block|{
literal|3840
block|,
literal|"MPL_SWINT_0_SET_0"
block|}
block|,
block|{
literal|3841
block|,
literal|"MPL_SWINT_0_SET_1"
block|}
block|,
block|{
literal|3842
block|,
literal|"MPL_SWINT_0_SET_2"
block|}
block|,
block|{
literal|3843
block|,
literal|"MPL_SWINT_0_SET_3"
block|}
block|,
block|{
literal|3844
block|,
literal|"MPL_SWINT_0"
block|}
block|,
block|{
literal|4096
block|,
literal|"MPL_ILL_TRANS_SET_0"
block|}
block|,
block|{
literal|4097
block|,
literal|"MPL_ILL_TRANS_SET_1"
block|}
block|,
block|{
literal|4098
block|,
literal|"MPL_ILL_TRANS_SET_2"
block|}
block|,
block|{
literal|4099
block|,
literal|"MPL_ILL_TRANS_SET_3"
block|}
block|,
block|{
literal|4100
block|,
literal|"MPL_ILL_TRANS"
block|}
block|,
block|{
literal|4101
block|,
literal|"ILL_TRANS_REASON"
block|}
block|,
block|{
literal|4102
block|,
literal|"ILL_VA_PC"
block|}
block|,
block|{
literal|4352
block|,
literal|"MPL_UNALIGN_DATA_SET_0"
block|}
block|,
block|{
literal|4353
block|,
literal|"MPL_UNALIGN_DATA_SET_1"
block|}
block|,
block|{
literal|4354
block|,
literal|"MPL_UNALIGN_DATA_SET_2"
block|}
block|,
block|{
literal|4355
block|,
literal|"MPL_UNALIGN_DATA_SET_3"
block|}
block|,
block|{
literal|4356
block|,
literal|"MPL_UNALIGN_DATA"
block|}
block|,
block|{
literal|4608
block|,
literal|"MPL_DTLB_MISS_SET_0"
block|}
block|,
block|{
literal|4609
block|,
literal|"MPL_DTLB_MISS_SET_1"
block|}
block|,
block|{
literal|4610
block|,
literal|"MPL_DTLB_MISS_SET_2"
block|}
block|,
block|{
literal|4611
block|,
literal|"MPL_DTLB_MISS_SET_3"
block|}
block|,
block|{
literal|4612
block|,
literal|"MPL_DTLB_MISS"
block|}
block|,
block|{
literal|4613
block|,
literal|"DTLB_TSB_BASE_ADDR_0"
block|}
block|,
block|{
literal|4614
block|,
literal|"DTLB_TSB_BASE_ADDR_1"
block|}
block|,
block|{
literal|4736
block|,
literal|"AAR"
block|}
block|,
block|{
literal|4737
block|,
literal|"CACHE_PINNED_WAYS"
block|}
block|,
block|{
literal|4738
block|,
literal|"DTLB_BAD_ADDR"
block|}
block|,
block|{
literal|4739
block|,
literal|"DTLB_BAD_ADDR_REASON"
block|}
block|,
block|{
literal|4740
block|,
literal|"DTLB_CURRENT_ATTR"
block|}
block|,
block|{
literal|4741
block|,
literal|"DTLB_CURRENT_PA"
block|}
block|,
block|{
literal|4742
block|,
literal|"DTLB_CURRENT_VA"
block|}
block|,
block|{
literal|4743
block|,
literal|"DTLB_INDEX"
block|}
block|,
block|{
literal|4744
block|,
literal|"DTLB_MATCH_0"
block|}
block|,
block|{
literal|4745
block|,
literal|"DTLB_PERF"
block|}
block|,
block|{
literal|4746
block|,
literal|"DTLB_TSB_ADDR_0"
block|}
block|,
block|{
literal|4747
block|,
literal|"DTLB_TSB_ADDR_1"
block|}
block|,
block|{
literal|4748
block|,
literal|"DTLB_TSB_FILL_CURRENT_ATTR"
block|}
block|,
block|{
literal|4749
block|,
literal|"DTLB_TSB_FILL_MATCH"
block|}
block|,
block|{
literal|4750
block|,
literal|"NUMBER_DTLB"
block|}
block|,
block|{
literal|4751
block|,
literal|"REPLACEMENT_DTLB"
block|}
block|,
block|{
literal|4752
block|,
literal|"WIRED_DTLB"
block|}
block|,
block|{
literal|4864
block|,
literal|"MPL_DTLB_ACCESS_SET_0"
block|}
block|,
block|{
literal|4865
block|,
literal|"MPL_DTLB_ACCESS_SET_1"
block|}
block|,
block|{
literal|4866
block|,
literal|"MPL_DTLB_ACCESS_SET_2"
block|}
block|,
block|{
literal|4867
block|,
literal|"MPL_DTLB_ACCESS_SET_3"
block|}
block|,
block|{
literal|4868
block|,
literal|"MPL_DTLB_ACCESS"
block|}
block|,
block|{
literal|5120
block|,
literal|"MPL_IDN_FIREWALL_SET_0"
block|}
block|,
block|{
literal|5121
block|,
literal|"MPL_IDN_FIREWALL_SET_1"
block|}
block|,
block|{
literal|5122
block|,
literal|"MPL_IDN_FIREWALL_SET_2"
block|}
block|,
block|{
literal|5123
block|,
literal|"MPL_IDN_FIREWALL_SET_3"
block|}
block|,
block|{
literal|5124
block|,
literal|"MPL_IDN_FIREWALL"
block|}
block|,
block|{
literal|5125
block|,
literal|"IDN_DIRECTION_PROTECT"
block|}
block|,
block|{
literal|5376
block|,
literal|"MPL_UDN_FIREWALL_SET_0"
block|}
block|,
block|{
literal|5377
block|,
literal|"MPL_UDN_FIREWALL_SET_1"
block|}
block|,
block|{
literal|5378
block|,
literal|"MPL_UDN_FIREWALL_SET_2"
block|}
block|,
block|{
literal|5379
block|,
literal|"MPL_UDN_FIREWALL_SET_3"
block|}
block|,
block|{
literal|5380
block|,
literal|"MPL_UDN_FIREWALL"
block|}
block|,
block|{
literal|5381
block|,
literal|"UDN_DIRECTION_PROTECT"
block|}
block|,
block|{
literal|5632
block|,
literal|"MPL_TILE_TIMER_SET_0"
block|}
block|,
block|{
literal|5633
block|,
literal|"MPL_TILE_TIMER_SET_1"
block|}
block|,
block|{
literal|5634
block|,
literal|"MPL_TILE_TIMER_SET_2"
block|}
block|,
block|{
literal|5635
block|,
literal|"MPL_TILE_TIMER_SET_3"
block|}
block|,
block|{
literal|5636
block|,
literal|"MPL_TILE_TIMER"
block|}
block|,
block|{
literal|5637
block|,
literal|"TILE_TIMER_CONTROL"
block|}
block|,
block|{
literal|5888
block|,
literal|"MPL_AUX_TILE_TIMER_SET_0"
block|}
block|,
block|{
literal|5889
block|,
literal|"MPL_AUX_TILE_TIMER_SET_1"
block|}
block|,
block|{
literal|5890
block|,
literal|"MPL_AUX_TILE_TIMER_SET_2"
block|}
block|,
block|{
literal|5891
block|,
literal|"MPL_AUX_TILE_TIMER_SET_3"
block|}
block|,
block|{
literal|5892
block|,
literal|"MPL_AUX_TILE_TIMER"
block|}
block|,
block|{
literal|5893
block|,
literal|"AUX_TILE_TIMER_CONTROL"
block|}
block|,
block|{
literal|6144
block|,
literal|"MPL_IDN_TIMER_SET_0"
block|}
block|,
block|{
literal|6145
block|,
literal|"MPL_IDN_TIMER_SET_1"
block|}
block|,
block|{
literal|6146
block|,
literal|"MPL_IDN_TIMER_SET_2"
block|}
block|,
block|{
literal|6147
block|,
literal|"MPL_IDN_TIMER_SET_3"
block|}
block|,
block|{
literal|6148
block|,
literal|"MPL_IDN_TIMER"
block|}
block|,
block|{
literal|6149
block|,
literal|"IDN_DEADLOCK_COUNT"
block|}
block|,
block|{
literal|6150
block|,
literal|"IDN_DEADLOCK_TIMEOUT"
block|}
block|,
block|{
literal|6400
block|,
literal|"MPL_UDN_TIMER_SET_0"
block|}
block|,
block|{
literal|6401
block|,
literal|"MPL_UDN_TIMER_SET_1"
block|}
block|,
block|{
literal|6402
block|,
literal|"MPL_UDN_TIMER_SET_2"
block|}
block|,
block|{
literal|6403
block|,
literal|"MPL_UDN_TIMER_SET_3"
block|}
block|,
block|{
literal|6404
block|,
literal|"MPL_UDN_TIMER"
block|}
block|,
block|{
literal|6405
block|,
literal|"UDN_DEADLOCK_COUNT"
block|}
block|,
block|{
literal|6406
block|,
literal|"UDN_DEADLOCK_TIMEOUT"
block|}
block|,
block|{
literal|6656
block|,
literal|"MPL_IDN_AVAIL_SET_0"
block|}
block|,
block|{
literal|6657
block|,
literal|"MPL_IDN_AVAIL_SET_1"
block|}
block|,
block|{
literal|6658
block|,
literal|"MPL_IDN_AVAIL_SET_2"
block|}
block|,
block|{
literal|6659
block|,
literal|"MPL_IDN_AVAIL_SET_3"
block|}
block|,
block|{
literal|6660
block|,
literal|"MPL_IDN_AVAIL"
block|}
block|,
block|{
literal|6661
block|,
literal|"IDN_AVAIL_EN"
block|}
block|,
block|{
literal|6912
block|,
literal|"MPL_UDN_AVAIL_SET_0"
block|}
block|,
block|{
literal|6913
block|,
literal|"MPL_UDN_AVAIL_SET_1"
block|}
block|,
block|{
literal|6914
block|,
literal|"MPL_UDN_AVAIL_SET_2"
block|}
block|,
block|{
literal|6915
block|,
literal|"MPL_UDN_AVAIL_SET_3"
block|}
block|,
block|{
literal|6916
block|,
literal|"MPL_UDN_AVAIL"
block|}
block|,
block|{
literal|6917
block|,
literal|"UDN_AVAIL_EN"
block|}
block|,
block|{
literal|7168
block|,
literal|"MPL_IPI_3_SET_0"
block|}
block|,
block|{
literal|7169
block|,
literal|"MPL_IPI_3_SET_1"
block|}
block|,
block|{
literal|7170
block|,
literal|"MPL_IPI_3_SET_2"
block|}
block|,
block|{
literal|7171
block|,
literal|"MPL_IPI_3_SET_3"
block|}
block|,
block|{
literal|7172
block|,
literal|"MPL_IPI_3"
block|}
block|,
block|{
literal|7173
block|,
literal|"IPI_EVENT_3"
block|}
block|,
block|{
literal|7174
block|,
literal|"IPI_EVENT_RESET_3"
block|}
block|,
block|{
literal|7175
block|,
literal|"IPI_EVENT_SET_3"
block|}
block|,
block|{
literal|7176
block|,
literal|"IPI_MASK_3"
block|}
block|,
block|{
literal|7177
block|,
literal|"IPI_MASK_RESET_3"
block|}
block|,
block|{
literal|7178
block|,
literal|"IPI_MASK_SET_3"
block|}
block|,
block|{
literal|7424
block|,
literal|"MPL_IPI_2_SET_0"
block|}
block|,
block|{
literal|7425
block|,
literal|"MPL_IPI_2_SET_1"
block|}
block|,
block|{
literal|7426
block|,
literal|"MPL_IPI_2_SET_2"
block|}
block|,
block|{
literal|7427
block|,
literal|"MPL_IPI_2_SET_3"
block|}
block|,
block|{
literal|7428
block|,
literal|"MPL_IPI_2"
block|}
block|,
block|{
literal|7429
block|,
literal|"IPI_EVENT_2"
block|}
block|,
block|{
literal|7430
block|,
literal|"IPI_EVENT_RESET_2"
block|}
block|,
block|{
literal|7431
block|,
literal|"IPI_EVENT_SET_2"
block|}
block|,
block|{
literal|7432
block|,
literal|"IPI_MASK_2"
block|}
block|,
block|{
literal|7433
block|,
literal|"IPI_MASK_RESET_2"
block|}
block|,
block|{
literal|7434
block|,
literal|"IPI_MASK_SET_2"
block|}
block|,
block|{
literal|7680
block|,
literal|"MPL_IPI_1_SET_0"
block|}
block|,
block|{
literal|7681
block|,
literal|"MPL_IPI_1_SET_1"
block|}
block|,
block|{
literal|7682
block|,
literal|"MPL_IPI_1_SET_2"
block|}
block|,
block|{
literal|7683
block|,
literal|"MPL_IPI_1_SET_3"
block|}
block|,
block|{
literal|7684
block|,
literal|"MPL_IPI_1"
block|}
block|,
block|{
literal|7685
block|,
literal|"IPI_EVENT_1"
block|}
block|,
block|{
literal|7686
block|,
literal|"IPI_EVENT_RESET_1"
block|}
block|,
block|{
literal|7687
block|,
literal|"IPI_EVENT_SET_1"
block|}
block|,
block|{
literal|7688
block|,
literal|"IPI_MASK_1"
block|}
block|,
block|{
literal|7689
block|,
literal|"IPI_MASK_RESET_1"
block|}
block|,
block|{
literal|7690
block|,
literal|"IPI_MASK_SET_1"
block|}
block|,
block|{
literal|7936
block|,
literal|"MPL_IPI_0_SET_0"
block|}
block|,
block|{
literal|7937
block|,
literal|"MPL_IPI_0_SET_1"
block|}
block|,
block|{
literal|7938
block|,
literal|"MPL_IPI_0_SET_2"
block|}
block|,
block|{
literal|7939
block|,
literal|"MPL_IPI_0_SET_3"
block|}
block|,
block|{
literal|7940
block|,
literal|"MPL_IPI_0"
block|}
block|,
block|{
literal|7941
block|,
literal|"IPI_EVENT_0"
block|}
block|,
block|{
literal|7942
block|,
literal|"IPI_EVENT_RESET_0"
block|}
block|,
block|{
literal|7943
block|,
literal|"IPI_EVENT_SET_0"
block|}
block|,
block|{
literal|7944
block|,
literal|"IPI_MASK_0"
block|}
block|,
block|{
literal|7945
block|,
literal|"IPI_MASK_RESET_0"
block|}
block|,
block|{
literal|7946
block|,
literal|"IPI_MASK_SET_0"
block|}
block|,
block|{
literal|8192
block|,
literal|"MPL_PERF_COUNT_SET_0"
block|}
block|,
block|{
literal|8193
block|,
literal|"MPL_PERF_COUNT_SET_1"
block|}
block|,
block|{
literal|8194
block|,
literal|"MPL_PERF_COUNT_SET_2"
block|}
block|,
block|{
literal|8195
block|,
literal|"MPL_PERF_COUNT_SET_3"
block|}
block|,
block|{
literal|8196
block|,
literal|"MPL_PERF_COUNT"
block|}
block|,
block|{
literal|8197
block|,
literal|"PERF_COUNT_0"
block|}
block|,
block|{
literal|8198
block|,
literal|"PERF_COUNT_1"
block|}
block|,
block|{
literal|8199
block|,
literal|"PERF_COUNT_CTL"
block|}
block|,
block|{
literal|8200
block|,
literal|"PERF_COUNT_DN_CTL"
block|}
block|,
block|{
literal|8201
block|,
literal|"PERF_COUNT_STS"
block|}
block|,
block|{
literal|8202
block|,
literal|"WATCH_MASK"
block|}
block|,
block|{
literal|8203
block|,
literal|"WATCH_VAL"
block|}
block|,
block|{
literal|8448
block|,
literal|"MPL_AUX_PERF_COUNT_SET_0"
block|}
block|,
block|{
literal|8449
block|,
literal|"MPL_AUX_PERF_COUNT_SET_1"
block|}
block|,
block|{
literal|8450
block|,
literal|"MPL_AUX_PERF_COUNT_SET_2"
block|}
block|,
block|{
literal|8451
block|,
literal|"MPL_AUX_PERF_COUNT_SET_3"
block|}
block|,
block|{
literal|8452
block|,
literal|"MPL_AUX_PERF_COUNT"
block|}
block|,
block|{
literal|8453
block|,
literal|"AUX_PERF_COUNT_0"
block|}
block|,
block|{
literal|8454
block|,
literal|"AUX_PERF_COUNT_1"
block|}
block|,
block|{
literal|8455
block|,
literal|"AUX_PERF_COUNT_CTL"
block|}
block|,
block|{
literal|8456
block|,
literal|"AUX_PERF_COUNT_STS"
block|}
block|,
block|{
literal|8704
block|,
literal|"MPL_INTCTRL_3_SET_0"
block|}
block|,
block|{
literal|8705
block|,
literal|"MPL_INTCTRL_3_SET_1"
block|}
block|,
block|{
literal|8706
block|,
literal|"MPL_INTCTRL_3_SET_2"
block|}
block|,
block|{
literal|8707
block|,
literal|"MPL_INTCTRL_3_SET_3"
block|}
block|,
block|{
literal|8708
block|,
literal|"MPL_INTCTRL_3"
block|}
block|,
block|{
literal|8709
block|,
literal|"INTCTRL_3_STATUS"
block|}
block|,
block|{
literal|8710
block|,
literal|"INTERRUPT_MASK_3"
block|}
block|,
block|{
literal|8711
block|,
literal|"INTERRUPT_MASK_RESET_3"
block|}
block|,
block|{
literal|8712
block|,
literal|"INTERRUPT_MASK_SET_3"
block|}
block|,
block|{
literal|8713
block|,
literal|"INTERRUPT_VECTOR_BASE_3"
block|}
block|,
block|{
literal|8714
block|,
literal|"SINGLE_STEP_EN_0_3"
block|}
block|,
block|{
literal|8715
block|,
literal|"SINGLE_STEP_EN_1_3"
block|}
block|,
block|{
literal|8716
block|,
literal|"SINGLE_STEP_EN_2_3"
block|}
block|,
block|{
literal|8717
block|,
literal|"SINGLE_STEP_EN_3_3"
block|}
block|,
block|{
literal|8832
block|,
literal|"EX_CONTEXT_3_0"
block|}
block|,
block|{
literal|8833
block|,
literal|"EX_CONTEXT_3_1"
block|}
block|,
block|{
literal|8834
block|,
literal|"SYSTEM_SAVE_3_0"
block|}
block|,
block|{
literal|8835
block|,
literal|"SYSTEM_SAVE_3_1"
block|}
block|,
block|{
literal|8836
block|,
literal|"SYSTEM_SAVE_3_2"
block|}
block|,
block|{
literal|8837
block|,
literal|"SYSTEM_SAVE_3_3"
block|}
block|,
block|{
literal|8960
block|,
literal|"MPL_INTCTRL_2_SET_0"
block|}
block|,
block|{
literal|8961
block|,
literal|"MPL_INTCTRL_2_SET_1"
block|}
block|,
block|{
literal|8962
block|,
literal|"MPL_INTCTRL_2_SET_2"
block|}
block|,
block|{
literal|8963
block|,
literal|"MPL_INTCTRL_2_SET_3"
block|}
block|,
block|{
literal|8964
block|,
literal|"MPL_INTCTRL_2"
block|}
block|,
block|{
literal|8965
block|,
literal|"INTCTRL_2_STATUS"
block|}
block|,
block|{
literal|8966
block|,
literal|"INTERRUPT_MASK_2"
block|}
block|,
block|{
literal|8967
block|,
literal|"INTERRUPT_MASK_RESET_2"
block|}
block|,
block|{
literal|8968
block|,
literal|"INTERRUPT_MASK_SET_2"
block|}
block|,
block|{
literal|8969
block|,
literal|"INTERRUPT_VECTOR_BASE_2"
block|}
block|,
block|{
literal|8970
block|,
literal|"SINGLE_STEP_EN_0_2"
block|}
block|,
block|{
literal|8971
block|,
literal|"SINGLE_STEP_EN_1_2"
block|}
block|,
block|{
literal|8972
block|,
literal|"SINGLE_STEP_EN_2_2"
block|}
block|,
block|{
literal|8973
block|,
literal|"SINGLE_STEP_EN_3_2"
block|}
block|,
block|{
literal|9088
block|,
literal|"EX_CONTEXT_2_0"
block|}
block|,
block|{
literal|9089
block|,
literal|"EX_CONTEXT_2_1"
block|}
block|,
block|{
literal|9090
block|,
literal|"SYSTEM_SAVE_2_0"
block|}
block|,
block|{
literal|9091
block|,
literal|"SYSTEM_SAVE_2_1"
block|}
block|,
block|{
literal|9092
block|,
literal|"SYSTEM_SAVE_2_2"
block|}
block|,
block|{
literal|9093
block|,
literal|"SYSTEM_SAVE_2_3"
block|}
block|,
block|{
literal|9216
block|,
literal|"MPL_INTCTRL_1_SET_0"
block|}
block|,
block|{
literal|9217
block|,
literal|"MPL_INTCTRL_1_SET_1"
block|}
block|,
block|{
literal|9218
block|,
literal|"MPL_INTCTRL_1_SET_2"
block|}
block|,
block|{
literal|9219
block|,
literal|"MPL_INTCTRL_1_SET_3"
block|}
block|,
block|{
literal|9220
block|,
literal|"MPL_INTCTRL_1"
block|}
block|,
block|{
literal|9221
block|,
literal|"INTCTRL_1_STATUS"
block|}
block|,
block|{
literal|9222
block|,
literal|"INTERRUPT_MASK_1"
block|}
block|,
block|{
literal|9223
block|,
literal|"INTERRUPT_MASK_RESET_1"
block|}
block|,
block|{
literal|9224
block|,
literal|"INTERRUPT_MASK_SET_1"
block|}
block|,
block|{
literal|9225
block|,
literal|"INTERRUPT_VECTOR_BASE_1"
block|}
block|,
block|{
literal|9226
block|,
literal|"SINGLE_STEP_EN_0_1"
block|}
block|,
block|{
literal|9227
block|,
literal|"SINGLE_STEP_EN_1_1"
block|}
block|,
block|{
literal|9228
block|,
literal|"SINGLE_STEP_EN_2_1"
block|}
block|,
block|{
literal|9229
block|,
literal|"SINGLE_STEP_EN_3_1"
block|}
block|,
block|{
literal|9344
block|,
literal|"EX_CONTEXT_1_0"
block|}
block|,
block|{
literal|9345
block|,
literal|"EX_CONTEXT_1_1"
block|}
block|,
block|{
literal|9346
block|,
literal|"SYSTEM_SAVE_1_0"
block|}
block|,
block|{
literal|9347
block|,
literal|"SYSTEM_SAVE_1_1"
block|}
block|,
block|{
literal|9348
block|,
literal|"SYSTEM_SAVE_1_2"
block|}
block|,
block|{
literal|9349
block|,
literal|"SYSTEM_SAVE_1_3"
block|}
block|,
block|{
literal|9472
block|,
literal|"MPL_INTCTRL_0_SET_0"
block|}
block|,
block|{
literal|9473
block|,
literal|"MPL_INTCTRL_0_SET_1"
block|}
block|,
block|{
literal|9474
block|,
literal|"MPL_INTCTRL_0_SET_2"
block|}
block|,
block|{
literal|9475
block|,
literal|"MPL_INTCTRL_0_SET_3"
block|}
block|,
block|{
literal|9476
block|,
literal|"MPL_INTCTRL_0"
block|}
block|,
block|{
literal|9477
block|,
literal|"INTCTRL_0_STATUS"
block|}
block|,
block|{
literal|9478
block|,
literal|"INTERRUPT_MASK_0"
block|}
block|,
block|{
literal|9479
block|,
literal|"INTERRUPT_MASK_RESET_0"
block|}
block|,
block|{
literal|9480
block|,
literal|"INTERRUPT_MASK_SET_0"
block|}
block|,
block|{
literal|9481
block|,
literal|"INTERRUPT_VECTOR_BASE_0"
block|}
block|,
block|{
literal|9482
block|,
literal|"SINGLE_STEP_EN_0_0"
block|}
block|,
block|{
literal|9483
block|,
literal|"SINGLE_STEP_EN_1_0"
block|}
block|,
block|{
literal|9484
block|,
literal|"SINGLE_STEP_EN_2_0"
block|}
block|,
block|{
literal|9485
block|,
literal|"SINGLE_STEP_EN_3_0"
block|}
block|,
block|{
literal|9600
block|,
literal|"EX_CONTEXT_0_0"
block|}
block|,
block|{
literal|9601
block|,
literal|"EX_CONTEXT_0_1"
block|}
block|,
block|{
literal|9602
block|,
literal|"SYSTEM_SAVE_0_0"
block|}
block|,
block|{
literal|9603
block|,
literal|"SYSTEM_SAVE_0_1"
block|}
block|,
block|{
literal|9604
block|,
literal|"SYSTEM_SAVE_0_2"
block|}
block|,
block|{
literal|9605
block|,
literal|"SYSTEM_SAVE_0_3"
block|}
block|,
block|{
literal|9728
block|,
literal|"MPL_BOOT_ACCESS_SET_0"
block|}
block|,
block|{
literal|9729
block|,
literal|"MPL_BOOT_ACCESS_SET_1"
block|}
block|,
block|{
literal|9730
block|,
literal|"MPL_BOOT_ACCESS_SET_2"
block|}
block|,
block|{
literal|9731
block|,
literal|"MPL_BOOT_ACCESS_SET_3"
block|}
block|,
block|{
literal|9732
block|,
literal|"MPL_BOOT_ACCESS"
block|}
block|,
block|{
literal|9733
block|,
literal|"BIG_ENDIAN_CONFIG"
block|}
block|,
block|{
literal|9734
block|,
literal|"CACHE_INVALIDATION_COMPRESSION_MODE"
block|}
block|,
block|{
literal|9735
block|,
literal|"CACHE_INVALIDATION_MASK_0"
block|}
block|,
block|{
literal|9736
block|,
literal|"CACHE_INVALIDATION_MASK_1"
block|}
block|,
block|{
literal|9737
block|,
literal|"CACHE_INVALIDATION_MASK_2"
block|}
block|,
block|{
literal|9738
block|,
literal|"CBOX_CACHEASRAM_CONFIG"
block|}
block|,
block|{
literal|9739
block|,
literal|"CBOX_CACHE_CONFIG"
block|}
block|,
block|{
literal|9740
block|,
literal|"CBOX_HOME_MAP_ADDR"
block|}
block|,
block|{
literal|9741
block|,
literal|"CBOX_HOME_MAP_DATA"
block|}
block|,
block|{
literal|9742
block|,
literal|"CBOX_MMAP_0"
block|}
block|,
block|{
literal|9743
block|,
literal|"CBOX_MMAP_1"
block|}
block|,
block|{
literal|9744
block|,
literal|"CBOX_MMAP_2"
block|}
block|,
block|{
literal|9745
block|,
literal|"CBOX_MMAP_3"
block|}
block|,
block|{
literal|9746
block|,
literal|"CBOX_MSR"
block|}
block|,
block|{
literal|9747
block|,
literal|"DIAG_BCST_CTL"
block|}
block|,
block|{
literal|9748
block|,
literal|"DIAG_BCST_MASK"
block|}
block|,
block|{
literal|9749
block|,
literal|"DIAG_BCST_TRIGGER"
block|}
block|,
block|{
literal|9750
block|,
literal|"DIAG_MUX_CTL"
block|}
block|,
block|{
literal|9751
block|,
literal|"DIAG_TRACE_CTL"
block|}
block|,
block|{
literal|9752
block|,
literal|"DIAG_TRACE_DATA"
block|}
block|,
block|{
literal|9753
block|,
literal|"DIAG_TRACE_STS"
block|}
block|,
block|{
literal|9754
block|,
literal|"IDN_DEMUX_BUF_THRESH"
block|}
block|,
block|{
literal|9755
block|,
literal|"L1_I_PIN_WAY_0"
block|}
block|,
block|{
literal|9756
block|,
literal|"MEM_ROUTE_ORDER"
block|}
block|,
block|{
literal|9757
block|,
literal|"MEM_STRIPE_CONFIG"
block|}
block|,
block|{
literal|9758
block|,
literal|"PERF_COUNT_PLS"
block|}
block|,
block|{
literal|9759
block|,
literal|"PSEUDO_RANDOM_NUMBER_MODIFY"
block|}
block|,
block|{
literal|9760
block|,
literal|"QUIESCE_CTL"
block|}
block|,
block|{
literal|9761
block|,
literal|"RSHIM_COORD"
block|}
block|,
block|{
literal|9762
block|,
literal|"SBOX_CONFIG"
block|}
block|,
block|{
literal|9763
block|,
literal|"UDN_DEMUX_BUF_THRESH"
block|}
block|,
block|{
literal|9764
block|,
literal|"XDN_CORE_STARVATION_COUNT"
block|}
block|,
block|{
literal|9765
block|,
literal|"XDN_ROUND_ROBIN_ARB_CTL"
block|}
block|,
block|{
literal|9856
block|,
literal|"CYCLE_MODIFY"
block|}
block|,
block|{
literal|9857
block|,
literal|"I_AAR"
block|}
block|,
block|{
literal|9984
block|,
literal|"MPL_WORLD_ACCESS_SET_0"
block|}
block|,
block|{
literal|9985
block|,
literal|"MPL_WORLD_ACCESS_SET_1"
block|}
block|,
block|{
literal|9986
block|,
literal|"MPL_WORLD_ACCESS_SET_2"
block|}
block|,
block|{
literal|9987
block|,
literal|"MPL_WORLD_ACCESS_SET_3"
block|}
block|,
block|{
literal|9988
block|,
literal|"MPL_WORLD_ACCESS"
block|}
block|,
block|{
literal|9989
block|,
literal|"DONE"
block|}
block|,
block|{
literal|9990
block|,
literal|"DSTREAM_PF"
block|}
block|,
block|{
literal|9991
block|,
literal|"FAIL"
block|}
block|,
block|{
literal|9992
block|,
literal|"INTERRUPT_CRITICAL_SECTION"
block|}
block|,
block|{
literal|9993
block|,
literal|"PASS"
block|}
block|,
block|{
literal|9994
block|,
literal|"PSEUDO_RANDOM_NUMBER"
block|}
block|,
block|{
literal|9995
block|,
literal|"TILE_COORD"
block|}
block|,
block|{
literal|9996
block|,
literal|"TILE_RTF_HWM"
block|}
block|,
block|{
literal|10112
block|,
literal|"CMPEXCH_VALUE"
block|}
block|,
block|{
literal|10113
block|,
literal|"CYCLE"
block|}
block|,
block|{
literal|10114
block|,
literal|"EVENT_BEGIN"
block|}
block|,
block|{
literal|10115
block|,
literal|"EVENT_END"
block|}
block|,
block|{
literal|10116
block|,
literal|"PROC_STATUS"
block|}
block|,
block|{
literal|10117
block|,
literal|"SIM_CONTROL"
block|}
block|,
block|{
literal|10118
block|,
literal|"SIM_SOCKET"
block|}
block|,
block|{
literal|10119
block|,
literal|"STATUS_SATURATE"
block|}
block|,
block|{
literal|10240
block|,
literal|"MPL_I_ASID_SET_0"
block|}
block|,
block|{
literal|10241
block|,
literal|"MPL_I_ASID_SET_1"
block|}
block|,
block|{
literal|10242
block|,
literal|"MPL_I_ASID_SET_2"
block|}
block|,
block|{
literal|10243
block|,
literal|"MPL_I_ASID_SET_3"
block|}
block|,
block|{
literal|10244
block|,
literal|"MPL_I_ASID"
block|}
block|,
block|{
literal|10245
block|,
literal|"I_ASID"
block|}
block|,
block|{
literal|10496
block|,
literal|"MPL_D_ASID_SET_0"
block|}
block|,
block|{
literal|10497
block|,
literal|"MPL_D_ASID_SET_1"
block|}
block|,
block|{
literal|10498
block|,
literal|"MPL_D_ASID_SET_2"
block|}
block|,
block|{
literal|10499
block|,
literal|"MPL_D_ASID_SET_3"
block|}
block|,
block|{
literal|10500
block|,
literal|"MPL_D_ASID"
block|}
block|,
block|{
literal|10501
block|,
literal|"D_ASID"
block|}
block|,
block|{
literal|10752
block|,
literal|"MPL_DOUBLE_FAULT_SET_0"
block|}
block|,
block|{
literal|10753
block|,
literal|"MPL_DOUBLE_FAULT_SET_1"
block|}
block|,
block|{
literal|10754
block|,
literal|"MPL_DOUBLE_FAULT_SET_2"
block|}
block|,
block|{
literal|10755
block|,
literal|"MPL_DOUBLE_FAULT_SET_3"
block|}
block|,
block|{
literal|10756
block|,
literal|"MPL_DOUBLE_FAULT"
block|}
block|,
block|{
literal|10757
block|,
literal|"LAST_INTERRUPT_REASON"
block|}
block|, }
decl_stmt|;
end_decl_stmt
begin_decl_stmt
DECL|variable|tilegx_num_sprs
specifier|const
name|int
name|tilegx_num_sprs
init|=
literal|441
decl_stmt|;
end_decl_stmt
begin_function
specifier|const
name|char
modifier|*
DECL|function|get_tilegx_spr_name
name|get_tilegx_spr_name
parameter_list|(
name|int
name|num
parameter_list|)
block|{
name|void
modifier|*
name|result
decl_stmt|;
name|struct
name|tilegx_spr
name|key
decl_stmt|;
name|key
operator|.
name|number
operator|=
name|num
expr_stmt|;
name|result
operator|=
name|bsearch
argument_list|(
operator|(
specifier|const
name|void
operator|*
operator|)
operator|&
name|key
argument_list|,
operator|(
specifier|const
name|void
operator|*
operator|)
name|tilegx_sprs
argument_list|,
name|tilegx_num_sprs
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|tilegx_spr
argument_list|)
argument_list|,
name|tilegx_spr_compare
argument_list|)
expr_stmt|;
if|if
condition|(
name|result
operator|==
name|NULL
condition|)
block|{
return|return
operator|(
name|NULL
operator|)
return|;
block|}
else|else
block|{
name|struct
name|tilegx_spr
modifier|*
name|result_ptr
init|=
operator|(
expr|struct
name|tilegx_spr
operator|*
operator|)
name|result
decl_stmt|;
return|return
operator|(
name|result_ptr
operator|->
name|name
operator|)
return|;
block|}
block|}
end_function
begin_function
name|int
DECL|function|print_insn_tilegx
name|print_insn_tilegx
parameter_list|(
name|unsigned
name|char
modifier|*
name|memaddr
parameter_list|)
block|{
name|struct
name|tilegx_decoded_instruction
name|decoded
index|[
name|TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE
index|]
decl_stmt|;
name|unsigned
name|char
name|opbuf
index|[
name|TILEGX_BUNDLE_SIZE_IN_BYTES
index|]
decl_stmt|;
name|int
name|i
decl_stmt|,
name|num_instructions
decl_stmt|,
name|num_printed
decl_stmt|;
name|tilegx_mnemonic
name|padding_mnemonic
decl_stmt|;
name|memcpy
argument_list|(
operator|(
name|void
operator|*
operator|)
name|opbuf
argument_list|,
operator|(
name|void
operator|*
operator|)
name|memaddr
argument_list|,
name|TILEGX_BUNDLE_SIZE_IN_BYTES
argument_list|)
expr_stmt|;
comment|/* Parse the instructions in the bundle. */
name|num_instructions
operator|=
name|parse_insn_tilegx
argument_list|(
operator|*
operator|(
name|unsigned
name|long
name|long
operator|*
operator|)
name|opbuf
argument_list|,
operator|(
name|unsigned
name|long
name|long
operator|)
name|memaddr
argument_list|,
name|decoded
argument_list|)
expr_stmt|;
comment|/* Print the instructions in the bundle. */
name|printf
argument_list|(
literal|"{ "
argument_list|)
expr_stmt|;
name|num_printed
operator|=
literal|0
expr_stmt|;
comment|/* Determine which nop opcode is used for padding and should be skipped. */
name|padding_mnemonic
operator|=
name|TILEGX_OPC_FNOP
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|num_instructions
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|decoded
index|[
name|i
index|]
operator|.
name|opcode
operator|->
name|can_bundle
condition|)
block|{
comment|/* Instructions that cannot be bundled are padded out with nops,          rather than fnops. Displaying them is always clutter. */
name|padding_mnemonic
operator|=
name|TILEGX_OPC_NOP
expr_stmt|;
break|break;
block|}
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|num_instructions
condition|;
name|i
operator|++
control|)
block|{
specifier|const
name|struct
name|tilegx_opcode
modifier|*
name|opcode
init|=
name|decoded
index|[
name|i
index|]
operator|.
name|opcode
decl_stmt|;
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|int
name|j
decl_stmt|;
comment|/* Do not print out fnops, unless everything is an fnop, in        which case we will print out just the last one. */
if|if
condition|(
name|opcode
operator|->
name|mnemonic
operator|==
name|padding_mnemonic
operator|&&
operator|(
name|num_printed
operator|>
literal|0
operator|||
name|i
operator|+
literal|1
operator|<
name|num_instructions
operator|)
condition|)
continue|continue;
if|if
condition|(
name|num_printed
operator|>
literal|0
condition|)
name|printf
argument_list|(
literal|" ; "
argument_list|)
expr_stmt|;
operator|++
name|num_printed
expr_stmt|;
name|name
operator|=
name|opcode
operator|->
name|name
expr_stmt|;
if|if
condition|(
name|name
operator|==
name|NULL
condition|)
name|name
operator|=
literal|"<invalid>"
expr_stmt|;
name|printf
argument_list|(
literal|"%s"
argument_list|,
name|name
argument_list|)
expr_stmt|;
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|opcode
operator|->
name|num_operands
condition|;
name|j
operator|++
control|)
block|{
name|unsigned
name|long
name|long
name|num
decl_stmt|;
specifier|const
name|struct
name|tilegx_operand
modifier|*
name|op
decl_stmt|;
specifier|const
name|char
modifier|*
name|spr_name
decl_stmt|;
if|if
condition|(
name|j
operator|>
literal|0
condition|)
name|printf
argument_list|(
literal|","
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|" "
argument_list|)
expr_stmt|;
name|num
operator|=
name|decoded
index|[
name|i
index|]
operator|.
name|operand_values
index|[
name|j
index|]
expr_stmt|;
name|op
operator|=
name|decoded
index|[
name|i
index|]
operator|.
name|operands
index|[
name|j
index|]
expr_stmt|;
switch|switch
condition|(
name|op
operator|->
name|type
condition|)
block|{
case|case
name|TILEGX_OP_TYPE_REGISTER
case|:
name|printf
argument_list|(
literal|"%s"
argument_list|,
name|tilegx_register_names
index|[
operator|(
name|int
operator|)
name|num
index|]
argument_list|)
expr_stmt|;
break|break;
case|case
name|TILEGX_OP_TYPE_SPR
case|:
name|spr_name
operator|=
name|get_tilegx_spr_name
argument_list|(
name|num
argument_list|)
expr_stmt|;
if|if
condition|(
name|spr_name
operator|!=
name|NULL
condition|)
name|printf
argument_list|(
literal|"%s"
argument_list|,
name|spr_name
argument_list|)
expr_stmt|;
else|else
name|printf
argument_list|(
literal|"%d"
argument_list|,
operator|(
name|int
operator|)
name|num
argument_list|)
expr_stmt|;
break|break;
case|case
name|TILEGX_OP_TYPE_IMMEDIATE
case|:
name|printf
argument_list|(
literal|"%d"
argument_list|,
operator|(
name|int
operator|)
name|num
argument_list|)
expr_stmt|;
break|break;
case|case
name|TILEGX_OP_TYPE_ADDRESS
case|:
name|printf
argument_list|(
literal|"0x%016llx"
argument_list|,
name|num
argument_list|)
expr_stmt|;
break|break;
default|default:
name|abort
argument_list|()
expr_stmt|;
block|}
block|}
block|}
name|printf
argument_list|(
literal|" }\n"
argument_list|)
expr_stmt|;
return|return
name|TILEGX_BUNDLE_SIZE_IN_BYTES
return|;
block|}
end_function
end_unit
