
1-blink.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d302 	mov	sp, #134217728	; 0x8000000
    8004:	eb000005 	bl	8020 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <PUT32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <GET32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <nop>:
    801c:	e12fff1e 	bx	lr

00008020 <notmain>:
    8020:	e92d4070 	push	{r4, r5, r6, lr}
    8024:	e3a00014 	mov	r0, #20, 0
    8028:	eb000012 	bl	8078 <gpio_set_output>
    802c:	e3a0500a 	mov	r5, #10, 0
    8030:	e3a06014 	mov	r6, #20, 0
    8034:	ea000001 	b	8040 <notmain+0x20>
    8038:	e2555001 	subs	r5, r5, #1, 0
    803c:	08bd8070 	popeq	{r4, r5, r6, pc}
    8040:	e1a00006 	mov	r0, r6
    8044:	eb000020 	bl	80cc <gpio_set_on>
    8048:	e59f4024 	ldr	r4, [pc, #36]	; 8074 <notmain+0x54>
    804c:	ebfffff2 	bl	801c <nop>
    8050:	e2544001 	subs	r4, r4, #1, 0
    8054:	1afffffc 	bne	804c <notmain+0x2c>
    8058:	e1a00006 	mov	r0, r6
    805c:	eb000021 	bl	80e8 <gpio_set_off>
    8060:	e59f400c 	ldr	r4, [pc, #12]	; 8074 <notmain+0x54>
    8064:	ebffffec 	bl	801c <nop>
    8068:	e2544001 	subs	r4, r4, #1, 0
    806c:	1afffffc 	bne	8064 <notmain+0x44>
    8070:	eafffff0 	b	8038 <notmain+0x18>
    8074:	000f4240 	andeq	r4, pc, r0, asr #4

00008078 <gpio_set_output>:
    8078:	e92d4070 	push	{r4, r5, r6, lr}
    807c:	e1a04000 	mov	r4, r0
    8080:	e59f5040 	ldr	r5, [pc, #64]	; 80c8 <gpio_set_output+0x50>
    8084:	e0853095 	umull	r3, r5, r5, r0
    8088:	e1a051a5 	lsr	r5, r5, #3
    808c:	e2850302 	add	r0, r5, #134217728	; 0x8000000
    8090:	e2800702 	add	r0, r0, #524288	; 0x80000
    8094:	e1a06100 	lsl	r6, r0, #2
    8098:	e1a00006 	mov	r0, r6
    809c:	ebffffdc 	bl	8014 <GET32>
    80a0:	e0855105 	add	r5, r5, r5, lsl #2
    80a4:	e0444085 	sub	r4, r4, r5, lsl #1
    80a8:	e0844084 	add	r4, r4, r4, lsl #1
    80ac:	e3a01007 	mov	r1, #7, 0
    80b0:	e1c00411 	bic	r0, r0, r1, lsl r4
    80b4:	e3a01001 	mov	r1, #1, 0
    80b8:	e1801411 	orr	r1, r0, r1, lsl r4
    80bc:	e1a00006 	mov	r0, r6
    80c0:	ebffffd1 	bl	800c <PUT32>
    80c4:	e8bd8070 	pop	{r4, r5, r6, pc}
    80c8:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

000080cc <gpio_set_on>:
    80cc:	e92d4010 	push	{r4, lr}
    80d0:	e3a01001 	mov	r1, #1, 0
    80d4:	e1a01011 	lsl	r1, r1, r0
    80d8:	e59f0004 	ldr	r0, [pc, #4]	; 80e4 <gpio_set_on+0x18>
    80dc:	ebffffca 	bl	800c <PUT32>
    80e0:	e8bd8010 	pop	{r4, pc}
    80e4:	2020001c 	eorcs	r0, r0, ip, lsl r0

000080e8 <gpio_set_off>:
    80e8:	e92d4010 	push	{r4, lr}
    80ec:	e3a01001 	mov	r1, #1, 0
    80f0:	e1a01011 	lsl	r1, r1, r0
    80f4:	e59f0004 	ldr	r0, [pc, #4]	; 8100 <gpio_set_off+0x18>
    80f8:	ebffffc3 	bl	800c <PUT32>
    80fc:	e8bd8010 	pop	{r4, pc}
    8100:	20200028 	eorcs	r0, r0, r8, lsr #32

00008104 <gpio_write>:
    8104:	e92d4010 	push	{r4, lr}
    8108:	e3510000 	cmp	r1, #0, 0
    810c:	0a000001 	beq	8118 <gpio_write+0x14>
    8110:	ebffffed 	bl	80cc <gpio_set_on>
    8114:	e8bd8010 	pop	{r4, pc}
    8118:	ebfffff2 	bl	80e8 <gpio_set_off>
    811c:	e8bd8010 	pop	{r4, pc}

00008120 <gpio_set_input>:
    8120:	e92d4070 	push	{r4, r5, r6, lr}
    8124:	e1a04000 	mov	r4, r0
    8128:	e59f5038 	ldr	r5, [pc, #56]	; 8168 <gpio_set_input+0x48>
    812c:	e0853095 	umull	r3, r5, r5, r0
    8130:	e1a051a5 	lsr	r5, r5, #3
    8134:	e2850302 	add	r0, r5, #134217728	; 0x8000000
    8138:	e2800702 	add	r0, r0, #524288	; 0x80000
    813c:	e1a06100 	lsl	r6, r0, #2
    8140:	e1a00006 	mov	r0, r6
    8144:	ebffffb2 	bl	8014 <GET32>
    8148:	e0855105 	add	r5, r5, r5, lsl #2
    814c:	e0444085 	sub	r4, r4, r5, lsl #1
    8150:	e0844084 	add	r4, r4, r4, lsl #1
    8154:	e3a01007 	mov	r1, #7, 0
    8158:	e1c01411 	bic	r1, r0, r1, lsl r4
    815c:	e1a00006 	mov	r0, r6
    8160:	ebffffa9 	bl	800c <PUT32>
    8164:	e8bd8070 	pop	{r4, r5, r6, pc}
    8168:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

0000816c <gpio_read>:
    816c:	e92d4010 	push	{r4, lr}
    8170:	e1a04000 	mov	r4, r0
    8174:	e59f000c 	ldr	r0, [pc, #12]	; 8188 <gpio_read+0x1c>
    8178:	ebffffa5 	bl	8014 <GET32>
    817c:	e3a03001 	mov	r3, #1, 0
    8180:	e0000413 	and	r0, r0, r3, lsl r4
    8184:	e8bd8010 	pop	{r4, pc}
    8188:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	1a011803 	bne	46034 <gpio_read+0x3dec8>
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <gpio_read+0x10c8bb8>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...
