VERILOG CODE FOR RAM

module SYNC_RAM #(
    parameter ADDR_WIDTH = 4,          // Address width (4 bits = 16 locations)
    parameter DATA_WIDTH = 8           // Data width (8 bits per location)
)(
    input clk,                         // Clock input
    input we,                          // Write enable: 1=write, 0=read
    input [ADDR_WIDTH-1:0] addr,       // Address input
    input [DATA_WIDTH-1:0] din,        // Data to write
    output reg [DATA_WIDTH-1:0] dout   // Data output
);

    // RAM memory declaration (16 x 8 bits)
    reg [DATA_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH)-1];

    // Synchronous read/write
    always @(posedge clk) begin
        if (we)
            mem[addr] <= din;          // Write operation
        else
            dout <= mem[addr];         // Read operation
    end

endmodule