Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO] Setting signal max routing layer to: TopMetal2 and clock max routing layer to TopMetal2. 
+ global_route -congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: TopMetal2
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.4100
[INFO GRT-0088] Layer TopMetal2 Track-Pitch = 4.0000  line-2-Via Pitch: 3.9500
[INFO GRT-0003] Macros: 0
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 9

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical         2153          1292          39.99%
Metal3     Horizontal       2364          1439          39.13%
Metal4     Vertical         2153          1198          44.36%
Metal5     Horizontal       1664           810          51.32%
TopMetal1    Vertical          199           156          21.61%
TopMetal2    Horizontal        162           140          13.58%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1299
[INFO GRT-0198] Via related Steiner nodes: 14
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1608
[INFO GRT-0112] Final usage 3D: 5726

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2            1292           478           37.00%             0 /  0 /  0
Metal3            1439           381           26.48%             0 /  0 /  0
Metal4            1198            42            3.51%             0 /  0 /  0
Metal5             810             1            0.12%             0 /  0 /  0
TopMetal1            156             0            0.00%             0 /  0 /  0
TopMetal2            140             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             5035           902           17.91%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 9368 um
[INFO GRT-0014] Routed nets: 256
[INFO ORD-0030] Using 12 thread(s).
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal2 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/44-openroad-detailedrouting/drt-run-0/DigitalSine.drc
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2

Units:                1000
Number of layers:     15
Number of macros:     84
Number of vias:       77
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   DigitalSine
Die area:                 ( 0 0 ) ( 73510 92230 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     255
Number of terminals:      39
Number of snets:          2
Number of nets:           256

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX
  Layer Via3
    default via: Via3_XY
  Layer Via4
    default via: Via4_YX
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 81.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 4903.
[INFO DRT-0033] Via1 shape region query size = 85.
[INFO DRT-0033] Metal2 shape region query size = 71.
[INFO DRT-0033] Via2 shape region query size = 85.
[INFO DRT-0033] Metal3 shape region query size = 34.
[INFO DRT-0033] Via3 shape region query size = 85.
[INFO DRT-0033] Metal4 shape region query size = 47.
[INFO DRT-0033] Via4 shape region query size = 288.
[INFO DRT-0033] Metal5 shape region query size = 30.
[INFO DRT-0033] TopVia1 shape region query size = 0.
[INFO DRT-0033] TopMetal1 shape region query size = 0.
[INFO DRT-0033] TopVia2 shape region query size = 0.
[INFO DRT-0033] TopMetal2 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 419 pins.
[INFO DRT-0081]   Complete 81 unique inst patterns.
[INFO DRT-0084]   Complete 86 groups.
#scanned instances     = 255
#unique  instances     = 81
#stdCellGenAp          = 3541
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2814
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 752
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:02, memory = 173.80 (MB), peak = 173.80 (MB)

[INFO DRT-0157] Number of guides:     1760

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6300 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6300 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 646.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 574.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 265.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 10.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 0.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 173.93 (MB), peak = 173.93 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 584 vertical wires in 1 frboxes and 911 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 227 vertical wires in 1 frboxes and 132 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.55 (MB), peak = 176.55 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.55 (MB), peak = 176.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 187.98 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:06, memory = 199.21 (MB).
    Completing 70% with 67 violations.
    elapsed time = 00:00:06, memory = 199.21 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:07, memory = 204.84 (MB).
[INFO DRT-0199]   Number of violations = 95.
Viol/Layer      Metal2 Metal3
Metal Spacing       54      0
Recheck              6      5
Short               28      2
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:08, memory = 604.21 (MB), peak = 604.21 (MB)
Total wire length = 6336 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3453 um.
Total wire length on LAYER Metal3 = 2516 um.
Total wire length on LAYER Metal4 = 366 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1534.
Up-via summary (total 1534):

------------------
   GatPoly       0
    Metal1     761
    Metal2     711
    Metal3      62
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
          1534


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 605.96 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:00, memory = 605.96 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:06, memory = 605.96 (MB).
    Completing 60% with 82 violations.
    elapsed time = 00:00:06, memory = 605.96 (MB).
    Completing 80% with 82 violations.
    elapsed time = 00:00:06, memory = 605.96 (MB).
    Completing 100% with 64 violations.
    elapsed time = 00:00:09, memory = 638.88 (MB).
[INFO DRT-0199]   Number of violations = 64.
Viol/Layer      Metal2 Metal3
Metal Spacing       31      0
Short               32      1
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:09, memory = 641.88 (MB), peak = 673.96 (MB)
Total wire length = 6236 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3373 um.
Total wire length on LAYER Metal3 = 2503 um.
Total wire length on LAYER Metal4 = 360 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1530.
Up-via summary (total 1530):

------------------
   GatPoly       0
    Metal1     760
    Metal2     706
    Metal3      64
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
          1530


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 64 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 20% with 64 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 30% with 64 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 40% with 64 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 50% with 64 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 641.88 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:01, memory = 641.88 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:04, memory = 641.88 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer      Metal2
Metal Spacing       28
Short               19
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 641.88 (MB), peak = 673.96 (MB)
Total wire length = 6264 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3363 um.
Total wire length on LAYER Metal3 = 2533 um.
Total wire length on LAYER Metal4 = 368 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1537.
Up-via summary (total 1537):

------------------
   GatPoly       0
    Metal1     760
    Metal2     705
    Metal3      72
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
          1537


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 658.38 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:07, memory = 658.38 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:07, memory = 658.38 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:08, memory = 658.38 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer      Metal2
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 658.38 (MB), peak = 673.96 (MB)
Total wire length = 6237 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3251 um.
Total wire length on LAYER Metal3 = 2515 um.
Total wire length on LAYER Metal4 = 458 um.
Total wire length on LAYER Metal5 = 12 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1585.
Up-via summary (total 1585):

------------------
   GatPoly       0
    Metal1     759
    Metal2     722
    Metal3     100
    Metal4       4
    Metal5       0
 TopMetal1       0
------------------
          1585


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1039.11 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:01, memory = 1133.98 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:01, memory = 1127.77 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:01, memory = 1221.52 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:02, memory = 1245.22 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:02, memory = 1360.47 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:03, memory = 1402.55 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:03, memory = 1310.41 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:04, memory = 1121.76 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:23, memory = 1017.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:23, memory = 1017.07 (MB), peak = 1452.63 (MB)
Total wire length = 6225 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3246 um.
Total wire length on LAYER Metal3 = 2521 um.
Total wire length on LAYER Metal4 = 451 um.
Total wire length on LAYER Metal5 = 5 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1584.
Up-via summary (total 1584):

------------------
   GatPoly       0
    Metal1     759
    Metal2     725
    Metal3      98
    Metal4       2
    Metal5       0
 TopMetal1       0
------------------
          1584


[INFO DRT-0198] Complete detail routing.
Total wire length = 6225 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3246 um.
Total wire length on LAYER Metal3 = 2521 um.
Total wire length on LAYER Metal4 = 451 um.
Total wire length on LAYER Metal5 = 5 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1584.
Up-via summary (total 1584):

------------------
   GatPoly       0
    Metal1     759
    Metal2     725
    Metal3      98
    Metal4       2
    Metal5       0
 TopMetal1       0
------------------
          1584


[INFO DRT-0267] cpu time = 00:02:18, elapsed time = 00:00:54, memory = 1017.07 (MB), peak = 1452.63 (MB)

[INFO DRT-0180] Post processing.
+ check_antennas 
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      70.76
  Timing Repair Buffer                     74     958.00
  Inverter                                 15      85.28
  Clock inverter                            1       5.44
  Sequential cell                           9     446.34
  Multi-Input combinational cell          153    1426.12
  Total                                   255    2991.95
Writing OpenROAD database to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/44-openroad-detailedrouting/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/44-openroad-detailedrouting/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/44-openroad-detailedrouting/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/44-openroad-detailedrouting/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-44-34/44-openroad-detailedrouting/DigitalSine.sdc'…
