INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/GenerateBlock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateBlock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/TranslateToDisplay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TranslateToDisplay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/RowChecker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RowChecker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sources_1/new/PosCalc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PosCalc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sim_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2458] undeclared symbol scoreRows, assumed default net type wire [C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.srcs/sim_1/new/TestBench.sv:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/Desktop/Bilkent 201/Cs 223/Project/TetrisFinal/TetrisFinal.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
