Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 23 14:35:34 2025
| Host         : DESKTOP-BJ3E32D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 79 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.531        0.000                      0                 3623        0.072        0.000                      0                 3623        4.500        0.000                       0                   807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.391        0.000                      0                   38        0.244        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.531        0.000                      0                 3457        0.072        0.000                      0                 3457        9.750        0.000                       0                   785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              5.933        0.000                      0                  128       12.156        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.543ns (30.557%)  route 3.507ns (69.443%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.122    led_display_memory/clear
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.543ns (30.557%)  route 3.507ns (69.443%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.122    led_display_memory/clear
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[1]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.543ns (30.557%)  route 3.507ns (69.443%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.122    led_display_memory/clear
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.543ns (30.557%)  route 3.507ns (69.443%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.881    10.122    led_display_memory/clear
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism              0.296    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.543ns (31.434%)  route 3.366ns (68.566%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740     9.981    led_display_memory/clear
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.437    14.778    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.493    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.543ns (31.434%)  route 3.366ns (68.566%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740     9.981    led_display_memory/clear
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.437    14.778    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[5]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.493    led_display_memory/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.543ns (31.434%)  route 3.366ns (68.566%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740     9.981    led_display_memory/clear
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.437    14.778    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.493    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.543ns (31.434%)  route 3.366ns (68.566%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.740     9.981    led_display_memory/clear
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.437    14.778    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.493    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.543ns (31.765%)  route 3.315ns (68.235%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.689     9.930    led_display_memory/clear
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.438    14.779    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y27         FDRE (Setup_fdre_C_R)       -0.524    14.494    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.543ns (31.765%)  route 3.315ns (68.235%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.677     6.267    led_display_memory/divider_reg[0]
    SLICE_X51Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.865 f  led_display_memory/digit_select_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.800     7.665    led_display_memory/digit_select_reg[1]_i_7_n_6
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.303     7.968 r  led_display_memory/digit_select[1]_i_3/O
                         net (fo=3, routed)           1.149     9.117    led_display_memory/digit_select[1]_i_3_n_0
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.241 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.689     9.930    led_display_memory/clear
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.438    14.779    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y27         FDRE (Setup_fdre_C_R)       -0.524    14.494    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.557     1.440    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.168     1.749    led_display_memory/digit_select[0]
    SLICE_X51Y29         LUT5 (Prop_lut5_I3_O)        0.042     1.791 r  led_display_memory/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    led_display_memory/digit_select[1]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  led_display_memory/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.826     1.953    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  led_display_memory/digit_select_reg[1]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.107     1.547    led_display_memory/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.557     1.440    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.168     1.749    led_display_memory/digit_select[0]
    SLICE_X51Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  led_display_memory/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    led_display_memory/digit_select[0]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  led_display_memory/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.826     1.953    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.091     1.531    led_display_memory/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.125     1.727    led_display_memory/divider_reg[6]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.556     1.439    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.729    led_display_memory/divider_reg[10]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.824     1.951    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.125     1.726    led_display_memory/divider_reg[2]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  led_display_memory/divider_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    led_display_memory/divider_reg[0]_i_2_n_5
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.556     1.439    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.125     1.729    led_display_memory/divider_reg[14]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  led_display_memory/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    led_display_memory/divider_reg[12]_i_1_n_5
    SLICE_X50Y28         FDRE                                         r  led_display_memory/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.825     1.952    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.556     1.439    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.729    led_display_memory/divider_reg[10]
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.875 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.824     1.951    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.125     1.726    led_display_memory/divider_reg[2]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.872 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.872    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.125     1.727    led_display_memory/divider_reg[6]
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.873 r  led_display_memory/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    led_display_memory/divider_reg[4]_i_1_n_4
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.556     1.439    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  led_display_memory/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  led_display_memory/divider_reg[14]/Q
                         net (fo=2, routed)           0.125     1.729    led_display_memory/divider_reg[14]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.875 r  led_display_memory/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    led_display_memory/divider_reg[12]_i_1_n_4
    SLICE_X50Y28         FDRE                                         r  led_display_memory/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.825     1.952    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y29   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y29   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y25   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   led_display_memory/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   led_display_memory/divider_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   led_display_memory/divider_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   led_display_memory/divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y25   led_display_memory/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   led_display_memory/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   led_display_memory/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   led_display_memory/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   led_display_memory/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   led_display_memory/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   led_display_memory/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   led_display_memory/divider_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   led_display_memory/divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   led_display_memory/divider_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   led_display_memory/divider_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][5]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 2.009ns (27.004%)  route 5.431ns (72.996%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 15.957 - 11.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.554     5.442    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.898 f  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][5]/Q
                         net (fo=3, routed)           0.832     6.731    dp_0/decode_r/Q[5]
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.152     6.883 f  dp_0/decode_r/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.769     7.651    dp_0/decode_r/FSM_onehot_state[4]_i_8_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.332     7.983 r  dp_0/decode_r/FSM_onehot_state[4]_i_5/O
                         net (fo=42, routed)          0.705     8.688    dp_0/decode_r/rd_instr_addr_reg[15]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.117     8.805 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731     9.536    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332     9.868 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    10.298    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.422 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          0.823    11.245    dp_0/decode_r/rd_instruction_reg[10]_1
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.369 f  dp_0/decode_r/stall_count[0]_i_11/O
                         net (fo=1, routed)           0.161    11.530    dp_0/decode_r/stall_count[0]_i_11_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.654 f  dp_0/decode_r/stall_count[0]_i_9/O
                         net (fo=5, routed)           0.547    12.201    dp_0/fetch_r/rd_reg_write_index_reg[2]_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.124    12.325 r  dp_0/fetch_r/stall_count[0]_i_3/O
                         net (fo=1, routed)           0.433    12.758    dp_0/fetch_r/stall_count[0]_i_3_n_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.882 r  dp_0/fetch_r/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.000    12.882    dp_0/hazard_detect/D[0]
    SLICE_X47Y45         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.448    15.957    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.416    
                         clock uncertainty           -0.035    16.381    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)        0.032    16.413    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][5]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_pipeline_low_reg/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 2.009ns (27.051%)  route 5.418ns (72.949%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 15.957 - 11.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.554     5.442    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     5.898 f  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][5]/Q
                         net (fo=3, routed)           0.832     6.731    dp_0/decode_r/Q[5]
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.152     6.883 f  dp_0/decode_r/FSM_onehot_state[4]_i_8/O
                         net (fo=1, routed)           0.769     7.651    dp_0/decode_r/FSM_onehot_state[4]_i_8_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.332     7.983 r  dp_0/decode_r/FSM_onehot_state[4]_i_5/O
                         net (fo=42, routed)          0.705     8.688    dp_0/decode_r/rd_instr_addr_reg[15]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.117     8.805 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731     9.536    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332     9.868 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    10.298    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.422 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          0.823    11.245    dp_0/decode_r/rd_instruction_reg[10]_1
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.369 r  dp_0/decode_r/stall_count[0]_i_11/O
                         net (fo=1, routed)           0.161    11.530    dp_0/decode_r/stall_count[0]_i_11_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.654 r  dp_0/decode_r/stall_count[0]_i_9/O
                         net (fo=5, routed)           0.534    12.188    dp_0/fetch_r/rd_reg_write_index_reg[2]_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124    12.312 f  dp_0/fetch_r/stall_pipeline_low_i_3/O
                         net (fo=1, routed)           0.433    12.745    dp_0/fetch_r/stall_pipeline_low_i_3_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I1_O)        0.124    12.869 r  dp_0/fetch_r/stall_pipeline_low_i_1/O
                         net (fo=1, routed)           0.000    12.869    dp_0/hazard_detect/stall_pipeline_low_reg_1
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.448    15.957    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
                         clock pessimism              0.460    16.416    
                         clock uncertainty           -0.035    16.381    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.032    16.413    dp_0/hazard_detect/stall_pipeline_low_reg
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.025ns  (logic 1.405ns (23.319%)  route 4.620ns (76.681%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          1.135    21.149    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.273 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    21.273    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.490 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=16, routed)          0.990    22.480    dp_0/ALU_inst/A[15]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.999ns  (logic 1.405ns (23.419%)  route 4.594ns (76.581%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          1.231    21.245    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.124    21.369 r  dp_0/Register_File_inst/rd_reg_data1[1]_i_3/O
                         net (fo=1, routed)           0.000    21.369    dp_0/Register_File_inst/rd_reg_data1[1]_i_3_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    21.586 r  dp_0/Register_File_inst/rd_reg_data1_reg[1]_i_1/O
                         net (fo=2, routed)           0.868    22.455    dp_0/ALU_inst/A[1]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.932ns  (logic 1.405ns (23.684%)  route 4.527ns (76.316%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          1.135    21.149    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.273 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    21.273    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.490 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=16, routed)          0.897    22.387    dp_0/ALU_inst/A[15]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.932ns  (logic 1.405ns (23.684%)  route 4.527ns (76.316%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          1.135    21.149    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.273 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    21.273    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.490 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=16, routed)          0.897    22.387    dp_0/ALU_inst/A[15]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.387    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.911ns  (logic 1.397ns (23.635%)  route 4.514ns (76.365%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_12/O
                         net (fo=1, routed)           0.293    19.753    dp_0/fetch_r/rd_reg_data1[15]_i_12_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    19.877 r  dp_0/fetch_r/rd_reg_data1[15]_i_8/O
                         net (fo=33, routed)          1.366    21.243    dp_0/Register_File_inst/rd_instruction_reg[10]_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I2_O)        0.124    21.367 r  dp_0/Register_File_inst/rd_reg_data1[7]_i_2/O
                         net (fo=1, routed)           0.000    21.367    dp_0/Register_File_inst/rd_reg_data1[7]_i_2_n_0
    SLICE_X56Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    21.576 r  dp_0/Register_File_inst/rd_reg_data1_reg[7]_i_1/O
                         net (fo=2, routed)           0.789    22.366    dp_0/ALU_inst/A[7]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.535    26.934    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.934    
                         arrival time                         -22.366    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.903ns  (logic 1.405ns (23.801%)  route 4.498ns (76.199%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          0.925    20.939    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124    21.063 r  dp_0/Register_File_inst/rd_reg_data1[3]_i_3/O
                         net (fo=1, routed)           0.000    21.063    dp_0/Register_File_inst/rd_reg_data1[3]_i_3_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    21.280 r  dp_0/Register_File_inst/rd_reg_data1_reg[3]_i_1/O
                         net (fo=2, routed)           1.078    22.358    dp_0/ALU_inst/A[3]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.358    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.884ns  (logic 1.405ns (23.879%)  route 4.479ns (76.121%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          1.135    21.149    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.273 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    21.273    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.490 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=16, routed)          0.849    22.339    dp_0/ALU_inst/A[15]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.339    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        5.880ns  (logic 1.405ns (23.893%)  route 4.475ns (76.107%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 27.045 - 22.000 ) 
    Source Clock Delay      (SCD):    5.455ns = ( 16.455 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310    14.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.888 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.567    16.455    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.459    16.914 f  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=85, routed)          1.334    18.248    dp_0/decode_r/E[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.149    18.397 r  dp_0/decode_r/rd_execute_ctl[alu_op][1]_i_5/O
                         net (fo=7, routed)           0.731    19.128    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.332    19.460 r  dp_0/fetch_r/rd_reg_data1[15]_i_15/O
                         net (fo=1, routed)           0.430    19.890    dp_0/fetch_r/rd_reg_data1[15]_i_15_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.124    20.014 r  dp_0/fetch_r/rd_reg_data1[15]_i_9/O
                         net (fo=33, routed)          1.135    21.149    dp_0/Register_File_inst/rd_instruction_reg[10]_1
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.273 r  dp_0/Register_File_inst/rd_reg_data1[15]_i_4/O
                         net (fo=1, routed)           0.000    21.273    dp_0/Register_File_inst/rd_reg_data1[15]_i_4_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    21.490 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=16, routed)          0.846    22.335    dp_0/ALU_inst/A[15]
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    25.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.508 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.537    27.045    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.460    27.505    
                         clock uncertainty           -0.035    27.469    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.537    26.932    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.932    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                  4.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562     1.834    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=388, routed)         0.254     2.229    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/A0
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.832     2.438    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/WCLK
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.HIGH/CLK
                         clock pessimism             -0.591     1.847    
    SLICE_X50Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.157    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562     1.834    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=388, routed)         0.254     2.229    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/A0
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.832     2.438    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/WCLK
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.LOW/CLK
                         clock pessimism             -0.591     1.847    
    SLICE_X50Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.157    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562     1.834    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=388, routed)         0.254     2.229    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/A0
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.832     2.438    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/WCLK
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.HIGH/CLK
                         clock pessimism             -0.591     1.847    
    SLICE_X50Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.157    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.562     1.834    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  dp_0/execute_r/rd_reg_data1_reg[1]/Q
                         net (fo=388, routed)         0.254     2.229    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/A0
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.832     2.438    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/WCLK
    SLICE_X50Y36         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.LOW/CLK
                         clock pessimism             -0.591     1.847    
    SLICE_X50Y36         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.157    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.773%)  route 0.253ns (64.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.560     1.832    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  dp_0/execute_r/rd_reg_data1_reg[3]/Q
                         net (fo=387, routed)         0.253     2.226    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/A2
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.828     2.434    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/WCLK
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.HIGH/CLK
                         clock pessimism             -0.568     1.866    
    SLICE_X42Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.120    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.773%)  route 0.253ns (64.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.560     1.832    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  dp_0/execute_r/rd_reg_data1_reg[3]/Q
                         net (fo=387, routed)         0.253     2.226    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/A2
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.828     2.434    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/WCLK
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.LOW/CLK
                         clock pessimism             -0.568     1.866    
    SLICE_X42Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.120    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.773%)  route 0.253ns (64.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.560     1.832    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  dp_0/execute_r/rd_reg_data1_reg[3]/Q
                         net (fo=387, routed)         0.253     2.226    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/A2
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.828     2.434    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/WCLK
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.HIGH/CLK
                         clock pessimism             -0.568     1.866    
    SLICE_X42Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.120    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.773%)  route 0.253ns (64.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.560     1.832    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  dp_0/execute_r/rd_reg_data1_reg[3]/Q
                         net (fo=387, routed)         0.253     2.226    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/A2
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.828     2.434    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/WCLK
    SLICE_X42Y35         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.LOW/CLK
                         clock pessimism             -0.568     1.866    
    SLICE_X42Y35         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.120    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_6_6/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.445%)  route 0.322ns (69.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.564     1.836    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  dp_0/execute_r/rd_reg_data1_reg[2]/Q
                         net (fo=387, routed)         0.322     2.299    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/A1
    SLICE_X50Y38         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.835     2.441    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/WCLK
    SLICE_X50Y38         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/CLK
                         clock pessimism             -0.568     1.873    
    SLICE_X50Y38         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.182    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.445%)  route 0.322ns (69.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997     1.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.564     1.836    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  dp_0/execute_r/rd_reg_data1_reg[2]/Q
                         net (fo=387, routed)         0.322     2.299    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/A1
    SLICE_X50Y38         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140     1.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.606 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.835     2.441    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/WCLK
    SLICE_X50Y38         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/CLK
                         clock pessimism             -0.568     1.873    
    SLICE_X50Y38         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.182    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X56Y39   dp_0/Register_File_inst/reg_file_reg[0][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X57Y43   dp_0/Register_File_inst/reg_file_reg[0][10]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y44   dp_0/Register_File_inst/reg_file_reg[0][11]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X57Y43   dp_0/Register_File_inst/reg_file_reg[0][12]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y44   dp_0/Register_File_inst/reg_file_reg[0][13]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X54Y44   dp_0/Register_File_inst/reg_file_reg[0][14]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X57Y43   dp_0/Register_File_inst/reg_file_reg[0][15]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X57Y43   dp_0/Register_File_inst/reg_file_reg[0][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X56Y37   dp_0/Register_File_inst/reg_file_reg[0][2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y34   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y34   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y34   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y34   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_13_13/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X54Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X54Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_14_14/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y40   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y38   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_12_12/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y30   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y30   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_7_7/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y43   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y43   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y43   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y43   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_8_8/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X52Y28   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_1_1/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][2]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.419ns (9.283%)  route 4.095ns (90.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 15.958 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         4.095     9.960    dp_0/Register_File_inst/out[0]
    SLICE_X56Y37         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.449    15.958    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y37         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.417    
                         clock uncertainty           -0.035    16.382    
    SLICE_X56Y37         FDCE (Recov_fdce_C_CLR)     -0.489    15.893    dp_0/Register_File_inst/reg_file_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][5]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.419ns (9.283%)  route 4.095ns (90.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 15.958 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         4.095     9.960    dp_0/Register_File_inst/out[0]
    SLICE_X56Y37         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.449    15.958    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y37         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.417    
                         clock uncertainty           -0.035    16.382    
    SLICE_X56Y37         FDCE (Recov_fdce_C_CLR)     -0.489    15.893    dp_0/Register_File_inst/reg_file_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][0]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X57Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][0]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X57Y40         FDCE (Recov_fdce_C_CLR)     -0.577    15.807    dp_0/Register_File_inst/reg_file_reg[7][0]
  -------------------------------------------------------------------
                         required time                         15.807    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X57Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][1]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X57Y40         FDCE (Recov_fdce_C_CLR)     -0.577    15.807    dp_0/Register_File_inst/reg_file_reg[7][1]
  -------------------------------------------------------------------
                         required time                         15.807    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][5]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X57Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][5]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X57Y40         FDCE (Recov_fdce_C_CLR)     -0.577    15.807    dp_0/Register_File_inst/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                         15.807    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X57Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][7]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X57Y40         FDCE (Recov_fdce_C_CLR)     -0.577    15.807    dp_0/Register_File_inst/reg_file_reg[7][7]
  -------------------------------------------------------------------
                         required time                         15.807    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][5]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X56Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X56Y40         FDCE (Recov_fdce_C_CLR)     -0.531    15.853    dp_0/Register_File_inst/reg_file_reg[6][5]
  -------------------------------------------------------------------
                         required time                         15.853    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][7]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X56Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][7]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X56Y40         FDCE (Recov_fdce_C_CLR)     -0.531    15.853    dp_0/Register_File_inst/reg_file_reg[6][7]
  -------------------------------------------------------------------
                         required time                         15.853    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X56Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X56Y40         FDCE (Recov_fdce_C_CLR)     -0.489    15.895    dp_0/Register_File_inst/reg_file_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.419ns (9.549%)  route 3.969ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 15.960 - 11.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.310     3.792    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.888 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.558     5.446    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.419     5.865 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         3.969     9.834    dp_0/Register_File_inst/out[0]
    SLICE_X56Y40         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.006    14.417    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.508 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         1.451    15.960    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X56Y40         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][1]/C  (IS_INVERTED)
                         clock pessimism              0.460    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X56Y40         FDCE (Recov_fdce_C_CLR)     -0.489    15.895    dp_0/Register_File_inst/reg_file_reg[6][1]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  6.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.156ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][11]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X54Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X54Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.117    12.793    dp_0/Register_File_inst/reg_file_reg[0][11]
  -------------------------------------------------------------------
                         required time                        -12.793    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.156    

Slack (MET) :             12.156ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X54Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X54Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][13]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.117    12.793    dp_0/Register_File_inst/reg_file_reg[0][13]
  -------------------------------------------------------------------
                         required time                        -12.793    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.156    

Slack (MET) :             12.156ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X54Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X54Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][14]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.117    12.793    dp_0/Register_File_inst/reg_file_reg[0][14]
  -------------------------------------------------------------------
                         required time                        -12.793    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.156    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][10]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][10]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][10]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][11]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][11]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][11]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][12]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][12]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][13]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][13]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][14]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][14]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][3]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][3]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (arrival time - required time)
  Source:                 ctrl_0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][7]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.128ns (11.448%)  route 0.990ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 13.443 - 11.000 ) 
    Source Clock Delay      (SCD):    1.831ns = ( 23.831 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          0.997    23.247    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.273 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.559    23.831    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y34         FDPE                                         r  ctrl_0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDPE (Prop_fdpe_C_Q)         0.128    23.959 f  ctrl_0/FSM_onehot_state_reg[11]/Q
                         net (fo=400, routed)         0.990    24.949    dp_0/Register_File_inst/out[0]
    SLICE_X55Y44         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.140    12.577    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.606 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=785, routed)         0.837    13.443    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X55Y44         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][7]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.875    
                         clock uncertainty            0.035    12.910    
    SLICE_X55Y44         FDCE (Remov_fdce_C_CLR)     -0.139    12.771    dp_0/Register_File_inst/reg_file_reg[1][7]
  -------------------------------------------------------------------
                         required time                        -12.771    
                         arrival time                          24.949    
  -------------------------------------------------------------------
                         slack                                 12.178    





