Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan  7 14:30:26 2024
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_lcd_touch_FSM_timing_summary_routed.rpt -pb top_lcd_touch_FSM_timing_summary_routed.pb -rpx top_lcd_touch_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lcd_touch_FSM
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       799         
HPDR-1     Warning           Port pin direction inconsistency  25          
TIMING-18  Warning           Missing input or output delay     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (799)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4604)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (799)
--------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: u_FSM_top/u_FSM_clk_div/FSM_clk_reg/Q (HIGH)

 There are 533 register/latch pins with no clock driven by root clock pin: u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q (HIGH)

 There are 227 register/latch pins with no clock driven by root clock pin: u_touch_top/u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4604)
---------------------------------------------------
 There are 4604 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.846        0.000                      0                   30        0.176        0.000                      0                   30        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.846        0.000                      0                   30        0.176        0.000                      0                   30        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.902ns (28.889%)  route 2.220ns (71.111%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          1.003     7.810    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.915 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.915    u_FSM_top/u_FSM_clk_div/p_0_in[6]
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C
                         clock pessimism              0.371    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.032    24.761    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.867ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.918ns (29.252%)  route 2.220ns (70.748%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          1.003     7.810    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.121     7.931 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.931    u_FSM_top/u_FSM_clk_div/p_0_in[8]
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]/C
                         clock pessimism              0.371    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.069    24.798    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 16.867    

Slack (MET) :             17.014ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.741ns (58.922%)  route 1.214ns (41.078%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.680    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     6.362 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.823 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.674     7.497    u_FSM_top/u_FSM_clk_div/FSM_cnt0[14]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.250     7.747 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     7.747    u_FSM_top/u_FSM_clk_div/p_0_in[14]
    SLICE_X48Y48         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/C
                         clock pessimism              0.371    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X48Y48         FDCE (Setup_fdce_C_D)        0.032    24.761    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                 17.014    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.655ns (57.170%)  route 1.240ns (42.830%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.680    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     6.362 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.738 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.700     7.438    u_FSM_top/u_FSM_clk_div/FSM_cnt0[13]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.249     7.687 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     7.687    u_FSM_top/u_FSM_clk_div/p_0_in[13]
    SLICE_X48Y48         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/C
                         clock pessimism              0.371    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X48Y48         FDCE (Setup_fdce_C_D)        0.030    24.759    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.759    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.091ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.902ns (31.042%)  route 2.004ns (68.958%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.786     7.593    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.105     7.698 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.698    u_FSM_top/u_FSM_clk_div/p_0_in[2]
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]/C
                         clock pessimism              0.399    24.792    
                         clock uncertainty           -0.035    24.757    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.032    24.789    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.789    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                 17.091    

Slack (MET) :             17.096ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.902ns (31.122%)  route 1.996ns (68.878%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.779     7.586    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.105     7.691 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.691    u_FSM_top/u_FSM_clk_div/p_0_in[0]
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
                         clock pessimism              0.399    24.792    
                         clock uncertainty           -0.035    24.757    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.030    24.787    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.787    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                 17.096    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.905ns (31.113%)  route 2.004ns (68.887%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.786     7.593    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.108     7.701 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.701    u_FSM_top/u_FSM_clk_div/p_0_in[3]
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                         clock pessimism              0.399    24.792    
                         clock uncertainty           -0.035    24.757    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.069    24.826    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.826    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.132ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.905ns (31.193%)  route 1.996ns (68.807%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.779     7.586    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.108     7.694 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.694    u_FSM_top/u_FSM_clk_div/p_0_in[1]
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                         clock pessimism              0.399    24.792    
                         clock uncertainty           -0.035    24.757    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.069    24.826    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.826    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 17.132    

Slack (MET) :             17.164ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.753ns (61.692%)  route 1.089ns (38.308%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[1]/Q
                         net (fo=1, routed)           0.540     5.680    u_FSM_top/u_FSM_clk_div/FSM_cnt[1]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     6.362 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__0_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__1_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.818 r  u_FSM_top/u_FSM_clk_div/FSM_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.548     7.367    u_FSM_top/u_FSM_clk_div/FSM_cnt0[16]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.267     7.634 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     7.634    u_FSM_top/u_FSM_clk_div/p_0_in[16]
    SLICE_X48Y48         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y48         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/C
                         clock pessimism              0.371    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X48Y48         FDCE (Setup_fdce_C_D)        0.069    24.798    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.798    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 17.164    

Slack (MET) :             17.179ns  (required time - arrival time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.902ns (32.333%)  route 1.888ns (67.667%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    4.792ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405     4.792    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.348     5.140 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[3]/Q
                         net (fo=2, routed)           0.529     5.669    u_FSM_top/u_FSM_clk_div/FSM_cnt[3]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.239     5.908 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4/O
                         net (fo=1, routed)           0.229     6.137    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_4_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.105     6.242 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3/O
                         net (fo=1, routed)           0.460     6.702    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.105     6.807 f  u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2/O
                         net (fo=18, routed)          0.670     7.477    u_FSM_top/u_FSM_clk_div/FSM_cnt[16]_i_2_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.582 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.582    u_FSM_top/u_FSM_clk_div/p_0_in[5]
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.252    24.393    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/C
                         clock pessimism              0.371    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.032    24.761    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 17.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.552%)  route 0.071ns (25.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.548    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.071     1.783    u_touch_top/u_i2c_dri/clk_cnt[8]
    SLICE_X55Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  u_touch_top/u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_touch_top/u_i2c_dri/clk_cnt_3[9]
    SLICE_X55Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.064    u_touch_top/u_i2c_dri/CLK
    SLICE_X55Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X55Y45         FDCE (Hold_fdce_C_D)         0.091     1.652    u_touch_top/u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.247ns (65.574%)  route 0.130ns (34.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.548    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.148     1.696 r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.130     1.825    u_touch_top/u_i2c_dri/clk_cnt[7]
    SLICE_X54Y45         LUT6 (Prop_lut6_I0_O)        0.099     1.924 r  u_touch_top/u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.924    u_touch_top/u_i2c_dri/clk_cnt_3[8]
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.064    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X54Y45         FDCE (Hold_fdce_C_D)         0.121     1.669    u_touch_top/u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.712%)  route 0.186ns (47.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.548    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.186     1.897    u_touch_top/u_i2c_dri/clk_cnt[0]
    SLICE_X54Y46         LUT5 (Prop_lut5_I3_O)        0.043     1.940 r  u_touch_top/u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u_touch_top/u_i2c_dri/clk_cnt_3[1]
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.064    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X54Y46         FDCE (Hold_fdce_C_D)         0.131     1.679    u_touch_top/u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.524    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.688 f  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q
                         net (fo=2, routed)           0.174     1.862    u_lcd_rgb_char/u_clk_div/lcd_clk_OBUF
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  u_lcd_rgb_char/u_clk_div/lcd_pclk_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_lcd_rgb_char/u_clk_div/p_0_in
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.825     2.039    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                         clock pessimism             -0.515     1.524    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.644    u_lcd_rgb_char/u_clk_div/lcd_pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.527    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/Q
                         net (fo=2, routed)           0.178     1.845    u_FSM_top/u_FSM_clk_div/FSM_clk_reg_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  u_FSM_top/u_FSM_clk_div/FSM_clk_i_1/O
                         net (fo=1, routed)           0.000     1.890    u_FSM_top/u_FSM_clk_div/FSM_clk_i_1_n_0
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
                         clock pessimism             -0.516     1.527    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.091     1.618    u_FSM_top/u_FSM_clk_div/FSM_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.524    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y46         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  u_touch_top/u_i2c_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.178     1.843    u_touch_top/u_i2c_dri/dri_clk_reg_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  u_touch_top/u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_touch_top/u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X52Y46         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.825     2.039    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y46         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.515     1.524    
    SLICE_X52Y46         FDPE (Hold_fdpe_C_D)         0.091     1.615    u_touch_top/u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.527    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.668 f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/Q
                         net (fo=2, routed)           0.178     1.846    u_FSM_top/u_FSM_clk_div/FSM_cnt[0]
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.891 r  u_FSM_top/u_FSM_clk_div/FSM_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    u_FSM_top/u_FSM_clk_div/p_0_in[0]
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.091     1.618    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.139%)  route 0.184ns (46.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.548    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=5, routed)           0.184     1.896    u_touch_top/u_i2c_dri/clk_cnt[3]
    SLICE_X54Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  u_touch_top/u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.941    u_touch_top/u_i2c_dri/clk_cnt_3[3]
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.064    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X54Y45         FDCE (Hold_fdce_C_D)         0.120     1.668    u_touch_top/u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.548    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164     1.712 f  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.186     1.897    u_touch_top/u_i2c_dri/clk_cnt[0]
    SLICE_X54Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.942 r  u_touch_top/u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    u_touch_top/u_i2c_dri/clk_cnt_3[0]
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.064    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X54Y46         FDCE (Hold_fdce_C_D)         0.120     1.668    u_touch_top/u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.582%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.524    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.189     1.854    u_touch_top/u_i2c_dri/clk_cnt[5]
    SLICE_X52Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.899 r  u_touch_top/u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.899    u_touch_top/u_i2c_dri/clk_cnt_3[5]
    SLICE_X52Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.825     2.039    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.515     1.524    
    SLICE_X52Y45         FDCE (Hold_fdce_C_D)         0.092     1.616    u_touch_top/u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y46    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y46    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y46    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y46    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y46    u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y45    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y47    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4634 Endpoints
Min Delay          4634 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_10/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.362ns  (logic 1.554ns (8.461%)  route 16.809ns (91.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         8.015    18.362    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y85         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_10/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_11/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.362ns  (logic 1.554ns (8.461%)  route 16.809ns (91.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         8.015    18.362    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y85         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_11/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_13/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.362ns  (logic 1.554ns (8.461%)  route 16.809ns (91.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         8.015    18.362    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y85         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_13/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_14/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.362ns  (logic 1.554ns (8.461%)  route 16.809ns (91.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         8.015    18.362    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y85         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_14/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_15/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.133ns  (logic 1.554ns (8.568%)  route 16.579ns (91.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         7.786    18.133    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y82         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_15/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_16/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.015ns  (logic 1.554ns (8.624%)  route 16.462ns (91.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         7.668    18.015    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y81         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_16/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_20/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.629ns  (logic 1.554ns (8.813%)  route 16.076ns (91.187%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         7.282    17.629    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y68         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_20/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_19/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.521ns  (logic 1.554ns (8.867%)  route 15.967ns (91.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         7.174    17.521    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y67         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_19/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_4/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.395ns  (logic 1.554ns (8.931%)  route 15.841ns (91.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         7.048    17.395    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y66         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_4/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_5/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.277ns  (logic 1.554ns (8.992%)  route 15.724ns (91.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         6.931    17.277    u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_1
    SLICE_X98Y65         FDPE                                         f  u_lcd_rgb_char/u_lcd_driver/lcd_de_reg_lopt_replica_5/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[5]/C
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[5]/Q
                         net (fo=1, routed)           0.111     0.239    u_touch_top/u_touch_dri/tp_y_coord[5]
    SLICE_X44Y41         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.076%)  route 0.118ns (47.924%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[3]/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[3]/Q
                         net (fo=1, routed)           0.118     0.246    u_touch_top/u_touch_dri/tp_y_coord[3]
    SLICE_X44Y41         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri/data_r_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/i2c_data_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.626%)  route 0.125ns (49.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri/data_r_reg[4]/C
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_i2c_dri/data_r_reg[4]/Q
                         net (fo=2, routed)           0.125     0.253    u_touch_top/u_i2c_dri/data_r[4]
    SLICE_X45Y35         FDCE                                         r  u_touch_top/u_i2c_dri/i2c_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri/data_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/i2c_data_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri/data_r_reg[2]/C
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_i2c_dri/data_r_reg[2]/Q
                         net (fo=2, routed)           0.126     0.254    u_touch_top/u_i2c_dri/data_r[2]
    SLICE_X45Y35         FDCE                                         r  u_touch_top/u_i2c_dri/i2c_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/addr_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.255%)  route 0.114ns (44.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[6]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[6]/Q
                         net (fo=1, routed)           0.114     0.255    u_touch_top/u_i2c_dri/addr_t_reg[7]_0[6]
    SLICE_X41Y35         FDCE                                         r  u_touch_top/u_i2c_dri/addr_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri/data_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/i2c_data_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.224%)  route 0.114ns (44.776%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri/data_r_reg[1]/C
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_i2c_dri/data_r_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    u_touch_top/u_i2c_dri/data_r[1]
    SLICE_X46Y35         FDCE                                         r  u_touch_top/u_i2c_dri/i2c_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[8]/C
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[8]/Q
                         net (fo=1, routed)           0.115     0.256    u_touch_top/u_touch_dri/tp_x_coord[8]
    SLICE_X47Y43         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[10]/C
    SLICE_X45Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[10]/Q
                         net (fo=1, routed)           0.115     0.256    u_touch_top/u_touch_dri/tp_x_coord[10]
    SLICE_X45Y43         FDCE                                         r  u_touch_top/u_touch_dri/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri/data_r_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/i2c_data_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.666%)  route 0.130ns (50.334%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri/data_r_reg[6]/C
    SLICE_X44Y33         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_i2c_dri/data_r_reg[6]/Q
                         net (fo=2, routed)           0.130     0.258    u_touch_top/u_i2c_dri/data_r[6]
    SLICE_X43Y34         FDCE                                         r  u_touch_top/u_i2c_dri/i2c_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri/addr_t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.572%)  route 0.117ns (45.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[3]/C
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[3]/Q
                         net (fo=1, routed)           0.117     0.258    u_touch_top/u_i2c_dri/addr_t_reg[7]_0[3]
    SLICE_X41Y34         FDCE                                         r  u_touch_top/u_i2c_dri/addr_t_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 3.795ns (53.982%)  route 3.235ns (46.018%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.396     4.783    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.433     5.216 r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q
                         net (fo=2, routed)           0.606     5.823    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.908 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=534, routed)         2.628     8.536    lcd_clk_OBUF_BUFG
    P19                  OBUF (Prop_obuf_I_O)         3.277    11.813 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.813    lcd_clk
    P19                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.422ns (57.558%)  route 1.048ns (42.442%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.524    u_lcd_rgb_char/u_clk_div/CLK
    SLICE_X50Y46         FDCE                                         r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.688 r  u_lcd_rgb_char/u_clk_div/lcd_pclk_reg/Q
                         net (fo=2, routed)           0.269     1.957    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.983 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=534, routed)         0.779     2.762    lcd_clk_OBUF_BUFG
    P19                  OBUF (Prop_obuf_I_O)         1.232     3.994 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.994    lcd_clk
    P19                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.707ns  (logic 1.554ns (11.335%)  route 12.153ns (88.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.360    13.707    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X54Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.707ns  (logic 1.554ns (11.335%)  route 12.153ns (88.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.360    13.707    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X54Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.707ns  (logic 1.554ns (11.335%)  route 12.153ns (88.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.360    13.707    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X54Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.707ns  (logic 1.554ns (11.335%)  route 12.153ns (88.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.360    13.707    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X54Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.707ns  (logic 1.554ns (11.335%)  route 12.153ns (88.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.360    13.707    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X55Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X55Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.600ns  (logic 1.554ns (11.423%)  route 12.047ns (88.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.253    13.600    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X54Y46         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.600ns  (logic 1.554ns (11.423%)  route 12.047ns (88.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         3.253    13.600    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X54Y46         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.301     4.442    u_touch_top/u_i2c_dri/CLK
    SLICE_X54Y46         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/dri_clk_reg/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.278ns  (logic 1.554ns (11.700%)  route 11.725ns (88.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         2.932    13.278    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X52Y46         FDPE                                         f  u_touch_top/u_i2c_dri/dri_clk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.243     4.384    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y46         FDPE                                         r  u_touch_top/u_i2c_dri/dri_clk_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.152ns  (logic 1.554ns (11.813%)  route 11.598ns (88.187%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         2.805    13.152    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X52Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.243     4.384    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_touch_top/u_i2c_dri/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.152ns  (logic 1.554ns (11.813%)  route 11.598ns (88.187%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         8.793    10.242    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.105    10.347 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         2.805    13.152    u_touch_top/u_i2c_dri/sda_dir_reg_0
    SLICE_X52Y45         FDCE                                         f  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     3.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.243     4.384    u_touch_top/u_i2c_dri/CLK
    SLICE_X52Y45         FDCE                                         r  u_touch_top/u_i2c_dri/clk_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.073ns  (logic 0.333ns (5.484%)  route 5.740ns (94.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.155     6.073    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.073ns  (logic 0.333ns (5.484%)  route 5.740ns (94.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.155     6.073    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.073ns  (logic 0.333ns (5.484%)  route 5.740ns (94.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.155     6.073    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.073ns  (logic 0.333ns (5.484%)  route 5.740ns (94.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.155     6.073    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     2.044    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y47         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.145ns  (logic 0.333ns (5.420%)  route 5.812ns (94.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.227     6.145    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y46         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_clk_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.145ns  (logic 0.333ns (5.420%)  route 5.812ns (94.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.227     6.145    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y46         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.145ns  (logic 0.333ns (5.420%)  route 5.812ns (94.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.227     6.145    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y46         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.145ns  (logic 0.333ns (5.420%)  route 5.812ns (94.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.227     6.145    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y46         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.145ns  (logic 0.333ns (5.420%)  route 5.812ns (94.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.227     6.145    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y46         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.145ns  (logic 0.333ns (5.420%)  route 5.812ns (94.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=252, routed)         4.585     4.870    u_lcd_rgb_char/u_lcd_display/sys_rst_n_IBUF
    SLICE_X36Y63         LUT1 (Prop_lut1_I0_O)        0.048     4.918 f  u_lcd_rgb_char/u_lcd_display/shift_flag_i_2/O
                         net (fo=557, routed)         1.227     6.145    u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[0]_0
    SLICE_X48Y46         FDCE                                         f  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.829     2.043    u_FSM_top/u_FSM_clk_div/sys_clk_IBUF_BUFG
    SLICE_X48Y46         FDCE                                         r  u_FSM_top/u_FSM_clk_div/FSM_cnt_reg[8]/C





