// ROM
module sneh56 (
	input [9:0]address ,
	input enable ,
	input clk ,
	output reg [7:0]data
	) ;

reg [7:0]memory[1023:0] ;

initial
	begin
		memory[0] = 8'b01010101 ;
		memory[1] = 8'b01010111 ;
		memory[2] = 8'b01011101 ;
		memory[3] = 8'b01110101 ;
		memory[4] = 8'b11010101 ;
		memory[5] = 8'b11110101 ;
		memory[6] = 8'b00010001 ;
		memory[7] = 8'b01011101 ;
	end

always @(posedge clk)
	begin
		if (enable == 1)
			begin
				data = 0 ;
			end
		else
			begin
				data = memory[address] ;
			end
	end
endmodule

