
*** Running vivado
    with args -log Simon.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Simon.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Simon.tcl -notrace
Command: synth_design -top Simon -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13580
WARNING: [Synth 8-2611] redeclaration of ansi port LED0 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED1 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED2 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED3 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED4 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED5 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED6 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port LED7 is not allowed [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
CRITICAL WARNING: [Synth 8-976] LED0 has already been declared [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
CRITICAL WARNING: [Synth 8-2654] second declaration of LED0 ignored [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:43]
INFO: [Synth 8-994] LED0 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:29]
INFO: [Synth 8-994] LED1 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:30]
INFO: [Synth 8-994] LED2 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:31]
INFO: [Synth 8-994] LED3 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:32]
INFO: [Synth 8-994] LED4 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:33]
INFO: [Synth 8-994] LED5 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:34]
INFO: [Synth 8-994] LED6 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:35]
INFO: [Synth 8-994] LED7 is declared here [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1023.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Simon' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:23]
	Parameter zeros bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'Binary_BCD_Converter' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Binary_BCD_Converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_Add3_algorithm' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Shift_Add3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Add3_algorithm' (2#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Shift_Add3_algorithm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Binary_BCD_Converter' (3#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Binary_BCD_Converter.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_BCD_Converter' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:49]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (4#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/mux4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SlowClock' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/SlowClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClock' (5#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/SlowClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'TwoBitCounter' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/TwoBitCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TwoBitCounter' (6#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/TwoBitCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder2to4' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2to4' (7#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Binary_to_7SegmentDisplay' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_7SegmentDisplay' (8#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'Level_State_Machine' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:23]
	Parameter Level1 bound to: 0 - type: integer 
	Parameter Level2 bound to: 1 - type: integer 
	Parameter Level3 bound to: 2 - type: integer 
	Parameter Level4 bound to: 3 - type: integer 
	Parameter Level5 bound to: 4 - type: integer 
	Parameter Level6 bound to: 5 - type: integer 
	Parameter Level7 bound to: 6 - type: integer 
	Parameter Level8 bound to: 7 - type: integer 
	Parameter WIN bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'submit' should be on the sensitivity list [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Level_State_Machine' (9#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowCounter' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/slowCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slowCounter' (10#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/slowCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterToLED' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/SwitchToLED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterToLED' (11#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/SwitchToLED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Simon' (12#1) [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/bcdDisplay4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.949 ; gain = 12.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.949 ; gain = 12.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.949 ; gain = 12.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1035.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/constrs_1/new/Simon.xdc]
Finished Parsing XDC File [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/constrs_1/new/Simon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/constrs_1/new/Simon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Simon_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Simon_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1158.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.535 ; gain = 134.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.535 ; gain = 134.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.535 ; gain = 134.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Level_State_Machine'
WARNING: [Synth 8-327] inferring latch for variable 'display_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/imports/new/Binary_to_7SegmentDisplay.v:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  Level1 |                        000000001 |                             0000
                  Level2 |                        000000010 |                             0001
                  Level3 |                        000000100 |                             0010
                  Level4 |                        000001000 |                             0011
                  Level5 |                        000010000 |                             0100
                  Level6 |                        000100000 |                             0101
                  Level7 |                        001000000 |                             0110
                  Level8 |                        010000000 |                             0111
                     WIN |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Level_State_Machine'
WARNING: [Synth 8-327] inferring latch for variable 'LED1_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED2_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED3_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED4_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED5_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED6_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED7_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'LED0_reg' [C:/Users/John/Documents/GitHub/Simon/Simon.srcs/sources_1/new/LED_State_Machine.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.535 ; gain = 134.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 1     
	   8 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input   16 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.535 ; gain = 134.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1158.535 ; gain = 134.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1159.063 ; gain = 135.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1160.266 ; gain = 136.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |     4|
|4     |LUT2   |    19|
|5     |LUT3   |    11|
|6     |LUT4   |    10|
|7     |LUT5   |    28|
|8     |LUT6   |    43|
|9     |FDRE   |    95|
|10    |LD     |    15|
|11    |IBUF   |    19|
|12    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1165.043 ; gain = 18.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1165.043 ; gain = 141.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1177.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 19 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1178.098 ; gain = 154.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Documents/GitHub/Simon/Simon.runs/synth_1/Simon.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Simon_utilization_synth.rpt -pb Simon_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 22:26:06 2020...
