#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 25 15:27:38 2018
# Process ID: 4064
# Current directory: C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/impl_1
# Command line: vivado.exe -log clock_with_set.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source clock_with_set.tcl -notrace
# Log file: C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/impl_1/clock_with_set.vdi
# Journal file: C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source clock_with_set.tcl -notrace
