Time resolution is 1 ps
$finish called at time : 30 ns : File "E:/Codes/verilog-vivado/ripple_carry_adder/ripple_carry_adder.srcs/sim_1/new/ripple_carry_adder_tb.v" Line 36
