// Seed: 2412121938
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always @(1)
    #1 begin : LABEL_0
      id_3 = 1;
    end
  assign module_1.id_5 = 0;
endmodule
module module_1;
  always
    if (1)
      @(1) begin : LABEL_0
        #1 id_1 = 1'b0;
      end
    else begin : LABEL_0
      return id_2;
    end
  assign id_3 = 1 ^ id_3;
  assign id_3 = id_3;
  tri1 id_4;
  wire id_5;
  always begin : LABEL_0
  end
  assign id_3 = 1'b0;
  integer id_6 (
      (1'd0),
      id_5,
      id_4
  );
  assign id_6 = !1'b0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
