
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000dd58  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001ee  00802000  0000dd58  0000ddec  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000005d5  008021ee  008021ee  0000dfda  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000dfda  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000e038  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000a88  00000000  00000000  0000e080  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001ebd9  00000000  00000000  0000eb08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006c1b  00000000  00000000  0002d6e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00010ce4  00000000  00000000  000342fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002efc  00000000  00000000  00044fe0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000423e8  00000000  00000000  00047edc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000ccae  00000000  00000000  0008a2c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a38  00000000  00000000  00096f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000ee4c  00000000  00000000  000979b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 18 18 	jmp	0x3030	; 0x3030 <__ctors_end>
       4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
       8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
       c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      10:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      14:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      18:	0c 94 ea 18 	jmp	0x31d4	; 0x31d4 <__vector_6>
      1c:	0c 94 12 19 	jmp	0x3224	; 0x3224 <__vector_7>
      20:	0c 94 3a 19 	jmp	0x3274	; 0x3274 <__vector_8>
      24:	0c 94 62 19 	jmp	0x32c4	; 0x32c4 <__vector_9>
      28:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      2c:	0c 94 30 1a 	jmp	0x3460	; 0x3460 <__vector_11>
      30:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      34:	0c 94 bd 3e 	jmp	0x7d7a	; 0x7d7a <__vector_13>
      38:	0c 94 15 37 	jmp	0x6e2a	; 0x6e2a <__vector_14>
      3c:	0c 94 42 37 	jmp	0x6e84	; 0x6e84 <__vector_15>
      40:	0c 94 6f 37 	jmp	0x6ede	; 0x6ede <__vector_16>
      44:	0c 94 9c 37 	jmp	0x6f38	; 0x6f38 <__vector_17>
      48:	0c 94 c9 37 	jmp	0x6f92	; 0x6f92 <__vector_18>
      4c:	0c 94 f6 37 	jmp	0x6fec	; 0x6fec <__vector_19>
      50:	0c 94 23 38 	jmp	0x7046	; 0x7046 <__vector_20>
      54:	0c 94 50 38 	jmp	0x70a0	; 0x70a0 <__vector_21>
      58:	0c 94 7d 38 	jmp	0x70fa	; 0x70fa <__vector_22>
      5c:	0c 94 aa 38 	jmp	0x7154	; 0x7154 <__vector_23>
      60:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      64:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      68:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      6c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      70:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      74:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      78:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      7c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      80:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      84:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      88:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      8c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      90:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      94:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      98:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      9c:	0c 94 18 34 	jmp	0x6830	; 0x6830 <__vector_39>
      a0:	0c 94 4a 34 	jmp	0x6894	; 0x6894 <__vector_40>
      a4:	0c 94 7c 34 	jmp	0x68f8	; 0x68f8 <__vector_41>
      a8:	0c 94 ae 34 	jmp	0x695c	; 0x695c <__vector_42>
      ac:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      b0:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      b4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      b8:	0c 94 e4 3e 	jmp	0x7dc8	; 0x7dc8 <__vector_46>
      bc:	0c 94 99 3a 	jmp	0x7532	; 0x7532 <__vector_47>
      c0:	0c 94 c6 3a 	jmp	0x758c	; 0x758c <__vector_48>
      c4:	0c 94 f3 3a 	jmp	0x75e6	; 0x75e6 <__vector_49>
      c8:	0c 94 20 3b 	jmp	0x7640	; 0x7640 <__vector_50>
      cc:	0c 94 4d 3b 	jmp	0x769a	; 0x769a <__vector_51>
      d0:	0c 94 7a 3b 	jmp	0x76f4	; 0x76f4 <__vector_52>
      d4:	0c 94 a7 3b 	jmp	0x774e	; 0x774e <__vector_53>
      d8:	0c 94 d4 3b 	jmp	0x77a8	; 0x77a8 <__vector_54>
      dc:	0c 94 01 3c 	jmp	0x7802	; 0x7802 <__vector_55>
      e0:	0c 94 2e 3c 	jmp	0x785c	; 0x785c <__vector_56>
      e4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      e8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      ec:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      f0:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      f4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      f8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
      fc:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     100:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     104:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     108:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     10c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     110:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     114:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     118:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     11c:	0c 94 50 33 	jmp	0x66a0	; 0x66a0 <__vector_71>
     120:	0c 94 82 33 	jmp	0x6704	; 0x6704 <__vector_72>
     124:	0c 94 b4 33 	jmp	0x6768	; 0x6768 <__vector_73>
     128:	0c 94 e6 33 	jmp	0x67cc	; 0x67cc <__vector_74>
     12c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     130:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     134:	0c 94 d7 38 	jmp	0x71ae	; 0x71ae <__vector_77>
     138:	0c 94 04 39 	jmp	0x7208	; 0x7208 <__vector_78>
     13c:	0c 94 31 39 	jmp	0x7262	; 0x7262 <__vector_79>
     140:	0c 94 5e 39 	jmp	0x72bc	; 0x72bc <__vector_80>
     144:	0c 94 8b 39 	jmp	0x7316	; 0x7316 <__vector_81>
     148:	0c 94 b8 39 	jmp	0x7370	; 0x7370 <__vector_82>
     14c:	0c 94 e5 39 	jmp	0x73ca	; 0x73ca <__vector_83>
     150:	0c 94 12 3a 	jmp	0x7424	; 0x7424 <__vector_84>
     154:	0c 94 3f 3a 	jmp	0x747e	; 0x747e <__vector_85>
     158:	0c 94 6c 3a 	jmp	0x74d8	; 0x74d8 <__vector_86>
     15c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     160:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     164:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     168:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     16c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     170:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     174:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     178:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     17c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     180:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     184:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     188:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     18c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     190:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     194:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     198:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     19c:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1a0:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1a4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1a8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1ac:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1b0:	0c 94 5b 3c 	jmp	0x78b6	; 0x78b6 <__vector_108>
     1b4:	0c 94 88 3c 	jmp	0x7910	; 0x7910 <__vector_109>
     1b8:	0c 94 b5 3c 	jmp	0x796a	; 0x796a <__vector_110>
     1bc:	0c 94 e2 3c 	jmp	0x79c4	; 0x79c4 <__vector_111>
     1c0:	0c 94 0f 3d 	jmp	0x7a1e	; 0x7a1e <__vector_112>
     1c4:	0c 94 3c 3d 	jmp	0x7a78	; 0x7a78 <__vector_113>
     1c8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1cc:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1d0:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1d4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1d8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1dc:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1e0:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1e4:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1e8:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1ec:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1f0:	0c 94 39 18 	jmp	0x3072	; 0x3072 <__bad_interrupt>
     1f4:	0c 94 a1 45 	jmp	0x8b42	; 0x8b42 <__vector_125>
     1f8:	0c 94 5d 46 	jmp	0x8cba	; 0x8cba <__vector_126>
     1fc:	82 40       	sbci	r24, 0x02	; 2
     1fe:	85 40       	sbci	r24, 0x05	; 5
     200:	88 40       	sbci	r24, 0x08	; 8
     202:	8b 40       	sbci	r24, 0x0B	; 11
     204:	8e 40       	sbci	r24, 0x0E	; 14
     206:	91 40       	sbci	r25, 0x01	; 1
     208:	94 40       	sbci	r25, 0x04	; 4
     20a:	d5 47       	sbci	r29, 0x75	; 117
     20c:	e8 47       	sbci	r30, 0x78	; 120
     20e:	fb 47       	sbci	r31, 0x7B	; 123
     210:	0e 48       	sbci	r16, 0x8E	; 142
     212:	21 48       	sbci	r18, 0x81	; 129
     214:	34 48       	sbci	r19, 0x84	; 132
     216:	47 48       	sbci	r20, 0x87	; 135
     218:	05 a8       	ldd	r0, Z+53	; 0x35
     21a:	4c cd       	rjmp	.-1384   	; 0xfffffcb4 <__eeprom_end+0xff7efcb4>
     21c:	b2 d4       	rcall	.+2404   	; 0xb82 <PM_SINE+0x23e>
     21e:	4e b9       	out	0x0e, r20	; 14
     220:	38 36       	cpi	r19, 0x68	; 104
     222:	a9 02       	muls	r26, r25
     224:	0c 50       	subi	r16, 0x0C	; 12
     226:	b9 91       	ld	r27, Y+
     228:	86 88       	ldd	r8, Z+22	; 0x16
     22a:	08 3c       	cpi	r16, 0xC8	; 200
     22c:	a6 aa       	std	Z+54, r10	; 0x36
     22e:	aa 2a       	or	r10, r26
     230:	be 00       	.word	0x00be	; ????
     232:	00 00       	nop
     234:	80 3f       	cpi	r24, 0xF0	; 240
     236:	07 63       	ori	r16, 0x37	; 55
     238:	42 36       	cpi	r20, 0x62	; 98
     23a:	b7 9b       	sbis	0x16, 7	; 22
     23c:	d8 a7       	std	Y+40, r29	; 0x28
     23e:	1a 39       	cpi	r17, 0x9A	; 154
     240:	68 56       	subi	r22, 0x68	; 104
     242:	18 ae       	std	Y+56, r1	; 0x38
     244:	ba ab       	std	Y+50, r27	; 0x32
     246:	55 8c       	ldd	r5, Z+29	; 0x1d
     248:	1d 3c       	cpi	r17, 0xCD	; 205
     24a:	b7 cc       	rjmp	.-1682   	; 0xfffffbba <__eeprom_end+0xff7efbba>
     24c:	57 63       	ori	r21, 0x37	; 55
     24e:	bd 6d       	ori	r27, 0xDD	; 221
     250:	ed fd       	.word	0xfded	; ????
     252:	75 3e       	cpi	r23, 0xE5	; 229
     254:	f6 17       	cp	r31, r22
     256:	72 31       	cpi	r23, 0x12	; 18
     258:	bf 00       	.word	0x00bf	; ????
     25a:	00 00       	nop
     25c:	80 3f       	cpi	r24, 0xF0	; 240
     25e:	08 00       	.word	0x0008	; ????
     260:	00 00       	nop
     262:	be 92       	st	-X, r11
     264:	24 49       	sbci	r18, 0x94	; 148
     266:	12 3e       	cpi	r17, 0xE2	; 226
     268:	ab aa       	std	Y+51, r10	; 0x33
     26a:	aa 2a       	or	r10, r26
     26c:	be cd       	rjmp	.-1156   	; 0xfffffdea <__eeprom_end+0xff7efdea>
     26e:	cc cc       	rjmp	.-1640   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
     270:	4c 3e       	cpi	r20, 0xEC	; 236
     272:	00 00       	nop
     274:	00 80       	ld	r0, Z
     276:	be ab       	std	Y+54, r27	; 0x36
     278:	aa aa       	std	Y+50, r10	; 0x32
     27a:	aa 3e       	cpi	r26, 0xEA	; 234
     27c:	00 00       	nop
     27e:	00 00       	nop
     280:	bf 00       	.word	0x00bf	; ????
     282:	00 00       	nop
     284:	80 3f       	cpi	r24, 0xF0	; 240
     286:	00 00       	nop
     288:	00 00       	nop
     28a:	00 08       	sbc	r0, r0
     28c:	41 78       	andi	r20, 0x81	; 129
     28e:	d3 bb       	out	0x13, r29	; 19
     290:	43 87       	std	Z+11, r20	; 0x0b
     292:	d1 13       	cpse	r29, r17
     294:	3d 19       	sub	r19, r13
     296:	0e 3c       	cpi	r16, 0xCE	; 206
     298:	c3 bd       	out	0x23, r28	; 35
     29a:	42 82       	std	Z+2, r4	; 0x02
     29c:	ad 2b       	or	r26, r29
     29e:	3e 68       	ori	r19, 0x8E	; 142
     2a0:	ec 82       	std	Y+4, r14	; 0x04
     2a2:	76 be       	out	0x36, r7	; 54
     2a4:	d9 8f       	std	Y+25, r29	; 0x19
     2a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a8:	3e 4c       	sbci	r19, 0xCE	; 206
     2aa:	80 ef       	ldi	r24, 0xF0	; 240
     2ac:	ff be       	out	0x3f, r15	; 63
     2ae:	01 c4       	rjmp	.+2050   	; 0xab2 <PM_SINE+0x16e>
     2b0:	ff 7f       	andi	r31, 0xFF	; 255
     2b2:	3f 00       	.word	0x003f	; ????
     2b4:	00 00       	nop
	...

000002b8 <__trampolines_end>:
     2b8:	63 64       	ori	r22, 0x43	; 67
     2ba:	69 6e       	ori	r22, 0xE9	; 233
     2bc:	6f 70       	andi	r22, 0x0F	; 15
     2be:	73 75       	andi	r23, 0x53	; 83
     2c0:	78 58       	subi	r23, 0x88	; 136
     2c2:	5b 00       	.word	0x005b	; ????

000002c4 <PM_SINE_IP>:
     2c4:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
     2d4:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
     2e4:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
     2f4:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
     304:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
     314:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
     324:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
     334:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
     344:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
     354:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
     364:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
     374:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
     384:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
     394:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
     3a4:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
     3b4:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
     3c4:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
     3d4:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
     3e4:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
     3f4:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
     404:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
     414:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
     424:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
     434:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
     444:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
     454:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
     464:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
     474:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
     484:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
     494:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
     4a4:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
     4b4:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
     4c4:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
     4d4:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
     4e4:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
     4f4:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
     504:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
     514:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
     524:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
     534:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
     544:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
     554:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
     564:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
     574:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
     584:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
     594:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
     5a4:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
     5b4:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
     5c4:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
     5d4:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
     5e4:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
     5fc:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
     61c:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
     62c:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
     63c:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
     64c:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
     65c:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
     66c:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
     67c:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
     68c:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
     69c:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
     6ac:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
     6bc:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
     6cc:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
     6dc:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
     6ec:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
     6fc:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
     70c:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
     71c:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
     72c:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
     73c:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
     74c:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
     75c:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
     76c:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
     77c:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
     78c:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
     79c:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
     7ac:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
     7bc:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
     7cc:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
     7dc:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
     7ec:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
     7fc:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
     80c:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
     81c:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
     82c:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
     83c:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
     84c:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
     85c:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
     86c:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
     87c:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
     88c:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
     89c:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
     8ac:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
     8bc:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
     8cc:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
     8dc:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
     8ec:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
     8fc:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
     90c:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
     91c:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
     92c:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
     93c:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00000944 <PM_SINE>:
     944:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     954:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     964:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     974:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     984:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     994:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     9a4:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     9b4:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     9c4:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     9d4:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     9e4:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     9f4:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     a04:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     a14:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     a24:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     a34:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     a44:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     a54:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     a64:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     a74:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     a84:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     a94:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     aa4:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     ab4:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     ac4:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     ad4:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     ae4:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     af4:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     b04:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     b14:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     b24:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     b34:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     b44:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     b54:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     b64:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     b74:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     b84:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     b94:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     ba4:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     bb4:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     bc4:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     bd4:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     be4:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     bf4:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     c04:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     c14:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     c24:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     c34:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     c44:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     c54:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     c64:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     c74:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     c84:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     c94:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     ca4:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     cb4:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     cc4:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     cd4:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     ce4:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     cf4:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     d04:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     d14:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     d24:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     d34:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     d44:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     d54:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     d64:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     d74:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     d84:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     d94:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     da4:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     db4:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     dc4:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     dd4:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     de4:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     df4:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     e04:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     e14:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     e24:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     e34:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     e44:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     e54:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     e64:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     e74:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     e84:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     e94:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     ea4:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     eb4:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     ec4:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     ed4:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     ee4:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     ef4:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     f04:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     f14:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     f24:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     f34:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     f44:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
     f54:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
     f64:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
     f74:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
     f84:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
     f94:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
     fa4:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
     fb4:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
     fc4:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
     fd4:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
     fe4:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
     ff4:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    1004:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    1014:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1024:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1034:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1044:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1054:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1064:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1074:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1084:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1094:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    10a4:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    10b4:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    10c4:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    10d4:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    10e4:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    10f4:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    1104:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    1114:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1124:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1134:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1144:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1154:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1164:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1174:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1184:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1194:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    11a4:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    11b4:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    11c4:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    11d4:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    11e4:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    11f4:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    1204:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    1214:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1224:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1234:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1244:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1254:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1264:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1274:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1284:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1294:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    12a4:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    12b4:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    12c4:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    12d4:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    12e4:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    12f4:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    1304:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    1314:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1324:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1334:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1344:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1354:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1364:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1374:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1384:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1394:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    13a4:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    13b4:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    13c4:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    13d4:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    13e4:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    13f4:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    1404:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    1414:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1424:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1434:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1444:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1454:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1464:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1474:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1484:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1494:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    14a4:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    14b4:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    14c4:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    14d4:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    14e4:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    14f4:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    1504:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    1514:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1524:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1534:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1544:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1554:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1564:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1574:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1584:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1594:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    15a4:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    15b4:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    15c4:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    15d4:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    15e4:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    15f4:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    1604:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1614:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1624:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1634:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1644:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1654:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1664:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1674:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1684:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1694:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    16a4:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    16b4:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    16c4:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    16d4:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    16e4:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    16f4:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    1704:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1714:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1724:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1734:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1744:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1754:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1764:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1774:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1784:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1794:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    17a4:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    17b4:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    17c4:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    17d4:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    17e4:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    17f4:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    1804:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1814:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1824:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1834:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1844:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1854:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1864:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1874:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1884:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1894:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    18a4:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    18b4:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    18c4:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    18d4:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    18e4:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    18f4:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    1904:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1914:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1924:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1934:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1944:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1954:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1964:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1974:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1984:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1994:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    19a4:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    19b4:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    19c4:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    19d4:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    19e4:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    19f4:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1a04:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1a14:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1a24:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1a34:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1a44:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1a54:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1a64:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1a74:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1a84:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1a94:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1aa4:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1ab4:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1ac4:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1ad4:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1ae4:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1af4:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1b04:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1b14:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1b24:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1b34:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1b44:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1b54:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1b64:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1b74:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1b84:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1b94:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1ba4:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1bb4:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1bc4:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1bd4:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1be4:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1bf4:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1c04:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1c14:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1c24:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1c34:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1c44:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1c54:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1c64:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1c74:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1c84:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1c94:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1ca4:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1cb4:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1cc4:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1cd4:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1ce4:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1cf4:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1d04:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1d14:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1d24:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1d34:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1d44:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1d54:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1d64:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1d74:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1d84:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1d94:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1da4:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1db4:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1dc4:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1dd4:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1de4:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1df4:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1e04:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1e14:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1e24:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1e34:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1e44:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1e54:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1e64:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1e74:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1e84:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1e94:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1ea4:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1eb4:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1ec4:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1ed4:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1ee4:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1ef4:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1f04:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1f14:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1f24:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1f34:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1f44:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    1f54:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    1f64:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    1f74:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    1f84:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    1f94:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    1fa4:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    1fb4:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    1fc4:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    1fd4:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    1fe4:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    1ff4:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    2004:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    2014:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2024:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2034:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2044:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2054:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2064:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2074:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2084:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2094:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    20a4:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    20b4:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    20c4:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    20d4:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    20e4:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    20f4:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    2104:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    2114:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2124:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2134:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2144:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2154:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2164:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2174:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2184:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2194:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    21a4:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    21b4:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    21c4:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    21d4:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    21e4:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    21f4:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    2204:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    2214:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2224:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2234:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2244:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2254:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2264:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2274:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2284:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2294:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    22a4:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    22b4:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    22c4:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    22d4:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    22e4:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    22f4:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    2304:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    2314:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2324:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2334:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2344:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2354:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2364:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2374:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2384:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2394:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    23a4:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    23b4:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    23c4:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    23d4:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    23e4:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    23f4:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    2404:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    2414:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2424:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2434:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2444:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2454:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2464:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2474:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2484:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2494:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    24a4:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    24b4:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    24c4:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    24d4:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    24e4:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    24f4:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    2504:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    2514:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2524:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2534:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2544:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2554:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2564:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2574:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2584:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2594:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    25a4:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    25b4:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    25c4:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    25d4:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    25e4:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    25f4:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    2604:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2614:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2624:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2634:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2644:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2654:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2664:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2674:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2684:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2694:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    26a4:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    26b4:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    26c4:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    26d4:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    26e4:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    26f4:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    2704:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2714:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2724:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2734:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2744:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2754:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2764:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2774:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2784:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2794:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    27a4:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    27b4:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    27c4:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    27d4:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    27e4:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    27f4:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    2804:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2814:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2824:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2834:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2844:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2854:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2864:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2874:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2884:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2894:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    28a4:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    28b4:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    28c4:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    28d4:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    28e4:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    28f4:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    2904:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2914:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2924:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2934:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002944 <PM_IP_CMD_1INTARG>:
    2944:	25 64 00                                            %d.

00002947 <PM_UNKNOWN_01>:
    2947:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    2957:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    2967:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    2977:	6c 70 0d 0a 00                                      lp...

0000297c <PM_IP_CMD_help>:
    297c:	68 65 6c 70 00                                      help.

00002981 <PM_IP_CMD_info>:
    2981:	69 6e 66 6f 3d 00                                   info=.

00002987 <PM_IP_CMD_dac>:
    2987:	64 61 63 3d 00                                      dac=.

0000298c <PM_IP_CMD_adc>:
    298c:	61 64 63 3d 00                                      adc=.

00002991 <PM_IP_CMD_CmdLine>:
    2991:	0d 0a 3e 20 00                                      ..> .

00002996 <PM_IP_CMD_NewLine>:
    2996:	0d 0a 00                                            ...

00002999 <PM_HELP_05>:
    2999:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 31     info=..0: OFF, 1
    29a9:	3a 20 4f 4e 0d 0a 00                                : ON...

000029b0 <PM_HELP_04>:
    29b0:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    29c0:	6d 61 74 69 6f 6e 20 70 61 67 65 20 61 62 6f 75     mation page abou
    29d0:	74 20 61 6c 6c 20 61 76 61 69 6c 61 62 6c 65 20     t all available 
    29e0:	63 6f 6d 6d 61 6e 64 73 0d 0a 00                    commands...

000029eb <PM_HELP_03>:
    29eb:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    29fb:	43 42 20 6f 66 66 2c 20 31 3a 20 74 75 72 6e 20     CB off, 1: turn 
    2a0b:	44 41 43 42 20 6f 6e 0d 0a 00                       DACB on...

00002a15 <PM_HELP_02>:
    2a15:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    2a25:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    2a35:	20 31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e      1: turn ADCA an
    2a45:	64 20 41 44 43 42 20 6f 6e 0d 0a 00                 d ADCB on...

00002a51 <PM_HELP_01>:
    2a51:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    2a61:	2a 2a 0d 0a 2a 20 43 4f 4d 4d 41 4e 44 53 20 2a     **..* COMMANDS *
    2a71:	0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a     ..************..
    2a81:	0d 0a 00                                            ...

00002a84 <PM_TWI1_INIT_ONBOARD_01>:
    2a84:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00002a94 <PM_TWI1_INIT_BARO_06>:
    2a94:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2aa4:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2ab4:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002ac5 <PM_TWI1_INIT_BARO_05>:
    2ac5:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2ad5:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002ae3 <PM_TWI1_INIT_BARO_04>:
    2ae3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2af3:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    2b03:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    2b13:	64 29 0d 0a 00                                      d)...

00002b18 <PM_TWI1_INIT_BARO_03>:
    2b18:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    2b28:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    2b38:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    2b48:	20 25 64 0d 0a 00                                    %d...

00002b4e <PM_TWI1_INIT_BARO_02>:
    2b4e:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2b5e:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    2b6e:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    2b7e:	64 29 0d 0a 00                                      d)...

00002b83 <PM_TWI1_INIT_BARO_01>:
    2b83:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    2b93:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    2ba3:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    2bb3:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00002bbf <PM_TWI1_INIT_GYRO_05>:
    2bbf:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2bcf:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2bdf:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002bf0 <PM_TWI1_INIT_GYRO_04>:
    2bf0:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2c00:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002c0e <PM_TWI1_INIT_GYRO_03>:
    2c0e:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2c1e:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    2c2e:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    2c3e:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

00002c49 <PM_TWI1_INIT_GYRO_02>:
    2c49:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2c59:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    2c69:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    2c79:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

00002c83 <PM_TWI1_INIT_GYRO_01>:
    2c83:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    2c93:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    2ca3:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    2cb3:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00002cc0 <PM_TWI1_INIT_HYGRO_05>:
    2cc0:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2cd0:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2ce0:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002cf1 <PM_TWI1_INIT_HYGRO_04>:
    2cf1:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2d01:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002d0f <PM_TWI1_INIT_HYGRO_03>:
    2d0f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2d1f:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2d2f:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    2d3f:	0a 00                                               ..

00002d41 <PM_TWI1_INIT_HYGRO_02>:
    2d41:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2d51:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2d61:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    2d71:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    2d81:	6f 6e 73 65 0d 0a 00                                onse...

00002d88 <PM_TWI1_INIT_HYGRO_01>:
    2d88:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    2d98:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    2da8:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    2db8:	25 30 32 58 0d 0a 00                                %02X...

00002dbf <PM_INFO_PART_L2P4>:
    2dbf:	47 79 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32 64     Gyro_Temp=%c%02d
    2dcf:	2e 25 30 32 64 43 20 28 25 2b 30 36 64 29 0d 0a     .%02dC (%+06d)..
    2ddf:	0d 0a 00                                            ...

00002de2 <PM_INFO_PART_L2P3B>:
    2de2:	4d 7a 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Mz=%c%03ld.%03ld
    2df2:	75 54 20 28 25 2b 30 36 64 29 09 20 09 00           uT (%+06d). ..

00002e00 <PM_INFO_PART_L2P3A>:
    2e00:	4d 78 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Mx=%c%03ld.%03ld
    2e10:	75 54 20 28 25 2b 30 36 64 29 2c 20 4d 79 3d 25     uT (%+06d), My=%
    2e20:	63 25 30 33 6c 64 2e 25 30 33 6c 64 75 54 20 28     c%03ld.%03lduT (
    2e30:	25 2b 30 36 64 29 2c 20 00                          %+06d), .

00002e39 <PM_INFO_PART_L2P2B>:
    2e39:	47 7a 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Gz=%c%03ld.%03ld
    2e49:	64 70 73 20 28 25 30 36 64 29 09 20 09 00           dps (%06d). ..

00002e57 <PM_INFO_PART_L2P2A>:
    2e57:	47 78 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Gx=%c%03ld.%03ld
    2e67:	64 70 73 20 28 25 2b 30 36 64 29 2c 20 47 79 3d     dps (%+06d), Gy=
    2e77:	25 63 25 30 33 6c 64 2e 25 30 33 6c 64 64 70 73     %c%03ld.%03lddps
    2e87:	20 28 25 2b 30 36 64 29 2c 20 00                     (%+06d), .

00002e92 <PM_INFO_PART_L2P1B>:
    2e92:	41 7a 3d 25 63 25 30 31 64 2e 25 30 33 64 67 20     Az=%c%01d.%03dg 
    2ea2:	28 25 2b 30 36 64 29 09 20 09 00                    (%+06d). ..

00002ead <PM_INFO_PART_L2P1A>:
    2ead:	09 41 78 3d 25 63 25 30 31 64 2e 25 30 33 64 67     .Ax=%c%01d.%03dg
    2ebd:	20 28 25 2b 30 36 64 29 2c 20 41 79 3d 25 63 25      (%+06d), Ay=%c%
    2ecd:	30 31 64 2e 25 30 33 64 67 20 28 25 2b 30 36 64     01d.%03dg (%+06d
    2edd:	29 2c 20 00                                         ), .

00002ee1 <PM_INFO_PART_L1P3>:
    2ee1:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32     Hygro_Temp=%c%02
    2ef1:	64 2e 25 30 32 64 43 2c 20 48 79 67 72 6f 5f 52     d.%02dC, Hygro_R
    2f01:	65 6c 48 3d 25 30 32 64 2e 25 30 32 64 25 25 0d     elH=%02d.%02d%%.
    2f11:	0a 00                                               ..

00002f13 <PM_INFO_PART_L1P2>:
    2f13:	42 61 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32 6c     Baro_Temp=%c%02l
    2f23:	64 2e 25 30 32 6c 64 43 2c 20 42 61 72 6f 5f 50     d.%02ldC, Baro_P
    2f33:	3d 25 34 6c 64 2e 25 30 32 6c 64 68 50 61 09 20     =%4ld.%02ldhPa. 
    2f43:	09 00                                               ..

00002f45 <PM_INFO_PART_L1P1C>:
    2f45:	6d 50 5f 54 65 6d 70 3d 25 63 25 30 32 64 2e 25     mP_Temp=%c%02d.%
    2f55:	30 32 64 43 09 20 09 00                             02dC. ..

00002f5d <PM_INFO_PART_L1P1B>:
    2f5d:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
    2f6d:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
    2f7d:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

00002f87 <PM_INFO_PART_L1P1A>:
    2f87:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
    2f97:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
    2fa7:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
    2fb7:	6d 56 2c 20 00                                      mV, .

00002fbc <PM_USBINIT_HEADER_04>:
    2fbc:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    2fcc:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
    2fdc:	0a 0d 0a 00                                         ....

00002fe0 <PM_USBINIT_HEADER_03>:
    2fe0:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
    2ff0:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
    3000:	0a 00                                               ..

00003002 <PM_USBINIT_HEADER_02>:
    3002:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
    3012:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    3022:	3d 3d 3d 0d 0a 00                                   ===...

00003028 <PM_USBINIT_HEADER_01>:
    3028:	0d 0a 0d 0a 0d 0a 00 00                             ........

00003030 <__ctors_end>:
    3030:	11 24       	eor	r1, r1
    3032:	1f be       	out	0x3f, r1	; 63
    3034:	cf ef       	ldi	r28, 0xFF	; 255
    3036:	cd bf       	out	0x3d, r28	; 61
    3038:	df e5       	ldi	r29, 0x5F	; 95
    303a:	de bf       	out	0x3e, r29	; 62
    303c:	00 e0       	ldi	r16, 0x00	; 0
    303e:	0c bf       	out	0x3c, r16	; 60

00003040 <__do_copy_data>:
    3040:	11 e2       	ldi	r17, 0x21	; 33
    3042:	a0 e0       	ldi	r26, 0x00	; 0
    3044:	b0 e2       	ldi	r27, 0x20	; 32
    3046:	e8 e5       	ldi	r30, 0x58	; 88
    3048:	fd ed       	ldi	r31, 0xDD	; 221
    304a:	00 e0       	ldi	r16, 0x00	; 0
    304c:	0b bf       	out	0x3b, r16	; 59
    304e:	02 c0       	rjmp	.+4      	; 0x3054 <__do_copy_data+0x14>
    3050:	07 90       	elpm	r0, Z+
    3052:	0d 92       	st	X+, r0
    3054:	ae 3e       	cpi	r26, 0xEE	; 238
    3056:	b1 07       	cpc	r27, r17
    3058:	d9 f7       	brne	.-10     	; 0x3050 <__do_copy_data+0x10>

0000305a <__do_clear_bss>:
    305a:	27 e2       	ldi	r18, 0x27	; 39
    305c:	ae ee       	ldi	r26, 0xEE	; 238
    305e:	b1 e2       	ldi	r27, 0x21	; 33
    3060:	01 c0       	rjmp	.+2      	; 0x3064 <.do_clear_bss_start>

00003062 <.do_clear_bss_loop>:
    3062:	1d 92       	st	X+, r1

00003064 <.do_clear_bss_start>:
    3064:	a3 3c       	cpi	r26, 0xC3	; 195
    3066:	b2 07       	cpc	r27, r18
    3068:	e1 f7       	brne	.-8      	; 0x3062 <.do_clear_bss_loop>
    306a:	0e 94 fc 4f 	call	0x9ff8	; 0x9ff8 <main>
    306e:	0c 94 aa 6e 	jmp	0xdd54	; 0xdd54 <_exit>

00003072 <__bad_interrupt>:
    3072:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00003076 <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    3076:	83 30       	cpi	r24, 0x03	; 3
    3078:	10 f4       	brcc	.+4      	; 0x307e <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    307a:	80 e0       	ldi	r24, 0x00	; 0
    307c:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    307e:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    3080:	08 95       	ret

00003082 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    3082:	cf 93       	push	r28
    3084:	df 93       	push	r29
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    3086:	48 2f       	mov	r20, r24
    3088:	50 e0       	ldi	r21, 0x00	; 0
    308a:	fa 01       	movw	r30, r20
    308c:	71 96       	adiw	r30, 0x11	; 17
    308e:	e2 95       	swap	r30
    3090:	f2 95       	swap	r31
    3092:	f0 7f       	andi	r31, 0xF0	; 240
    3094:	fe 27       	eor	r31, r30
    3096:	e0 7f       	andi	r30, 0xF0	; 240
    3098:	fe 27       	eor	r31, r30
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
    309a:	a0 e0       	ldi	r26, 0x00	; 0
    309c:	b1 e0       	ldi	r27, 0x01	; 1
    309e:	14 96       	adiw	r26, 0x04	; 4
    30a0:	9c 91       	ld	r25, X
    30a2:	14 97       	sbiw	r26, 0x04	; 4
	uint8_t error_completed = DMA.INTFLAGS;
    30a4:	13 96       	adiw	r26, 0x03	; 3
    30a6:	6c 91       	ld	r22, X

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    30a8:	da 01       	movw	r26, r20
    30aa:	14 96       	adiw	r26, 0x04	; 4
    30ac:	21 e0       	ldi	r18, 0x01	; 1
    30ae:	30 e0       	ldi	r19, 0x00	; 0
    30b0:	e9 01       	movw	r28, r18
    30b2:	08 2e       	mov	r0, r24
    30b4:	02 c0       	rjmp	.+4      	; 0x30ba <dma_interrupt+0x38>
    30b6:	cc 0f       	add	r28, r28
    30b8:	dd 1f       	adc	r29, r29
    30ba:	0a 94       	dec	r0
    30bc:	e2 f7       	brpl	.-8      	; 0x30b6 <dma_interrupt+0x34>
    30be:	0a 2e       	mov	r0, r26
    30c0:	02 c0       	rjmp	.+4      	; 0x30c6 <dma_interrupt+0x44>
    30c2:	22 0f       	add	r18, r18
    30c4:	33 1f       	adc	r19, r19
    30c6:	0a 94       	dec	r0
    30c8:	e2 f7       	brpl	.-8      	; 0x30c2 <dma_interrupt+0x40>
    30ca:	2c 2b       	or	r18, r28
    30cc:	62 23       	and	r22, r18
	if (error_completed & (1 << (num + 4))) {
    30ce:	70 e0       	ldi	r23, 0x00	; 0
    30d0:	eb 01       	movw	r28, r22
    30d2:	0a 2e       	mov	r0, r26
    30d4:	02 c0       	rjmp	.+4      	; 0x30da <dma_interrupt+0x58>
    30d6:	d5 95       	asr	r29
    30d8:	c7 95       	ror	r28
    30da:	0a 94       	dec	r0
    30dc:	e2 f7       	brpl	.-8      	; 0x30d6 <dma_interrupt+0x54>
    30de:	c0 fd       	sbrc	r28, 0
    30e0:	1a c0       	rjmp	.+52     	; 0x3116 <dma_interrupt+0x94>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
    30e2:	08 2e       	mov	r0, r24
    30e4:	02 c0       	rjmp	.+4      	; 0x30ea <dma_interrupt+0x68>
    30e6:	75 95       	asr	r23
    30e8:	67 95       	ror	r22
    30ea:	0a 94       	dec	r0
    30ec:	e2 f7       	brpl	.-8      	; 0x30e6 <dma_interrupt+0x64>
    30ee:	60 fd       	sbrc	r22, 0
    30f0:	14 c0       	rjmp	.+40     	; 0x311a <dma_interrupt+0x98>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    30f2:	29 23       	and	r18, r25
	if (busy_pending & (1 << (num + 4))) {
    30f4:	30 e0       	ldi	r19, 0x00	; 0
    30f6:	b9 01       	movw	r22, r18
    30f8:	02 c0       	rjmp	.+4      	; 0x30fe <dma_interrupt+0x7c>
    30fa:	75 95       	asr	r23
    30fc:	67 95       	ror	r22
    30fe:	aa 95       	dec	r26
    3100:	e2 f7       	brpl	.-8      	; 0x30fa <dma_interrupt+0x78>
    3102:	60 fd       	sbrc	r22, 0
    3104:	0c c0       	rjmp	.+24     	; 0x311e <dma_interrupt+0x9c>
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
	if (error_completed & (1 << (num + 4))) {
		return DMA_CH_TRANSFER_ERROR;
    3106:	02 c0       	rjmp	.+4      	; 0x310c <dma_interrupt+0x8a>
    3108:	35 95       	asr	r19
    310a:	27 95       	ror	r18
    310c:	8a 95       	dec	r24
    310e:	e2 f7       	brpl	.-8      	; 0x3108 <dma_interrupt+0x86>
    3110:	82 2f       	mov	r24, r18
    3112:	81 70       	andi	r24, 0x01	; 1
    3114:	05 c0       	rjmp	.+10     	; 0x3120 <dma_interrupt+0x9e>
    3116:	84 e0       	ldi	r24, 0x04	; 4
    3118:	03 c0       	rjmp	.+6      	; 0x3120 <dma_interrupt+0x9e>
	} else if (error_completed & (1 << num)) {
		return DMA_CH_TRANSFER_COMPLETED;
    311a:	83 e0       	ldi	r24, 0x03	; 3
    311c:	01 c0       	rjmp	.+2      	; 0x3120 <dma_interrupt+0x9e>
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
		return DMA_CH_BUSY;
    311e:	82 e0       	ldi	r24, 0x02	; 2
	status  = dma_get_channel_status(num);

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    3120:	91 81       	ldd	r25, Z+1	; 0x01
    3122:	90 63       	ori	r25, 0x30	; 48
    3124:	91 83       	std	Z+1, r25	; 0x01

	if (dma_data[num].callback) {
    3126:	44 0f       	add	r20, r20
    3128:	55 1f       	adc	r21, r21
    312a:	fa 01       	movw	r30, r20
    312c:	e1 57       	subi	r30, 0x71	; 113
    312e:	f8 4d       	sbci	r31, 0xD8	; 216
    3130:	01 90       	ld	r0, Z+
    3132:	f0 81       	ld	r31, Z
    3134:	e0 2d       	mov	r30, r0
    3136:	30 97       	sbiw	r30, 0x00	; 0
    3138:	09 f0       	breq	.+2      	; 0x313c <dma_interrupt+0xba>
		dma_data[num].callback(status);
    313a:	19 95       	eicall
	}
}
    313c:	df 91       	pop	r29
    313e:	cf 91       	pop	r28
    3140:	08 95       	ret

00003142 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    3142:	cf 93       	push	r28
    3144:	df 93       	push	r29
    3146:	1f 92       	push	r1
    3148:	cd b7       	in	r28, 0x3d	; 61
    314a:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    314c:	61 e0       	ldi	r22, 0x01	; 1
    314e:	80 e0       	ldi	r24, 0x00	; 0
    3150:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    3154:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    3158:	8f 3f       	cpi	r24, 0xFF	; 255
    315a:	09 f4       	brne	.+2      	; 0x315e <dma_enable+0x1c>
    315c:	ff cf       	rjmp	.-2      	; 0x315c <dma_enable+0x1a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    315e:	8f b7       	in	r24, 0x3f	; 63
    3160:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3162:	f8 94       	cli
	return flags;
    3164:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    3166:	ed ea       	ldi	r30, 0xAD	; 173
    3168:	f7 e2       	ldi	r31, 0x27	; 39
    316a:	81 81       	ldd	r24, Z+1	; 0x01
    316c:	8f 5f       	subi	r24, 0xFF	; 255
    316e:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3170:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(SLEEPMGR_IDLE);

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    3172:	e0 e0       	ldi	r30, 0x00	; 0
    3174:	f1 e0       	ldi	r31, 0x01	; 1
    3176:	80 e4       	ldi	r24, 0x40	; 64
    3178:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm;
    317a:	80 e8       	ldi	r24, 0x80	; 128
    317c:	80 83       	st	Z, r24
}
    317e:	0f 90       	pop	r0
    3180:	df 91       	pop	r29
    3182:	cf 91       	pop	r28
    3184:	08 95       	ret

00003186 <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    3186:	cf 93       	push	r28
    3188:	df 93       	push	r29
    318a:	1f 92       	push	r1
    318c:	cd b7       	in	r28, 0x3d	; 61
    318e:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    3190:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    3194:	61 e0       	ldi	r22, 0x01	; 1
    3196:	80 e0       	ldi	r24, 0x00	; 0
    3198:	0e 94 47 58 	call	0xb08e	; 0xb08e <sysclk_disable_module>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    319c:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    31a0:	81 11       	cpse	r24, r1
    31a2:	01 c0       	rjmp	.+2      	; 0x31a6 <dma_disable+0x20>
    31a4:	ff cf       	rjmp	.-2      	; 0x31a4 <dma_disable+0x1e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    31a6:	8f b7       	in	r24, 0x3f	; 63
    31a8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    31aa:	f8 94       	cli
	return flags;
    31ac:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    31ae:	ed ea       	ldi	r30, 0xAD	; 173
    31b0:	f7 e2       	ldi	r31, 0x27	; 39
    31b2:	81 81       	ldd	r24, Z+1	; 0x01
    31b4:	81 50       	subi	r24, 0x01	; 1
    31b6:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    31b8:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    31ba:	0f 90       	pop	r0
    31bc:	df 91       	pop	r29
    31be:	cf 91       	pop	r28
    31c0:	08 95       	ret

000031c2 <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    31c2:	e8 2f       	mov	r30, r24
    31c4:	f0 e0       	ldi	r31, 0x00	; 0
    31c6:	ee 0f       	add	r30, r30
    31c8:	ff 1f       	adc	r31, r31
    31ca:	e1 57       	subi	r30, 0x71	; 113
    31cc:	f8 4d       	sbci	r31, 0xD8	; 216
    31ce:	60 83       	st	Z, r22
    31d0:	71 83       	std	Z+1, r23	; 0x01
    31d2:	08 95       	ret

000031d4 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    31d4:	1f 92       	push	r1
    31d6:	0f 92       	push	r0
    31d8:	0f b6       	in	r0, 0x3f	; 63
    31da:	0f 92       	push	r0
    31dc:	11 24       	eor	r1, r1
    31de:	0b b6       	in	r0, 0x3b	; 59
    31e0:	0f 92       	push	r0
    31e2:	2f 93       	push	r18
    31e4:	3f 93       	push	r19
    31e6:	4f 93       	push	r20
    31e8:	5f 93       	push	r21
    31ea:	6f 93       	push	r22
    31ec:	7f 93       	push	r23
    31ee:	8f 93       	push	r24
    31f0:	9f 93       	push	r25
    31f2:	af 93       	push	r26
    31f4:	bf 93       	push	r27
    31f6:	ef 93       	push	r30
    31f8:	ff 93       	push	r31
	dma_interrupt(0);
    31fa:	80 e0       	ldi	r24, 0x00	; 0
    31fc:	42 df       	rcall	.-380    	; 0x3082 <dma_interrupt>
}
    31fe:	ff 91       	pop	r31
    3200:	ef 91       	pop	r30
    3202:	bf 91       	pop	r27
    3204:	af 91       	pop	r26
    3206:	9f 91       	pop	r25
    3208:	8f 91       	pop	r24
    320a:	7f 91       	pop	r23
    320c:	6f 91       	pop	r22
    320e:	5f 91       	pop	r21
    3210:	4f 91       	pop	r20
    3212:	3f 91       	pop	r19
    3214:	2f 91       	pop	r18
    3216:	0f 90       	pop	r0
    3218:	0b be       	out	0x3b, r0	; 59
    321a:	0f 90       	pop	r0
    321c:	0f be       	out	0x3f, r0	; 63
    321e:	0f 90       	pop	r0
    3220:	1f 90       	pop	r1
    3222:	18 95       	reti

00003224 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    3224:	1f 92       	push	r1
    3226:	0f 92       	push	r0
    3228:	0f b6       	in	r0, 0x3f	; 63
    322a:	0f 92       	push	r0
    322c:	11 24       	eor	r1, r1
    322e:	0b b6       	in	r0, 0x3b	; 59
    3230:	0f 92       	push	r0
    3232:	2f 93       	push	r18
    3234:	3f 93       	push	r19
    3236:	4f 93       	push	r20
    3238:	5f 93       	push	r21
    323a:	6f 93       	push	r22
    323c:	7f 93       	push	r23
    323e:	8f 93       	push	r24
    3240:	9f 93       	push	r25
    3242:	af 93       	push	r26
    3244:	bf 93       	push	r27
    3246:	ef 93       	push	r30
    3248:	ff 93       	push	r31
	dma_interrupt(1);
    324a:	81 e0       	ldi	r24, 0x01	; 1
    324c:	1a df       	rcall	.-460    	; 0x3082 <dma_interrupt>
}
    324e:	ff 91       	pop	r31
    3250:	ef 91       	pop	r30
    3252:	bf 91       	pop	r27
    3254:	af 91       	pop	r26
    3256:	9f 91       	pop	r25
    3258:	8f 91       	pop	r24
    325a:	7f 91       	pop	r23
    325c:	6f 91       	pop	r22
    325e:	5f 91       	pop	r21
    3260:	4f 91       	pop	r20
    3262:	3f 91       	pop	r19
    3264:	2f 91       	pop	r18
    3266:	0f 90       	pop	r0
    3268:	0b be       	out	0x3b, r0	; 59
    326a:	0f 90       	pop	r0
    326c:	0f be       	out	0x3f, r0	; 63
    326e:	0f 90       	pop	r0
    3270:	1f 90       	pop	r1
    3272:	18 95       	reti

00003274 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    3274:	1f 92       	push	r1
    3276:	0f 92       	push	r0
    3278:	0f b6       	in	r0, 0x3f	; 63
    327a:	0f 92       	push	r0
    327c:	11 24       	eor	r1, r1
    327e:	0b b6       	in	r0, 0x3b	; 59
    3280:	0f 92       	push	r0
    3282:	2f 93       	push	r18
    3284:	3f 93       	push	r19
    3286:	4f 93       	push	r20
    3288:	5f 93       	push	r21
    328a:	6f 93       	push	r22
    328c:	7f 93       	push	r23
    328e:	8f 93       	push	r24
    3290:	9f 93       	push	r25
    3292:	af 93       	push	r26
    3294:	bf 93       	push	r27
    3296:	ef 93       	push	r30
    3298:	ff 93       	push	r31
	dma_interrupt(2);
    329a:	82 e0       	ldi	r24, 0x02	; 2
    329c:	f2 de       	rcall	.-540    	; 0x3082 <dma_interrupt>
}
    329e:	ff 91       	pop	r31
    32a0:	ef 91       	pop	r30
    32a2:	bf 91       	pop	r27
    32a4:	af 91       	pop	r26
    32a6:	9f 91       	pop	r25
    32a8:	8f 91       	pop	r24
    32aa:	7f 91       	pop	r23
    32ac:	6f 91       	pop	r22
    32ae:	5f 91       	pop	r21
    32b0:	4f 91       	pop	r20
    32b2:	3f 91       	pop	r19
    32b4:	2f 91       	pop	r18
    32b6:	0f 90       	pop	r0
    32b8:	0b be       	out	0x3b, r0	; 59
    32ba:	0f 90       	pop	r0
    32bc:	0f be       	out	0x3f, r0	; 63
    32be:	0f 90       	pop	r0
    32c0:	1f 90       	pop	r1
    32c2:	18 95       	reti

000032c4 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    32c4:	1f 92       	push	r1
    32c6:	0f 92       	push	r0
    32c8:	0f b6       	in	r0, 0x3f	; 63
    32ca:	0f 92       	push	r0
    32cc:	11 24       	eor	r1, r1
    32ce:	0b b6       	in	r0, 0x3b	; 59
    32d0:	0f 92       	push	r0
    32d2:	2f 93       	push	r18
    32d4:	3f 93       	push	r19
    32d6:	4f 93       	push	r20
    32d8:	5f 93       	push	r21
    32da:	6f 93       	push	r22
    32dc:	7f 93       	push	r23
    32de:	8f 93       	push	r24
    32e0:	9f 93       	push	r25
    32e2:	af 93       	push	r26
    32e4:	bf 93       	push	r27
    32e6:	ef 93       	push	r30
    32e8:	ff 93       	push	r31
	dma_interrupt(3);
    32ea:	83 e0       	ldi	r24, 0x03	; 3
    32ec:	ca de       	rcall	.-620    	; 0x3082 <dma_interrupt>
}
    32ee:	ff 91       	pop	r31
    32f0:	ef 91       	pop	r30
    32f2:	bf 91       	pop	r27
    32f4:	af 91       	pop	r26
    32f6:	9f 91       	pop	r25
    32f8:	8f 91       	pop	r24
    32fa:	7f 91       	pop	r23
    32fc:	6f 91       	pop	r22
    32fe:	5f 91       	pop	r21
    3300:	4f 91       	pop	r20
    3302:	3f 91       	pop	r19
    3304:	2f 91       	pop	r18
    3306:	0f 90       	pop	r0
    3308:	0b be       	out	0x3b, r0	; 59
    330a:	0f 90       	pop	r0
    330c:	0f be       	out	0x3f, r0	; 63
    330e:	0f 90       	pop	r0
    3310:	1f 90       	pop	r1
    3312:	18 95       	reti

00003314 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    3314:	cf 93       	push	r28
    3316:	df 93       	push	r29
    3318:	1f 92       	push	r1
    331a:	cd b7       	in	r28, 0x3d	; 61
    331c:	de b7       	in	r29, 0x3e	; 62
    331e:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    3320:	e8 2f       	mov	r30, r24
    3322:	f0 e0       	ldi	r31, 0x00	; 0
    3324:	71 96       	adiw	r30, 0x11	; 17
    3326:	e2 95       	swap	r30
    3328:	f2 95       	swap	r31
    332a:	f0 7f       	andi	r31, 0xF0	; 240
    332c:	fe 27       	eor	r31, r30
    332e:	e0 7f       	andi	r30, 0xF0	; 240
    3330:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3332:	8f b7       	in	r24, 0x3f	; 63
    3334:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3336:	f8 94       	cli
	return flags;
    3338:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    333a:	19 96       	adiw	r26, 0x09	; 9
    333c:	8c 91       	ld	r24, X
    333e:	19 97       	sbiw	r26, 0x09	; 9
    3340:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    3342:	1a 96       	adiw	r26, 0x0a	; 10
    3344:	8c 91       	ld	r24, X
    3346:	1a 97       	sbiw	r26, 0x0a	; 10
    3348:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    334a:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    334c:	17 96       	adiw	r26, 0x07	; 7
    334e:	8c 91       	ld	r24, X
    3350:	17 97       	sbiw	r26, 0x07	; 7
    3352:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    3354:	18 96       	adiw	r26, 0x08	; 8
    3356:	8c 91       	ld	r24, X
    3358:	18 97       	sbiw	r26, 0x08	; 8
    335a:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    335c:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    335e:	12 96       	adiw	r26, 0x02	; 2
    3360:	8c 91       	ld	r24, X
    3362:	12 97       	sbiw	r26, 0x02	; 2
    3364:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    3366:	13 96       	adiw	r26, 0x03	; 3
    3368:	8c 91       	ld	r24, X
    336a:	13 97       	sbiw	r26, 0x03	; 3
    336c:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    336e:	14 96       	adiw	r26, 0x04	; 4
    3370:	2d 91       	ld	r18, X+
    3372:	3c 91       	ld	r19, X
    3374:	15 97       	sbiw	r26, 0x05	; 5
    3376:	24 83       	std	Z+4, r18	; 0x04
    3378:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    337a:	16 96       	adiw	r26, 0x06	; 6
    337c:	8c 91       	ld	r24, X
    337e:	16 97       	sbiw	r26, 0x06	; 6
    3380:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    3382:	11 96       	adiw	r26, 0x01	; 1
    3384:	8c 91       	ld	r24, X
    3386:	11 97       	sbiw	r26, 0x01	; 1
    3388:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    338a:	8c 91       	ld	r24, X
    338c:	8f 77       	andi	r24, 0x7F	; 127
    338e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3390:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    3392:	0f 90       	pop	r0
    3394:	df 91       	pop	r29
    3396:	cf 91       	pop	r28
    3398:	08 95       	ret

0000339a <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    339a:	04 c0       	rjmp	.+8      	; 0x33a4 <__portable_avr_delay_cycles+0xa>
    339c:	61 50       	subi	r22, 0x01	; 1
    339e:	71 09       	sbc	r23, r1
    33a0:	81 09       	sbc	r24, r1
    33a2:	91 09       	sbc	r25, r1
    33a4:	61 15       	cp	r22, r1
    33a6:	71 05       	cpc	r23, r1
    33a8:	81 05       	cpc	r24, r1
    33aa:	91 05       	cpc	r25, r1
    33ac:	b9 f7       	brne	.-18     	; 0x339c <__portable_avr_delay_cycles+0x2>
    33ae:	08 95       	ret

000033b0 <rtc_get_time>:
    33b0:	80 e1       	ldi	r24, 0x10	; 16
    33b2:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    33b6:	e0 e2       	ldi	r30, 0x20	; 32
    33b8:	f4 e0       	ldi	r31, 0x04	; 4
    33ba:	81 81       	ldd	r24, Z+1	; 0x01
    33bc:	84 fd       	sbrc	r24, 4
    33be:	fd cf       	rjmp	.-6      	; 0x33ba <rtc_get_time+0xa>
    33c0:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    33c4:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    33c8:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    33cc:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    33d0:	08 95       	ret

000033d2 <rtc_set_callback>:
    33d2:	80 93 97 27 	sts	0x2797, r24	; 0x802797 <rtc_data>
    33d6:	90 93 98 27 	sts	0x2798, r25	; 0x802798 <rtc_data+0x1>
    33da:	08 95       	ret

000033dc <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    33dc:	cf 93       	push	r28
    33de:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    33e0:	64 e0       	ldi	r22, 0x04	; 4
    33e2:	80 e0       	ldi	r24, 0x00	; 0
    33e4:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    33e8:	c0 ef       	ldi	r28, 0xF0	; 240
    33ea:	d0 e0       	ldi	r29, 0x00	; 0
    33ec:	88 81       	ld	r24, Y
    33ee:	82 60       	ori	r24, 0x02	; 2
    33f0:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    33f2:	61 e0       	ldi	r22, 0x01	; 1
    33f4:	80 ef       	ldi	r24, 0xF0	; 240
    33f6:	90 e0       	ldi	r25, 0x00	; 0
    33f8:	0e 94 b4 60 	call	0xc168	; 0xc168 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    33fc:	88 81       	ld	r24, Y
    33fe:	84 60       	ori	r24, 0x04	; 4
    3400:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    3402:	69 ee       	ldi	r22, 0xE9	; 233
    3404:	73 e0       	ldi	r23, 0x03	; 3
    3406:	80 e0       	ldi	r24, 0x00	; 0
    3408:	90 e0       	ldi	r25, 0x00	; 0
    340a:	c7 df       	rcall	.-114    	; 0x339a <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    340c:	88 81       	ld	r24, Y
    340e:	88 61       	ori	r24, 0x18	; 24
    3410:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    3412:	e0 ef       	ldi	r30, 0xF0	; 240
    3414:	f0 e0       	ldi	r31, 0x00	; 0
    3416:	81 81       	ldd	r24, Z+1	; 0x01
    3418:	83 ff       	sbrs	r24, 3
    341a:	fd cf       	rjmp	.-6      	; 0x3416 <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    341c:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    3420:	e0 e2       	ldi	r30, 0x20	; 32
    3422:	f4 e0       	ldi	r31, 0x04	; 4
    3424:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    3426:	80 fd       	sbrc	r24, 0
    3428:	fd cf       	rjmp	.-6      	; 0x3424 <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    342a:	e0 e2       	ldi	r30, 0x20	; 32
    342c:	f4 e0       	ldi	r31, 0x04	; 4
    342e:	8f ef       	ldi	r24, 0xFF	; 255
    3430:	9f ef       	ldi	r25, 0xFF	; 255
    3432:	dc 01       	movw	r26, r24
    3434:	80 87       	std	Z+8, r24	; 0x08
    3436:	91 87       	std	Z+9, r25	; 0x09
    3438:	a2 87       	std	Z+10, r26	; 0x0a
    343a:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    343c:	14 82       	std	Z+4, r1	; 0x04
    343e:	15 82       	std	Z+5, r1	; 0x05
    3440:	16 82       	std	Z+6, r1	; 0x06
    3442:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    3444:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    3446:	80 fd       	sbrc	r24, 0
    3448:	fd cf       	rjmp	.-6      	; 0x3444 <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    344a:	e0 e2       	ldi	r30, 0x20	; 32
    344c:	f4 e0       	ldi	r31, 0x04	; 4
    344e:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    3450:	81 e0       	ldi	r24, 0x01	; 1
    3452:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    3454:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    3456:	80 fd       	sbrc	r24, 0
    3458:	fd cf       	rjmp	.-6      	; 0x3454 <rtc_init+0x78>
}
    345a:	df 91       	pop	r29
    345c:	cf 91       	pop	r28
    345e:	08 95       	ret

00003460 <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    3460:	1f 92       	push	r1
    3462:	0f 92       	push	r0
    3464:	0f b6       	in	r0, 0x3f	; 63
    3466:	0f 92       	push	r0
    3468:	11 24       	eor	r1, r1
    346a:	0b b6       	in	r0, 0x3b	; 59
    346c:	0f 92       	push	r0
    346e:	2f 93       	push	r18
    3470:	3f 93       	push	r19
    3472:	4f 93       	push	r20
    3474:	5f 93       	push	r21
    3476:	6f 93       	push	r22
    3478:	7f 93       	push	r23
    347a:	8f 93       	push	r24
    347c:	9f 93       	push	r25
    347e:	af 93       	push	r26
    3480:	bf 93       	push	r27
    3482:	cf 93       	push	r28
    3484:	df 93       	push	r29
    3486:	ef 93       	push	r30
    3488:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    348a:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    348e:	c0 91 97 27 	lds	r28, 0x2797	; 0x802797 <rtc_data>
    3492:	d0 91 98 27 	lds	r29, 0x2798	; 0x802798 <rtc_data+0x1>
    3496:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    3498:	19 f0       	breq	.+6      	; 0x34a0 <__vector_11+0x40>
    349a:	8a df       	rcall	.-236    	; 0x33b0 <rtc_get_time>
    349c:	fe 01       	movw	r30, r28
}
    349e:	19 95       	eicall
    34a0:	ff 91       	pop	r31
    34a2:	ef 91       	pop	r30
    34a4:	df 91       	pop	r29
    34a6:	cf 91       	pop	r28
    34a8:	bf 91       	pop	r27
    34aa:	af 91       	pop	r26
    34ac:	9f 91       	pop	r25
    34ae:	8f 91       	pop	r24
    34b0:	7f 91       	pop	r23
    34b2:	6f 91       	pop	r22
    34b4:	5f 91       	pop	r21
    34b6:	4f 91       	pop	r20
    34b8:	3f 91       	pop	r19
    34ba:	2f 91       	pop	r18
    34bc:	0f 90       	pop	r0
    34be:	0b be       	out	0x3b, r0	; 59
    34c0:	0f 90       	pop	r0
    34c2:	0f be       	out	0x3f, r0	; 63
    34c4:	0f 90       	pop	r0
    34c6:	1f 90       	pop	r1
    34c8:	18 95       	reti

000034ca <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    34ca:	fc 01       	movw	r30, r24
    34cc:	f2 95       	swap	r31
    34ce:	e2 95       	swap	r30
    34d0:	ef 70       	andi	r30, 0x0F	; 15
    34d2:	ef 27       	eor	r30, r31
    34d4:	ff 70       	andi	r31, 0x0F	; 15
    34d6:	ef 27       	eor	r30, r31
	if (++rght_x >= PM_SINE_COUNT) {
    34d8:	9f 01       	movw	r18, r30
    34da:	2f 5f       	subi	r18, 0xFF	; 255
    34dc:	3f 4f       	sbci	r19, 0xFF	; 255
    34de:	21 15       	cp	r18, r1
    34e0:	40 e1       	ldi	r20, 0x10	; 16
    34e2:	34 07       	cpc	r19, r20
    34e4:	08 f0       	brcs	.+2      	; 0x34e8 <get_interpolated_sine+0x1e>
		rght_x -= PM_SINE_COUNT;
    34e6:	30 51       	subi	r19, 0x10	; 16
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    34e8:	ee 0f       	add	r30, r30
    34ea:	ff 1f       	adc	r31, r31
    34ec:	ec 5b       	subi	r30, 0xBC	; 188
    34ee:	f6 4f       	sbci	r31, 0xF6	; 246
    34f0:	45 91       	lpm	r20, Z+
    34f2:	54 91       	lpm	r21, Z
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    34f4:	f9 01       	movw	r30, r18
    34f6:	ee 0f       	add	r30, r30
    34f8:	ff 1f       	adc	r31, r31
    34fa:	ec 5b       	subi	r30, 0xBC	; 188
    34fc:	f6 4f       	sbci	r31, 0xF6	; 246
    34fe:	25 91       	lpm	r18, Z+
    3500:	34 91       	lpm	r19, Z

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    3502:	f9 01       	movw	r30, r18
    3504:	f4 96       	adiw	r30, 0x34	; 52
    3506:	e4 1b       	sub	r30, r20
    3508:	f5 0b       	sbc	r31, r21
    350a:	e2 95       	swap	r30
    350c:	f2 95       	swap	r31
    350e:	f0 7f       	andi	r31, 0xF0	; 240
    3510:	fe 27       	eor	r31, r30
    3512:	e0 7f       	andi	r30, 0xF0	; 240
    3514:	fe 27       	eor	r31, r30
    3516:	8f 70       	andi	r24, 0x0F	; 15
    3518:	99 27       	eor	r25, r25
    351a:	e8 2b       	or	r30, r24
    351c:	f9 2b       	or	r31, r25
    351e:	ec 53       	subi	r30, 0x3C	; 60
    3520:	fd 4f       	sbci	r31, 0xFD	; 253
    3522:	e4 91       	lpm	r30, Z
}
    3524:	ca 01       	movw	r24, r20
    3526:	8e 0f       	add	r24, r30
    3528:	91 1d       	adc	r25, r1
    352a:	e7 fd       	sbrc	r30, 7
    352c:	9a 95       	dec	r25
    352e:	08 95       	ret

00003530 <udi_write_tx_buf>:
	}
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
    3530:	ef 92       	push	r14
    3532:	ff 92       	push	r15
    3534:	0f 93       	push	r16
    3536:	1f 93       	push	r17
    3538:	cf 93       	push	r28
    353a:	df 93       	push	r29
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    353c:	66 23       	and	r22, r22
    353e:	21 f1       	breq	.+72     	; 0x3588 <udi_write_tx_buf+0x58>
    3540:	e4 2e       	mov	r14, r20
    3542:	f6 2e       	mov	r15, r22
    3544:	08 2f       	mov	r16, r24
    3546:	19 2f       	mov	r17, r25
    3548:	c0 e0       	ldi	r28, 0x00	; 0
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
    354a:	f8 01       	movw	r30, r16
    354c:	d1 91       	ld	r29, Z+
    354e:	8f 01       	movw	r16, r30
static uint8_t				s_rx_cmdLine_idx						= 0;


static bool udi_write_tx_char(int chr, bool stripControl)
{
	if (stripControl) {
    3550:	ee 20       	and	r14, r14
    3552:	41 f0       	breq	.+16     	; 0x3564 <udi_write_tx_buf+0x34>
		/* Drop control character and report putc() success */
		if ((chr < 0x20) || (chr >= 0x80)) {
    3554:	8d 2f       	mov	r24, r29
    3556:	0d 2e       	mov	r0, r29
    3558:	00 0c       	add	r0, r0
    355a:	99 0b       	sbc	r25, r25
    355c:	80 97       	sbiw	r24, 0x20	; 32
    355e:	80 36       	cpi	r24, 0x60	; 96
    3560:	91 05       	cpc	r25, r1
    3562:	a0 f4       	brcc	.+40     	; 0x358c <udi_write_tx_buf+0x5c>
			return true;
		}
	}

	if (!g_usb_cdc_access_blocked) {  // atomic operation
    3564:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <g_usb_cdc_access_blocked>
    3568:	81 11       	cpse	r24, r1
    356a:	14 c0       	rjmp	.+40     	; 0x3594 <udi_write_tx_buf+0x64>
		if (udi_cdc_is_tx_ready()) {
    356c:	0e 94 ee 5b 	call	0xb7dc	; 0xb7dc <udi_cdc_is_tx_ready>
    3570:	88 23       	and	r24, r24
    3572:	31 f0       	breq	.+12     	; 0x3580 <udi_write_tx_buf+0x50>
			udi_cdc_putc(chr);
    3574:	8d 2f       	mov	r24, r29
    3576:	dd 0f       	add	r29, r29
    3578:	99 0b       	sbc	r25, r25
    357a:	0e 94 3f 5c 	call	0xb87e	; 0xb87e <udi_cdc_putc>
    357e:	06 c0       	rjmp	.+12     	; 0x358c <udi_write_tx_buf+0x5c>
			return true;

		} else {
			g_usb_cdc_access_blocked = true;
    3580:	81 e0       	ldi	r24, 0x01	; 1
    3582:	80 93 51 26 	sts	0x2651, r24	; 0x802651 <g_usb_cdc_access_blocked>
    3586:	06 c0       	rjmp	.+12     	; 0x3594 <udi_write_tx_buf+0x64>
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;
    3588:	c6 2f       	mov	r28, r22
    358a:	04 c0       	rjmp	.+8      	; 0x3594 <udi_write_tx_buf+0x64>
	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    358c:	cf 5f       	subi	r28, 0xFF	; 255
uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    358e:	fc 12       	cpse	r15, r28
    3590:	dc cf       	rjmp	.-72     	; 0x354a <udi_write_tx_buf+0x1a>
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    3592:	cf 2d       	mov	r28, r15
	}
	return ret;
}
    3594:	8c 2f       	mov	r24, r28
    3596:	df 91       	pop	r29
    3598:	cf 91       	pop	r28
    359a:	1f 91       	pop	r17
    359c:	0f 91       	pop	r16
    359e:	ff 90       	pop	r15
    35a0:	ef 90       	pop	r14
    35a2:	08 95       	ret

000035a4 <printHelp>:

void printHelp(void)
{
	static bool again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_01);
    35a4:	81 e5       	ldi	r24, 0x51	; 81
    35a6:	9a e2       	ldi	r25, 0x2A	; 42
    35a8:	9f 93       	push	r25
    35aa:	8f 93       	push	r24
    35ac:	1f 92       	push	r1
    35ae:	80 e4       	ldi	r24, 0x40	; 64
    35b0:	8f 93       	push	r24
    35b2:	8b e2       	ldi	r24, 0x2B	; 43
    35b4:	95 e2       	ldi	r25, 0x25	; 37
    35b6:	9f 93       	push	r25
    35b8:	8f 93       	push	r24
    35ba:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    35be:	81 34       	cpi	r24, 0x41	; 65
    35c0:	91 05       	cpc	r25, r1
    35c2:	10 f0       	brcs	.+4      	; 0x35c8 <printHelp+0x24>
    35c4:	80 e4       	ldi	r24, 0x40	; 64
    35c6:	90 e0       	ldi	r25, 0x00	; 0
    35c8:	40 e0       	ldi	r20, 0x00	; 0
    35ca:	68 2f       	mov	r22, r24
    35cc:	8b e2       	ldi	r24, 0x2B	; 43
    35ce:	95 e2       	ldi	r25, 0x25	; 37
    35d0:	af df       	rcall	.-162    	; 0x3530 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_02);
    35d2:	85 e1       	ldi	r24, 0x15	; 21
    35d4:	9a e2       	ldi	r25, 0x2A	; 42
    35d6:	9f 93       	push	r25
    35d8:	8f 93       	push	r24
    35da:	1f 92       	push	r1
    35dc:	80 e4       	ldi	r24, 0x40	; 64
    35de:	8f 93       	push	r24
    35e0:	8b e2       	ldi	r24, 0x2B	; 43
    35e2:	95 e2       	ldi	r25, 0x25	; 37
    35e4:	9f 93       	push	r25
    35e6:	8f 93       	push	r24
    35e8:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    35ec:	81 34       	cpi	r24, 0x41	; 65
    35ee:	91 05       	cpc	r25, r1
    35f0:	10 f0       	brcs	.+4      	; 0x35f6 <printHelp+0x52>
    35f2:	80 e4       	ldi	r24, 0x40	; 64
    35f4:	90 e0       	ldi	r25, 0x00	; 0
    35f6:	40 e0       	ldi	r20, 0x00	; 0
    35f8:	68 2f       	mov	r22, r24
    35fa:	8b e2       	ldi	r24, 0x2B	; 43
    35fc:	95 e2       	ldi	r25, 0x25	; 37
    35fe:	98 df       	rcall	.-208    	; 0x3530 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_03);
    3600:	8b ee       	ldi	r24, 0xEB	; 235
    3602:	99 e2       	ldi	r25, 0x29	; 41
    3604:	9f 93       	push	r25
    3606:	8f 93       	push	r24
    3608:	1f 92       	push	r1
    360a:	80 e4       	ldi	r24, 0x40	; 64
    360c:	8f 93       	push	r24
    360e:	8b e2       	ldi	r24, 0x2B	; 43
    3610:	95 e2       	ldi	r25, 0x25	; 37
    3612:	9f 93       	push	r25
    3614:	8f 93       	push	r24
    3616:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    361a:	81 34       	cpi	r24, 0x41	; 65
    361c:	91 05       	cpc	r25, r1
    361e:	10 f0       	brcs	.+4      	; 0x3624 <printHelp+0x80>
    3620:	80 e4       	ldi	r24, 0x40	; 64
    3622:	90 e0       	ldi	r25, 0x00	; 0
    3624:	40 e0       	ldi	r20, 0x00	; 0
    3626:	68 2f       	mov	r22, r24
    3628:	8b e2       	ldi	r24, 0x2B	; 43
    362a:	95 e2       	ldi	r25, 0x25	; 37
    362c:	81 df       	rcall	.-254    	; 0x3530 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_04);
    362e:	80 eb       	ldi	r24, 0xB0	; 176
    3630:	99 e2       	ldi	r25, 0x29	; 41
    3632:	9f 93       	push	r25
    3634:	8f 93       	push	r24
    3636:	1f 92       	push	r1
    3638:	80 e4       	ldi	r24, 0x40	; 64
    363a:	8f 93       	push	r24
    363c:	8b e2       	ldi	r24, 0x2B	; 43
    363e:	95 e2       	ldi	r25, 0x25	; 37
    3640:	9f 93       	push	r25
    3642:	8f 93       	push	r24
    3644:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3648:	81 34       	cpi	r24, 0x41	; 65
    364a:	91 05       	cpc	r25, r1
    364c:	10 f0       	brcs	.+4      	; 0x3652 <printHelp+0xae>
    364e:	80 e4       	ldi	r24, 0x40	; 64
    3650:	90 e0       	ldi	r25, 0x00	; 0
    3652:	40 e0       	ldi	r20, 0x00	; 0
    3654:	68 2f       	mov	r22, r24
    3656:	8b e2       	ldi	r24, 0x2B	; 43
    3658:	95 e2       	ldi	r25, 0x25	; 37
    365a:	6a df       	rcall	.-300    	; 0x3530 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_05);
    365c:	89 e9       	ldi	r24, 0x99	; 153
    365e:	99 e2       	ldi	r25, 0x29	; 41
    3660:	9f 93       	push	r25
    3662:	8f 93       	push	r24
    3664:	1f 92       	push	r1
    3666:	80 e4       	ldi	r24, 0x40	; 64
    3668:	8f 93       	push	r24
    366a:	8b e2       	ldi	r24, 0x2B	; 43
    366c:	95 e2       	ldi	r25, 0x25	; 37
    366e:	9f 93       	push	r25
    3670:	8f 93       	push	r24
    3672:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3676:	81 34       	cpi	r24, 0x41	; 65
    3678:	91 05       	cpc	r25, r1
    367a:	10 f0       	brcs	.+4      	; 0x3680 <printHelp+0xdc>
    367c:	80 e4       	ldi	r24, 0x40	; 64
    367e:	90 e0       	ldi	r25, 0x00	; 0
    3680:	40 e0       	ldi	r20, 0x00	; 0
    3682:	68 2f       	mov	r22, r24
    3684:	8b e2       	ldi	r24, 0x2B	; 43
    3686:	95 e2       	ldi	r25, 0x25	; 37
    3688:	53 df       	rcall	.-346    	; 0x3530 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    368a:	86 e9       	ldi	r24, 0x96	; 150
    368c:	99 e2       	ldi	r25, 0x29	; 41
    368e:	9f 93       	push	r25
    3690:	8f 93       	push	r24
    3692:	1f 92       	push	r1
    3694:	80 e4       	ldi	r24, 0x40	; 64
    3696:	8f 93       	push	r24
    3698:	8b e2       	ldi	r24, 0x2B	; 43
    369a:	95 e2       	ldi	r25, 0x25	; 37
    369c:	9f 93       	push	r25
    369e:	8f 93       	push	r24
    36a0:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    36a4:	2d b7       	in	r18, 0x3d	; 61
    36a6:	3e b7       	in	r19, 0x3e	; 62
    36a8:	2c 5d       	subi	r18, 0xDC	; 220
    36aa:	3f 4f       	sbci	r19, 0xFF	; 255
    36ac:	2d bf       	out	0x3d, r18	; 61
    36ae:	3e bf       	out	0x3e, r19	; 62
    36b0:	81 34       	cpi	r24, 0x41	; 65
    36b2:	91 05       	cpc	r25, r1
    36b4:	10 f0       	brcs	.+4      	; 0x36ba <printHelp+0x116>
    36b6:	80 e4       	ldi	r24, 0x40	; 64
    36b8:	90 e0       	ldi	r25, 0x00	; 0
    36ba:	40 e0       	ldi	r20, 0x00	; 0
    36bc:	68 2f       	mov	r22, r24
    36be:	8b e2       	ldi	r24, 0x2B	; 43
    36c0:	95 e2       	ldi	r25, 0x25	; 37
    36c2:	36 df       	rcall	.-404    	; 0x3530 <udi_write_tx_buf>

	if (!again) {
    36c4:	80 91 ee 21 	lds	r24, 0x21EE	; 0x8021ee <__data_end>
    36c8:	81 11       	cpse	r24, r1
    36ca:	20 c0       	rjmp	.+64     	; 0x370c <printHelp+0x168>
		again = true;
    36cc:	81 e0       	ldi	r24, 0x01	; 1
    36ce:	80 93 ee 21 	sts	0x21EE, r24	; 0x8021ee <__data_end>

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    36d2:	81 e9       	ldi	r24, 0x91	; 145
    36d4:	99 e2       	ldi	r25, 0x29	; 41
    36d6:	9f 93       	push	r25
    36d8:	8f 93       	push	r24
    36da:	1f 92       	push	r1
    36dc:	80 e4       	ldi	r24, 0x40	; 64
    36de:	8f 93       	push	r24
    36e0:	8b e2       	ldi	r24, 0x2B	; 43
    36e2:	95 e2       	ldi	r25, 0x25	; 37
    36e4:	9f 93       	push	r25
    36e6:	8f 93       	push	r24
    36e8:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    36ec:	81 34       	cpi	r24, 0x41	; 65
    36ee:	91 05       	cpc	r25, r1
    36f0:	10 f0       	brcs	.+4      	; 0x36f6 <printHelp+0x152>
    36f2:	80 e4       	ldi	r24, 0x40	; 64
    36f4:	90 e0       	ldi	r25, 0x00	; 0
    36f6:	40 e0       	ldi	r20, 0x00	; 0
    36f8:	68 2f       	mov	r22, r24
    36fa:	8b e2       	ldi	r24, 0x2B	; 43
    36fc:	95 e2       	ldi	r25, 0x25	; 37
    36fe:	18 df       	rcall	.-464    	; 0x3530 <udi_write_tx_buf>
    3700:	0f 90       	pop	r0
    3702:	0f 90       	pop	r0
    3704:	0f 90       	pop	r0
    3706:	0f 90       	pop	r0
    3708:	0f 90       	pop	r0
    370a:	0f 90       	pop	r0
    370c:	08 95       	ret

0000370e <interpreter_doProcess>:
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
}


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    370e:	8f 92       	push	r8
    3710:	9f 92       	push	r9
    3712:	af 92       	push	r10
    3714:	bf 92       	push	r11
    3716:	cf 92       	push	r12
    3718:	df 92       	push	r13
    371a:	ef 92       	push	r14
    371c:	ff 92       	push	r15
    371e:	0f 93       	push	r16
    3720:	1f 93       	push	r17
    3722:	cf 93       	push	r28
    3724:	df 93       	push	r29
    3726:	1f 92       	push	r1
    3728:	1f 92       	push	r1
    372a:	cd b7       	in	r28, 0x3d	; 61
    372c:	de b7       	in	r29, 0x3e	; 62
	/* Sanity checks */
	if (!rx_buf || !rx_len) {
    372e:	00 97       	sbiw	r24, 0x00	; 0
    3730:	09 f4       	brne	.+2      	; 0x3734 <interpreter_doProcess+0x26>
    3732:	14 c1       	rjmp	.+552    	; 0x395c <interpreter_doProcess+0x24e>
    3734:	61 15       	cp	r22, r1
    3736:	71 05       	cpc	r23, r1
    3738:	09 f4       	brne	.+2      	; 0x373c <interpreter_doProcess+0x2e>
    373a:	10 c1       	rjmp	.+544    	; 0x395c <interpreter_doProcess+0x24e>
    373c:	7b 01       	movw	r14, r22
    373e:	8c 01       	movw	r16, r24
		return;
	}

	char* pos = memchr(rx_buf, '\r', rx_len);
    3740:	ab 01       	movw	r20, r22
    3742:	6d e0       	ldi	r22, 0x0D	; 13
    3744:	70 e0       	ldi	r23, 0x00	; 0
    3746:	0e 94 b8 66 	call	0xcd70	; 0xcd70 <memchr>
    374a:	5c 01       	movw	r10, r24

	/* Stash new data into static cmdLine buffer */
	if (!pos) {
    374c:	00 97       	sbiw	r24, 0x00	; 0
    374e:	f1 f4       	brne	.+60     	; 0x378c <interpreter_doProcess+0x7e>
		if ((s_rx_cmdLine_idx + rx_len) > C_RX_CMDLINE_BUF_SIZE) {
    3750:	d0 90 ef 21 	lds	r13, 0x21EF	; 0x8021ef <s_rx_cmdLine_idx>
    3754:	8d 2d       	mov	r24, r13
    3756:	90 e0       	ldi	r25, 0x00	; 0
    3758:	97 01       	movw	r18, r14
    375a:	28 0f       	add	r18, r24
    375c:	39 1f       	adc	r19, r25
    375e:	21 30       	cpi	r18, 0x01	; 1
    3760:	31 40       	sbci	r19, 0x01	; 1
    3762:	48 f0       	brcs	.+18     	; 0x3776 <interpreter_doProcess+0x68>
			/* Over sized - drop all buffered data and use this chunk as new begin */
			memcpy(s_rx_cmdLine_buf, rx_buf, rx_len);
    3764:	a7 01       	movw	r20, r14
    3766:	b8 01       	movw	r22, r16
    3768:	80 ef       	ldi	r24, 0xF0	; 240
    376a:	91 e2       	ldi	r25, 0x21	; 33
    376c:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
			s_rx_cmdLine_idx = rx_len;
    3770:	e0 92 ef 21 	sts	0x21EF, r14	; 0x8021ef <s_rx_cmdLine_idx>
    3774:	f3 c0       	rjmp	.+486    	; 0x395c <interpreter_doProcess+0x24e>

		} else {
			/* Add new chunk to buffer */
			memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, rx_len);
    3776:	a7 01       	movw	r20, r14
    3778:	b8 01       	movw	r22, r16
    377a:	80 51       	subi	r24, 0x10	; 16
    377c:	9e 4d       	sbci	r25, 0xDE	; 222
    377e:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
			s_rx_cmdLine_idx += rx_len;
    3782:	6d 2d       	mov	r22, r13
    3784:	6e 0d       	add	r22, r14
    3786:	60 93 ef 21 	sts	0x21EF, r22	; 0x8021ef <s_rx_cmdLine_idx>
    378a:	e8 c0       	rjmp	.+464    	; 0x395c <interpreter_doProcess+0x24e>
		}

	} else {
		uint8_t pos_len = (pos - rx_buf) + 1;
    378c:	80 1b       	sub	r24, r16
    378e:	91 0b       	sbc	r25, r17
    3790:	dd 24       	eor	r13, r13
    3792:	d3 94       	inc	r13
    3794:	d8 0e       	add	r13, r24

		/* Add current chunk to the line buffer */
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    3796:	8d 2c       	mov	r8, r13
    3798:	91 2c       	mov	r9, r1
    379a:	c0 90 ef 21 	lds	r12, 0x21EF	; 0x8021ef <s_rx_cmdLine_idx>
    379e:	8c 2d       	mov	r24, r12
    37a0:	90 e0       	ldi	r25, 0x00	; 0
    37a2:	a4 01       	movw	r20, r8
    37a4:	b8 01       	movw	r22, r16
    37a6:	80 51       	subi	r24, 0x10	; 16
    37a8:	9e 4d       	sbci	r25, 0xDE	; 222
    37aa:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
		s_rx_cmdLine_idx += pos_len;
    37ae:	cd 0c       	add	r12, r13
    37b0:	c0 92 ef 21 	sts	0x21EF, r12	; 0x8021ef <s_rx_cmdLine_idx>

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    37b4:	44 e0       	ldi	r20, 0x04	; 4
    37b6:	50 e0       	ldi	r21, 0x00	; 0
    37b8:	6c e8       	ldi	r22, 0x8C	; 140
    37ba:	79 e2       	ldi	r23, 0x29	; 41
    37bc:	80 ef       	ldi	r24, 0xF0	; 240
    37be:	91 e2       	ldi	r25, 0x21	; 33
    37c0:	0e 94 aa 66 	call	0xcd54	; 0xcd54 <strncmp_P>
    37c4:	89 2b       	or	r24, r25
    37c6:	f9 f4       	brne	.+62     	; 0x3806 <interpreter_doProcess+0xf8>
			int val = 0;
    37c8:	19 82       	std	Y+1, r1	; 0x01
    37ca:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), PM_IP_CMD_1INTARG, &val);
    37cc:	ce 01       	movw	r24, r28
    37ce:	01 96       	adiw	r24, 0x01	; 1
    37d0:	9f 93       	push	r25
    37d2:	8f 93       	push	r24
    37d4:	84 e4       	ldi	r24, 0x44	; 68
    37d6:	99 e2       	ldi	r25, 0x29	; 41
    37d8:	9f 93       	push	r25
    37da:	8f 93       	push	r24
    37dc:	84 ef       	ldi	r24, 0xF4	; 244
    37de:	91 e2       	ldi	r25, 0x21	; 33
    37e0:	9f 93       	push	r25
    37e2:	8f 93       	push	r24
    37e4:	0e 94 76 67 	call	0xceec	; 0xceec <sscanf_P>
			adc_app_enable(val);
    37e8:	81 e0       	ldi	r24, 0x01	; 1
    37ea:	29 81       	ldd	r18, Y+1	; 0x01
    37ec:	3a 81       	ldd	r19, Y+2	; 0x02
    37ee:	23 2b       	or	r18, r19
    37f0:	09 f4       	brne	.+2      	; 0x37f4 <interpreter_doProcess+0xe6>
    37f2:	80 e0       	ldi	r24, 0x00	; 0
    37f4:	0e 94 24 4f 	call	0x9e48	; 0x9e48 <adc_app_enable>
    37f8:	0f 90       	pop	r0
    37fa:	0f 90       	pop	r0
    37fc:	0f 90       	pop	r0
    37fe:	0f 90       	pop	r0
    3800:	0f 90       	pop	r0
    3802:	0f 90       	pop	r0
    3804:	7b c0       	rjmp	.+246    	; 0x38fc <interpreter_doProcess+0x1ee>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    3806:	44 e0       	ldi	r20, 0x04	; 4
    3808:	50 e0       	ldi	r21, 0x00	; 0
    380a:	67 e8       	ldi	r22, 0x87	; 135
    380c:	79 e2       	ldi	r23, 0x29	; 41
    380e:	80 ef       	ldi	r24, 0xF0	; 240
    3810:	91 e2       	ldi	r25, 0x21	; 33
    3812:	0e 94 aa 66 	call	0xcd54	; 0xcd54 <strncmp_P>
    3816:	89 2b       	or	r24, r25
    3818:	f9 f4       	brne	.+62     	; 0x3858 <interpreter_doProcess+0x14a>
			int val = 0;
    381a:	19 82       	std	Y+1, r1	; 0x01
    381c:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), PM_IP_CMD_1INTARG, &val);
    381e:	ce 01       	movw	r24, r28
    3820:	01 96       	adiw	r24, 0x01	; 1
    3822:	9f 93       	push	r25
    3824:	8f 93       	push	r24
    3826:	84 e4       	ldi	r24, 0x44	; 68
    3828:	99 e2       	ldi	r25, 0x29	; 41
    382a:	9f 93       	push	r25
    382c:	8f 93       	push	r24
    382e:	84 ef       	ldi	r24, 0xF4	; 244
    3830:	91 e2       	ldi	r25, 0x21	; 33
    3832:	9f 93       	push	r25
    3834:	8f 93       	push	r24
    3836:	0e 94 76 67 	call	0xceec	; 0xceec <sscanf_P>
			dac_app_enable(val);
    383a:	81 e0       	ldi	r24, 0x01	; 1
    383c:	29 81       	ldd	r18, Y+1	; 0x01
    383e:	3a 81       	ldd	r19, Y+2	; 0x02
    3840:	23 2b       	or	r18, r19
    3842:	09 f4       	brne	.+2      	; 0x3846 <interpreter_doProcess+0x138>
    3844:	80 e0       	ldi	r24, 0x00	; 0
    3846:	0e 94 5b 4f 	call	0x9eb6	; 0x9eb6 <dac_app_enable>
    384a:	0f 90       	pop	r0
    384c:	0f 90       	pop	r0
    384e:	0f 90       	pop	r0
    3850:	0f 90       	pop	r0
    3852:	0f 90       	pop	r0
    3854:	0f 90       	pop	r0
    3856:	52 c0       	rjmp	.+164    	; 0x38fc <interpreter_doProcess+0x1ee>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    3858:	45 e0       	ldi	r20, 0x05	; 5
    385a:	50 e0       	ldi	r21, 0x00	; 0
    385c:	61 e8       	ldi	r22, 0x81	; 129
    385e:	79 e2       	ldi	r23, 0x29	; 41
    3860:	80 ef       	ldi	r24, 0xF0	; 240
    3862:	91 e2       	ldi	r25, 0x21	; 33
    3864:	0e 94 aa 66 	call	0xcd54	; 0xcd54 <strncmp_P>
    3868:	89 2b       	or	r24, r25
    386a:	f9 f4       	brne	.+62     	; 0x38aa <interpreter_doProcess+0x19c>
			int val = 0;
    386c:	19 82       	std	Y+1, r1	; 0x01
    386e:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), PM_IP_CMD_1INTARG, &val);
    3870:	ce 01       	movw	r24, r28
    3872:	01 96       	adiw	r24, 0x01	; 1
    3874:	9f 93       	push	r25
    3876:	8f 93       	push	r24
    3878:	84 e4       	ldi	r24, 0x44	; 68
    387a:	99 e2       	ldi	r25, 0x29	; 41
    387c:	9f 93       	push	r25
    387e:	8f 93       	push	r24
    3880:	85 ef       	ldi	r24, 0xF5	; 245
    3882:	91 e2       	ldi	r25, 0x21	; 33
    3884:	9f 93       	push	r25
    3886:	8f 93       	push	r24
    3888:	0e 94 76 67 	call	0xceec	; 0xceec <sscanf_P>
			printStatusLines_enable(val);
    388c:	81 e0       	ldi	r24, 0x01	; 1
    388e:	29 81       	ldd	r18, Y+1	; 0x01
    3890:	3a 81       	ldd	r19, Y+2	; 0x02
    3892:	23 2b       	or	r18, r19
    3894:	09 f4       	brne	.+2      	; 0x3898 <interpreter_doProcess+0x18a>
    3896:	80 e0       	ldi	r24, 0x00	; 0
    3898:	0e 94 b7 4f 	call	0x9f6e	; 0x9f6e <printStatusLines_enable>
    389c:	0f 90       	pop	r0
    389e:	0f 90       	pop	r0
    38a0:	0f 90       	pop	r0
    38a2:	0f 90       	pop	r0
    38a4:	0f 90       	pop	r0
    38a6:	0f 90       	pop	r0
    38a8:	29 c0       	rjmp	.+82     	; 0x38fc <interpreter_doProcess+0x1ee>

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    38aa:	44 e0       	ldi	r20, 0x04	; 4
    38ac:	50 e0       	ldi	r21, 0x00	; 0
    38ae:	6c e7       	ldi	r22, 0x7C	; 124
    38b0:	79 e2       	ldi	r23, 0x29	; 41
    38b2:	80 ef       	ldi	r24, 0xF0	; 240
    38b4:	91 e2       	ldi	r25, 0x21	; 33
    38b6:	0e 94 92 66 	call	0xcd24	; 0xcd24 <strncasecmp_P>
    38ba:	89 2b       	or	r24, r25
			printHelp();
    38bc:	11 f4       	brne	.+4      	; 0x38c2 <interpreter_doProcess+0x1b4>
    38be:	72 de       	rcall	.-796    	; 0x35a4 <printHelp>

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    38c0:	1d c0       	rjmp	.+58     	; 0x38fc <interpreter_doProcess+0x1ee>
    38c2:	87 e4       	ldi	r24, 0x47	; 71
    38c4:	99 e2       	ldi	r25, 0x29	; 41
    38c6:	9f 93       	push	r25
    38c8:	8f 93       	push	r24
    38ca:	1f 92       	push	r1
    38cc:	80 e4       	ldi	r24, 0x40	; 64
    38ce:	8f 93       	push	r24
    38d0:	8b e2       	ldi	r24, 0x2B	; 43
    38d2:	95 e2       	ldi	r25, 0x25	; 37
    38d4:	9f 93       	push	r25
    38d6:	8f 93       	push	r24
    38d8:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    38dc:	81 34       	cpi	r24, 0x41	; 65
    38de:	91 05       	cpc	r25, r1
    38e0:	10 f0       	brcs	.+4      	; 0x38e6 <interpreter_doProcess+0x1d8>
    38e2:	80 e4       	ldi	r24, 0x40	; 64
    38e4:	90 e0       	ldi	r25, 0x00	; 0
    38e6:	40 e0       	ldi	r20, 0x00	; 0
    38e8:	68 2f       	mov	r22, r24
    38ea:	8b e2       	ldi	r24, 0x2B	; 43
    38ec:	95 e2       	ldi	r25, 0x25	; 37
    38ee:	20 de       	rcall	.-960    	; 0x3530 <udi_write_tx_buf>
    38f0:	0f 90       	pop	r0
    38f2:	0f 90       	pop	r0
    38f4:	0f 90       	pop	r0
    38f6:	0f 90       	pop	r0
    38f8:	0f 90       	pop	r0
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    38fa:	0f 90       	pop	r0
    38fc:	81 e9       	ldi	r24, 0x91	; 145
    38fe:	99 e2       	ldi	r25, 0x29	; 41
    3900:	9f 93       	push	r25
    3902:	8f 93       	push	r24
    3904:	1f 92       	push	r1
    3906:	80 e4       	ldi	r24, 0x40	; 64
    3908:	8f 93       	push	r24
    390a:	8b e2       	ldi	r24, 0x2B	; 43
    390c:	95 e2       	ldi	r25, 0x25	; 37
    390e:	9f 93       	push	r25
    3910:	8f 93       	push	r24
    3912:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3916:	81 34       	cpi	r24, 0x41	; 65
    3918:	91 05       	cpc	r25, r1
    391a:	10 f0       	brcs	.+4      	; 0x3920 <interpreter_doProcess+0x212>
    391c:	80 e4       	ldi	r24, 0x40	; 64
    391e:	90 e0       	ldi	r25, 0x00	; 0
    3920:	40 e0       	ldi	r20, 0x00	; 0
    3922:	68 2f       	mov	r22, r24
    3924:	8b e2       	ldi	r24, 0x2B	; 43
    3926:	95 e2       	ldi	r25, 0x25	; 37
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
		s_rx_cmdLine_idx += pos_len;

		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
    3928:	03 de       	rcall	.-1018   	; 0x3530 <udi_write_tx_buf>
    392a:	10 92 ef 21 	sts	0x21EF, r1	; 0x8021ef <s_rx_cmdLine_idx>

		/* Attach trailing data to the buffer */
		if (rx_len > pos_len) {
    392e:	0f 90       	pop	r0
    3930:	0f 90       	pop	r0
    3932:	0f 90       	pop	r0
    3934:	0f 90       	pop	r0
    3936:	0f 90       	pop	r0
    3938:	0f 90       	pop	r0
    393a:	8e 14       	cp	r8, r14
    393c:	9f 04       	cpc	r9, r15
			memcpy(s_rx_cmdLine_buf, pos + 1, rx_len - pos_len);
    393e:	70 f4       	brcc	.+28     	; 0x395c <interpreter_doProcess+0x24e>
    3940:	a7 01       	movw	r20, r14
    3942:	48 19       	sub	r20, r8
    3944:	59 09       	sbc	r21, r9
    3946:	b5 01       	movw	r22, r10
    3948:	6f 5f       	subi	r22, 0xFF	; 255
    394a:	7f 4f       	sbci	r23, 0xFF	; 255
    394c:	80 ef       	ldi	r24, 0xF0	; 240
    394e:	91 e2       	ldi	r25, 0x21	; 33
    3950:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
			s_rx_cmdLine_idx = rx_len - pos_len;
    3954:	6e 2d       	mov	r22, r14
    3956:	6d 19       	sub	r22, r13
    3958:	60 93 ef 21 	sts	0x21EF, r22	; 0x8021ef <s_rx_cmdLine_idx>
		}
	}
}
    395c:	0f 90       	pop	r0
    395e:	0f 90       	pop	r0
    3960:	df 91       	pop	r29
    3962:	cf 91       	pop	r28
    3964:	1f 91       	pop	r17
    3966:	0f 91       	pop	r16
    3968:	ff 90       	pop	r15
    396a:	ef 90       	pop	r14
    396c:	df 90       	pop	r13
    396e:	cf 90       	pop	r12
    3970:	bf 90       	pop	r11
    3972:	af 90       	pop	r10
    3974:	9f 90       	pop	r9
    3976:	8f 90       	pop	r8
    3978:	08 95       	ret

0000397a <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    397a:	04 c0       	rjmp	.+8      	; 0x3984 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    397c:	61 50       	subi	r22, 0x01	; 1
    397e:	71 09       	sbc	r23, r1
    3980:	81 09       	sbc	r24, r1
    3982:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    3984:	61 15       	cp	r22, r1
    3986:	71 05       	cpc	r23, r1
    3988:	81 05       	cpc	r24, r1
    398a:	91 05       	cpc	r25, r1
    398c:	b9 f7       	brne	.-18     	; 0x397c <__portable_avr_delay_cycles+0x2>
    398e:	08 95       	ret

00003990 <twi2_waitUntilReady>:
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
	}
}

static void twi2_waitUntilReady(void)
{
    3990:	cf 92       	push	r12
    3992:	df 92       	push	r13
    3994:	ef 92       	push	r14
    3996:	ff 92       	push	r15
    3998:	0f 93       	push	r16
    399a:	1f 93       	push	r17
    399c:	cf 93       	push	r28
	status_code_t status;
	uint8_t isBusy;
	uint8_t isValid;

	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
    399e:	e4 e1       	ldi	r30, 0x14	; 20
    39a0:	f0 e2       	ldi	r31, 0x20	; 32
    39a2:	83 e0       	ldi	r24, 0x03	; 3
    39a4:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    39a6:	81 e0       	ldi	r24, 0x01	; 1
    39a8:	90 e0       	ldi	r25, 0x00	; 0
    39aa:	84 83       	std	Z+4, r24	; 0x04
    39ac:	95 83       	std	Z+5, r25	; 0x05

	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    39ae:	8f 01       	movw	r16, r30
    39b0:	cc 24       	eor	r12, r12
    39b2:	c3 94       	inc	r12
    39b4:	d1 2c       	mov	r13, r1
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    39b6:	0f 2e       	mov	r0, r31
    39b8:	fb e1       	ldi	r31, 0x1B	; 27
    39ba:	ef 2e       	mov	r14, r31
    39bc:	f5 e2       	ldi	r31, 0x25	; 37
    39be:	ff 2e       	mov	r15, r31
    39c0:	f0 2d       	mov	r31, r0
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
	twi2_packet.addr_length = 1;

	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    39c2:	f8 01       	movw	r30, r16
    39c4:	c0 86       	std	Z+8, r12	; 0x08
    39c6:	d1 86       	std	Z+9, r13	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    39c8:	41 e0       	ldi	r20, 0x01	; 1
    39ca:	b8 01       	movw	r22, r16
    39cc:	80 e8       	ldi	r24, 0x80	; 128
    39ce:	94 e0       	ldi	r25, 0x04	; 4
    39d0:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    39d4:	f7 01       	movw	r30, r14
    39d6:	c0 81       	ld	r28, Z
    39d8:	9c 2f       	mov	r25, r28
    39da:	90 78       	andi	r25, 0x80	; 128
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
    39dc:	81 11       	cpse	r24, r1
    39de:	0d c0       	rjmp	.+26     	; 0x39fa <twi2_waitUntilReady+0x6a>
    39e0:	91 f0       	breq	.+36     	; 0x3a06 <twi2_waitUntilReady+0x76>
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
		} else {
			if (isBusy && isValid) {
    39e2:	8c 2f       	mov	r24, r28
    39e4:	81 78       	andi	r24, 0x81	; 129
    39e6:	81 38       	cpi	r24, 0x81	; 129
    39e8:	29 f4       	brne	.+10     	; 0x39f4 <twi2_waitUntilReady+0x64>
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
    39ea:	65 ef       	ldi	r22, 0xF5	; 245
    39ec:	71 e0       	ldi	r23, 0x01	; 1
    39ee:	80 e0       	ldi	r24, 0x00	; 0
    39f0:	90 e0       	ldi	r25, 0x00	; 0
    39f2:	c3 df       	rcall	.-122    	; 0x397a <__portable_avr_delay_cycles>
			}
		}
	} while ((status != STATUS_OK) || !isValid || isBusy);
    39f4:	c0 fd       	sbrc	r28, 0
    39f6:	e5 cf       	rjmp	.-54     	; 0x39c2 <twi2_waitUntilReady+0x32>
    39f8:	0c c0       	rjmp	.+24     	; 0x3a12 <twi2_waitUntilReady+0x82>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    39fa:	65 e0       	ldi	r22, 0x05	; 5
    39fc:	70 e0       	ldi	r23, 0x00	; 0
    39fe:	80 e0       	ldi	r24, 0x00	; 0
    3a00:	90 e0       	ldi	r25, 0x00	; 0
    3a02:	bb df       	rcall	.-138    	; 0x397a <__portable_avr_delay_cycles>
    3a04:	de cf       	rjmp	.-68     	; 0x39c2 <twi2_waitUntilReady+0x32>
    3a06:	65 e0       	ldi	r22, 0x05	; 5
    3a08:	70 e0       	ldi	r23, 0x00	; 0
    3a0a:	80 e0       	ldi	r24, 0x00	; 0
    3a0c:	90 e0       	ldi	r25, 0x00	; 0
    3a0e:	b5 df       	rcall	.-150    	; 0x397a <__portable_avr_delay_cycles>
    3a10:	d8 cf       	rjmp	.-80     	; 0x39c2 <twi2_waitUntilReady+0x32>
			if (isBusy && isValid) {
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
			}
		}
	} while ((status != STATUS_OK) || !isValid || isBusy);
}
    3a12:	cf 91       	pop	r28
    3a14:	1f 91       	pop	r17
    3a16:	0f 91       	pop	r16
    3a18:	ff 90       	pop	r15
    3a1a:	ef 90       	pop	r14
    3a1c:	df 90       	pop	r13
    3a1e:	cf 90       	pop	r12
    3a20:	08 95       	ret

00003a22 <isr_twi1_baro>:
		}
	} while (false);
}

static void isr_twi1_baro(uint32_t now, bool sync)
{
    3a22:	cf 93       	push	r28
    3a24:	df 93       	push	r29
    3a26:	1f 92       	push	r1
    3a28:	cd b7       	in	r28, 0x3d	; 61
    3a2a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t  s_step = 100;
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
    3a2c:	44 23       	and	r20, r20
    3a2e:	41 f0       	breq	.+16     	; 0x3a40 <isr_twi1_baro+0x1e>
    3a30:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7549>
    3a34:	84 36       	cpi	r24, 0x64	; 100
    3a36:	08 f4       	brcc	.+2      	; 0x3a3a <isr_twi1_baro+0x18>
    3a38:	bb c0       	rjmp	.+374    	; 0x3bb0 <isr_twi1_baro+0x18e>
		s_step = 0;
    3a3a:	10 92 07 20 	sts	0x2007, r1	; 0x802007 <s_step.7549>
    3a3e:	09 c0       	rjmp	.+18     	; 0x3a52 <isr_twi1_baro+0x30>
	}

	switch (s_step) {
    3a40:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7549>
    3a44:	85 31       	cpi	r24, 0x15	; 21
    3a46:	09 f1       	breq	.+66     	; 0x3a8a <isr_twi1_baro+0x68>
    3a48:	8b 32       	cpi	r24, 0x2B	; 43
    3a4a:	09 f4       	brne	.+2      	; 0x3a4e <isr_twi1_baro+0x2c>
    3a4c:	59 c0       	rjmp	.+178    	; 0x3b00 <isr_twi1_baro+0xde>
    3a4e:	81 11       	cpse	r24, r1
    3a50:	a9 c0       	rjmp	.+338    	; 0x3ba4 <isr_twi1_baro+0x182>
		case 0:
			/* Request D1 */
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    3a52:	e8 e2       	ldi	r30, 0x28	; 40
    3a54:	f0 e2       	ldi	r31, 0x20	; 32
    3a56:	86 e7       	ldi	r24, 0x76	; 118
    3a58:	80 83       	st	Z, r24
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D1_4096;
    3a5a:	88 e4       	ldi	r24, 0x48	; 72
    3a5c:	81 83       	std	Z+1, r24	; 0x01
			twi1_packet.addr_length = 1;
    3a5e:	81 e0       	ldi	r24, 0x01	; 1
    3a60:	90 e0       	ldi	r25, 0x00	; 0
    3a62:	84 83       	std	Z+4, r24	; 0x04
    3a64:	95 83       	std	Z+5, r25	; 0x05
			twi1_packet.length = 0;
    3a66:	10 86       	std	Z+8, r1	; 0x08
    3a68:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3a6a:	40 e0       	ldi	r20, 0x00	; 0
    3a6c:	bf 01       	movw	r22, r30
    3a6e:	80 ea       	ldi	r24, 0xA0	; 160
    3a70:	94 e0       	ldi	r25, 0x04	; 4
    3a72:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
			status_code_t sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3a76:	81 11       	cpse	r24, r1
    3a78:	04 c0       	rjmp	.+8      	; 0x3a82 <isr_twi1_baro+0x60>
				s_step = 1;
    3a7a:	81 e0       	ldi	r24, 0x01	; 1
    3a7c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
				return;
    3a80:	a0 c0       	rjmp	.+320    	; 0x3bc2 <isr_twi1_baro+0x1a0>
			}

			s_step = 200;										// Failed, stay until new sync triggers
    3a82:	88 ec       	ldi	r24, 0xC8	; 200
    3a84:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
			return;
    3a88:	9c c0       	rjmp	.+312    	; 0x3bc2 <isr_twi1_baro+0x1a0>
		break;

		case 21:
			/* Get data */
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    3a8a:	e8 e2       	ldi	r30, 0x28	; 40
    3a8c:	f0 e2       	ldi	r31, 0x20	; 32
    3a8e:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    3a90:	83 e0       	ldi	r24, 0x03	; 3
    3a92:	90 e0       	ldi	r25, 0x00	; 0
    3a94:	80 87       	std	Z+8, r24	; 0x08
    3a96:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3a98:	41 e0       	ldi	r20, 0x01	; 1
    3a9a:	bf 01       	movw	r22, r30
    3a9c:	80 ea       	ldi	r24, 0xA0	; 160
    3a9e:	94 e0       	ldi	r25, 0x04	; 4
    3aa0:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3aa4:	81 11       	cpse	r24, r1
    3aa6:	28 c0       	rjmp	.+80     	; 0x3af8 <isr_twi1_baro+0xd6>
				s_twi1_baro_d1 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    3aa8:	e3 e2       	ldi	r30, 0x23	; 35
    3aaa:	f5 e2       	ldi	r31, 0x25	; 37
    3aac:	20 81       	ld	r18, Z
    3aae:	81 81       	ldd	r24, Z+1	; 0x01
    3ab0:	90 e0       	ldi	r25, 0x00	; 0
    3ab2:	a0 e0       	ldi	r26, 0x00	; 0
    3ab4:	b0 e0       	ldi	r27, 0x00	; 0
    3ab6:	ba 2f       	mov	r27, r26
    3ab8:	a9 2f       	mov	r26, r25
    3aba:	98 2f       	mov	r25, r24
    3abc:	88 27       	eor	r24, r24
    3abe:	a2 2b       	or	r26, r18
    3ac0:	22 81       	ldd	r18, Z+2	; 0x02
    3ac2:	82 2b       	or	r24, r18
    3ac4:	80 93 16 23 	sts	0x2316, r24	; 0x802316 <s_twi1_baro_d1.7550>
    3ac8:	90 93 17 23 	sts	0x2317, r25	; 0x802317 <s_twi1_baro_d1.7550+0x1>
    3acc:	a0 93 18 23 	sts	0x2318, r26	; 0x802318 <s_twi1_baro_d1.7550+0x2>
    3ad0:	b0 93 19 23 	sts	0x2319, r27	; 0x802319 <s_twi1_baro_d1.7550+0x3>

				/* Request D2 */
				twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D2_4096;
    3ad4:	e8 e2       	ldi	r30, 0x28	; 40
    3ad6:	f0 e2       	ldi	r31, 0x20	; 32
    3ad8:	88 e5       	ldi	r24, 0x58	; 88
    3ada:	81 83       	std	Z+1, r24	; 0x01
				twi1_packet.length = 0;
    3adc:	10 86       	std	Z+8, r1	; 0x08
    3ade:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3ae0:	40 e0       	ldi	r20, 0x00	; 0
    3ae2:	bf 01       	movw	r22, r30
    3ae4:	80 ea       	ldi	r24, 0xA0	; 160
    3ae6:	94 e0       	ldi	r25, 0x04	; 4
    3ae8:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
				sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
				if (sc == STATUS_OK) {
    3aec:	81 11       	cpse	r24, r1
    3aee:	04 c0       	rjmp	.+8      	; 0x3af8 <isr_twi1_baro+0xd6>
					s_step = 22;
    3af0:	86 e1       	ldi	r24, 0x16	; 22
    3af2:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
					return;
    3af6:	65 c0       	rjmp	.+202    	; 0x3bc2 <isr_twi1_baro+0x1a0>
				}
			}

			s_step = 211;										// Failed, stay until new sync triggers
    3af8:	83 ed       	ldi	r24, 0xD3	; 211
    3afa:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
			return;
    3afe:	61 c0       	rjmp	.+194    	; 0x3bc2 <isr_twi1_baro+0x1a0>
		break;

		case 43:
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    3b00:	e8 e2       	ldi	r30, 0x28	; 40
    3b02:	f0 e2       	ldi	r31, 0x20	; 32
    3b04:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    3b06:	83 e0       	ldi	r24, 0x03	; 3
    3b08:	90 e0       	ldi	r25, 0x00	; 0
    3b0a:	80 87       	std	Z+8, r24	; 0x08
    3b0c:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3b0e:	41 e0       	ldi	r20, 0x01	; 1
    3b10:	bf 01       	movw	r22, r30
    3b12:	80 ea       	ldi	r24, 0xA0	; 160
    3b14:	94 e0       	ldi	r25, 0x04	; 4
    3b16:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3b1a:	81 11       	cpse	r24, r1
    3b1c:	3f c0       	rjmp	.+126    	; 0x3b9c <isr_twi1_baro+0x17a>
				s_twi1_baro_d2 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    3b1e:	e3 e2       	ldi	r30, 0x23	; 35
    3b20:	f5 e2       	ldi	r31, 0x25	; 37
    3b22:	20 81       	ld	r18, Z
    3b24:	81 81       	ldd	r24, Z+1	; 0x01
    3b26:	90 e0       	ldi	r25, 0x00	; 0
    3b28:	a0 e0       	ldi	r26, 0x00	; 0
    3b2a:	b0 e0       	ldi	r27, 0x00	; 0
    3b2c:	ba 2f       	mov	r27, r26
    3b2e:	a9 2f       	mov	r26, r25
    3b30:	98 2f       	mov	r25, r24
    3b32:	88 27       	eor	r24, r24
    3b34:	a2 2b       	or	r26, r18
    3b36:	22 81       	ldd	r18, Z+2	; 0x02
    3b38:	82 2b       	or	r24, r18
    3b3a:	80 93 12 23 	sts	0x2312, r24	; 0x802312 <s_twi1_baro_d2.7551>
    3b3e:	90 93 13 23 	sts	0x2313, r25	; 0x802313 <s_twi1_baro_d2.7551+0x1>
    3b42:	a0 93 14 23 	sts	0x2314, r26	; 0x802314 <s_twi1_baro_d2.7551+0x2>
    3b46:	b0 93 15 23 	sts	0x2315, r27	; 0x802315 <s_twi1_baro_d2.7551+0x3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3b4a:	8f b7       	in	r24, 0x3f	; 63
    3b4c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3b4e:	f8 94       	cli
	return flags;
    3b50:	89 81       	ldd	r24, Y+1	; 0x01

				irqflags_t flags = cpu_irq_save();
				g_twi1_baro_d1 = s_twi1_baro_d1;
    3b52:	40 91 16 23 	lds	r20, 0x2316	; 0x802316 <s_twi1_baro_d1.7550>
    3b56:	50 91 17 23 	lds	r21, 0x2317	; 0x802317 <s_twi1_baro_d1.7550+0x1>
    3b5a:	60 91 18 23 	lds	r22, 0x2318	; 0x802318 <s_twi1_baro_d1.7550+0x2>
    3b5e:	70 91 19 23 	lds	r23, 0x2319	; 0x802319 <s_twi1_baro_d1.7550+0x3>
    3b62:	40 93 f9 25 	sts	0x25F9, r20	; 0x8025f9 <g_twi1_baro_d1>
    3b66:	50 93 fa 25 	sts	0x25FA, r21	; 0x8025fa <g_twi1_baro_d1+0x1>
    3b6a:	60 93 fb 25 	sts	0x25FB, r22	; 0x8025fb <g_twi1_baro_d1+0x2>
    3b6e:	70 93 fc 25 	sts	0x25FC, r23	; 0x8025fc <g_twi1_baro_d1+0x3>
				g_twi1_baro_d2 = s_twi1_baro_d2;
    3b72:	40 91 12 23 	lds	r20, 0x2312	; 0x802312 <s_twi1_baro_d2.7551>
    3b76:	50 91 13 23 	lds	r21, 0x2313	; 0x802313 <s_twi1_baro_d2.7551+0x1>
    3b7a:	60 91 14 23 	lds	r22, 0x2314	; 0x802314 <s_twi1_baro_d2.7551+0x2>
    3b7e:	70 91 15 23 	lds	r23, 0x2315	; 0x802315 <s_twi1_baro_d2.7551+0x3>
    3b82:	40 93 f5 25 	sts	0x25F5, r20	; 0x8025f5 <g_twi1_baro_d2>
    3b86:	50 93 f6 25 	sts	0x25F6, r21	; 0x8025f6 <g_twi1_baro_d2+0x1>
    3b8a:	60 93 f7 25 	sts	0x25F7, r22	; 0x8025f7 <g_twi1_baro_d2+0x2>
    3b8e:	70 93 f8 25 	sts	0x25F8, r23	; 0x8025f8 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3b92:	8f bf       	out	0x3f, r24	; 63
				cpu_irq_restore(flags);

				s_step = 123;									// Success, stay until new sync triggers
    3b94:	8b e7       	ldi	r24, 0x7B	; 123
    3b96:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
				return;
    3b9a:	13 c0       	rjmp	.+38     	; 0x3bc2 <isr_twi1_baro+0x1a0>
			}

			s_step = 223;										// Failed, stay until new sync triggers
    3b9c:	8f ed       	ldi	r24, 0xDF	; 223
    3b9e:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
			return;
    3ba2:	0f c0       	rjmp	.+30     	; 0x3bc2 <isr_twi1_baro+0x1a0>
		break;

		default:
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
    3ba4:	84 36       	cpi	r24, 0x64	; 100
    3ba6:	68 f4       	brcc	.+26     	; 0x3bc2 <isr_twi1_baro+0x1a0>
				s_step++;
    3ba8:	8f 5f       	subi	r24, 0xFF	; 255
    3baa:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7549>
    3bae:	09 c0       	rjmp	.+18     	; 0x3bc2 <isr_twi1_baro+0x1a0>
	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
		s_step = 0;
	}

	switch (s_step) {
    3bb0:	85 31       	cpi	r24, 0x15	; 21
    3bb2:	09 f4       	brne	.+2      	; 0x3bb6 <isr_twi1_baro+0x194>
    3bb4:	6a cf       	rjmp	.-300    	; 0x3a8a <isr_twi1_baro+0x68>
    3bb6:	8b 32       	cpi	r24, 0x2B	; 43
    3bb8:	09 f4       	brne	.+2      	; 0x3bbc <isr_twi1_baro+0x19a>
    3bba:	a2 cf       	rjmp	.-188    	; 0x3b00 <isr_twi1_baro+0xde>
    3bbc:	81 11       	cpse	r24, r1
    3bbe:	f4 cf       	rjmp	.-24     	; 0x3ba8 <isr_twi1_baro+0x186>
    3bc0:	48 cf       	rjmp	.-368    	; 0x3a52 <isr_twi1_baro+0x30>
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
				s_step++;
			}
	}
}
    3bc2:	0f 90       	pop	r0
    3bc4:	df 91       	pop	r29
    3bc6:	cf 91       	pop	r28
    3bc8:	08 95       	ret

00003bca <task_twi2_lcd_pos_xy>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
    3bca:	cf 93       	push	r28
    3bcc:	df 93       	push	r29
    3bce:	d8 2f       	mov	r29, r24
	twi2_waitUntilReady();
    3bd0:	c6 2f       	mov	r28, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
    3bd2:	de de       	rcall	.-580    	; 0x3990 <twi2_waitUntilReady>
    3bd4:	e4 e1       	ldi	r30, 0x14	; 20
    3bd6:	f0 e2       	ldi	r31, 0x20	; 32
    3bd8:	80 e2       	ldi	r24, 0x20	; 32
	twi2_m_data[0] = x;
    3bda:	81 83       	std	Z+1, r24	; 0x01
    3bdc:	ab e1       	ldi	r26, 0x1B	; 27
    3bde:	b5 e2       	ldi	r27, 0x25	; 37
	twi2_m_data[1] = y;
    3be0:	dc 93       	st	X, r29
    3be2:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    3be4:	cc 93       	st	X, r28
    3be6:	82 e0       	ldi	r24, 0x02	; 2
    3be8:	90 e0       	ldi	r25, 0x00	; 0
    3bea:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3bec:	91 87       	std	Z+9, r25	; 0x09
    3bee:	40 e0       	ldi	r20, 0x00	; 0
    3bf0:	bf 01       	movw	r22, r30
    3bf2:	80 e8       	ldi	r24, 0x80	; 128
    3bf4:	94 e0       	ldi	r25, 0x04	; 4
    3bf6:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3bfa:	65 e0       	ldi	r22, 0x05	; 5
    3bfc:	70 e0       	ldi	r23, 0x00	; 0
    3bfe:	80 e0       	ldi	r24, 0x00	; 0
    3c00:	90 e0       	ldi	r25, 0x00	; 0
}
    3c02:	bb de       	rcall	.-650    	; 0x397a <__portable_avr_delay_cycles>
    3c04:	df 91       	pop	r29
    3c06:	cf 91       	pop	r28
    3c08:	08 95       	ret

00003c0a <task_twi2_lcd_rect>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
    3c0a:	ef 92       	push	r14
    3c0c:	0f 93       	push	r16
    3c0e:	cf 93       	push	r28
    3c10:	df 93       	push	r29
    3c12:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3c14:	c2 2f       	mov	r28, r18
    3c16:	d9 df       	rcall	.-78     	; 0x3bca <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
    3c18:	bb de       	rcall	.-650    	; 0x3990 <twi2_waitUntilReady>
    3c1a:	01 11       	cpse	r16, r1
    3c1c:	02 c0       	rjmp	.+4      	; 0x3c22 <task_twi2_lcd_rect+0x18>
    3c1e:	84 e3       	ldi	r24, 0x34	; 52
    3c20:	01 c0       	rjmp	.+2      	; 0x3c24 <task_twi2_lcd_rect+0x1a>
    3c22:	86 e3       	ldi	r24, 0x36	; 54
    3c24:	a4 e1       	ldi	r26, 0x14	; 20
    3c26:	b0 e2       	ldi	r27, 0x20	; 32
    3c28:	11 96       	adiw	r26, 0x01	; 1
    3c2a:	8c 93       	st	X, r24
	twi2_m_data[0] = width;
    3c2c:	11 97       	sbiw	r26, 0x01	; 1
    3c2e:	eb e1       	ldi	r30, 0x1B	; 27
    3c30:	f5 e2       	ldi	r31, 0x25	; 37
	twi2_m_data[1] = height;
    3c32:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    3c34:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    3c36:	e2 82       	std	Z+2, r14	; 0x02
    3c38:	83 e0       	ldi	r24, 0x03	; 3
    3c3a:	90 e0       	ldi	r25, 0x00	; 0
    3c3c:	18 96       	adiw	r26, 0x08	; 8
    3c3e:	8d 93       	st	X+, r24
    3c40:	9c 93       	st	X, r25
    3c42:	19 97       	sbiw	r26, 0x09	; 9
    3c44:	40 e0       	ldi	r20, 0x00	; 0
    3c46:	bd 01       	movw	r22, r26
    3c48:	80 e8       	ldi	r24, 0x80	; 128
    3c4a:	94 e0       	ldi	r25, 0x04	; 4
    3c4c:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3c50:	65 e0       	ldi	r22, 0x05	; 5
    3c52:	70 e0       	ldi	r23, 0x00	; 0
    3c54:	80 e0       	ldi	r24, 0x00	; 0
    3c56:	90 e0       	ldi	r25, 0x00	; 0
}
    3c58:	90 de       	rcall	.-736    	; 0x397a <__portable_avr_delay_cycles>
    3c5a:	df 91       	pop	r29
    3c5c:	cf 91       	pop	r28
    3c5e:	0f 91       	pop	r16
    3c60:	ef 90       	pop	r14
    3c62:	08 95       	ret

00003c64 <task_twi2_lcd_circ>:

static void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
    3c64:	0f 93       	push	r16
    3c66:	cf 93       	push	r28
    3c68:	df 93       	push	r29
    3c6a:	c4 2f       	mov	r28, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3c6c:	d2 2f       	mov	r29, r18
    3c6e:	ad df       	rcall	.-166    	; 0x3bca <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
    3c70:	8f de       	rcall	.-738    	; 0x3990 <twi2_waitUntilReady>
    3c72:	d1 11       	cpse	r29, r1
    3c74:	02 c0       	rjmp	.+4      	; 0x3c7a <task_twi2_lcd_circ+0x16>
    3c76:	88 e3       	ldi	r24, 0x38	; 56
    3c78:	01 c0       	rjmp	.+2      	; 0x3c7c <task_twi2_lcd_circ+0x18>
    3c7a:	8a e3       	ldi	r24, 0x3A	; 58
    3c7c:	e4 e1       	ldi	r30, 0x14	; 20
    3c7e:	f0 e2       	ldi	r31, 0x20	; 32
	twi2_m_data[0] = radius;
    3c80:	81 83       	std	Z+1, r24	; 0x01
    3c82:	ab e1       	ldi	r26, 0x1B	; 27
    3c84:	b5 e2       	ldi	r27, 0x25	; 37
	twi2_m_data[1] = color;
    3c86:	cc 93       	st	X, r28
    3c88:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    3c8a:	0c 93       	st	X, r16
    3c8c:	82 e0       	ldi	r24, 0x02	; 2
    3c8e:	90 e0       	ldi	r25, 0x00	; 0
    3c90:	80 87       	std	Z+8, r24	; 0x08
    3c92:	91 87       	std	Z+9, r25	; 0x09
    3c94:	40 e0       	ldi	r20, 0x00	; 0
    3c96:	bf 01       	movw	r22, r30
    3c98:	80 e8       	ldi	r24, 0x80	; 128
    3c9a:	94 e0       	ldi	r25, 0x04	; 4
    3c9c:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3ca0:	65 e0       	ldi	r22, 0x05	; 5
    3ca2:	70 e0       	ldi	r23, 0x00	; 0
    3ca4:	80 e0       	ldi	r24, 0x00	; 0
    3ca6:	90 e0       	ldi	r25, 0x00	; 0
}
    3ca8:	68 de       	rcall	.-816    	; 0x397a <__portable_avr_delay_cycles>
    3caa:	df 91       	pop	r29
    3cac:	cf 91       	pop	r28
    3cae:	0f 91       	pop	r16
    3cb0:	08 95       	ret

00003cb2 <task_twi2_lcd_line>:
		slen -= this_len;
	}
}

static void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
    3cb2:	0f 93       	push	r16
    3cb4:	cf 93       	push	r28
    3cb6:	df 93       	push	r29
    3cb8:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x1, y1);

	twi2_waitUntilReady();
    3cba:	c2 2f       	mov	r28, r18
    3cbc:	86 df       	rcall	.-244    	; 0x3bca <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
    3cbe:	68 de       	rcall	.-816    	; 0x3990 <twi2_waitUntilReady>
    3cc0:	a4 e1       	ldi	r26, 0x14	; 20
    3cc2:	b0 e2       	ldi	r27, 0x20	; 32
    3cc4:	82 e3       	ldi	r24, 0x32	; 50
    3cc6:	11 96       	adiw	r26, 0x01	; 1
    3cc8:	8c 93       	st	X, r24
	twi2_m_data[0] = x2;
    3cca:	11 97       	sbiw	r26, 0x01	; 1
    3ccc:	eb e1       	ldi	r30, 0x1B	; 27
    3cce:	f5 e2       	ldi	r31, 0x25	; 37
	twi2_m_data[1] = y2;
    3cd0:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    3cd2:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    3cd4:	02 83       	std	Z+2, r16	; 0x02
    3cd6:	83 e0       	ldi	r24, 0x03	; 3
    3cd8:	90 e0       	ldi	r25, 0x00	; 0
    3cda:	18 96       	adiw	r26, 0x08	; 8
    3cdc:	8d 93       	st	X+, r24
    3cde:	9c 93       	st	X, r25
    3ce0:	19 97       	sbiw	r26, 0x09	; 9
    3ce2:	40 e0       	ldi	r20, 0x00	; 0
    3ce4:	bd 01       	movw	r22, r26
    3ce6:	80 e8       	ldi	r24, 0x80	; 128
    3ce8:	94 e0       	ldi	r25, 0x04	; 4
    3cea:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3cee:	65 e0       	ldi	r22, 0x05	; 5
    3cf0:	70 e0       	ldi	r23, 0x00	; 0
    3cf2:	80 e0       	ldi	r24, 0x00	; 0
    3cf4:	90 e0       	ldi	r25, 0x00	; 0
}
    3cf6:	41 de       	rcall	.-894    	; 0x397a <__portable_avr_delay_cycles>
    3cf8:	df 91       	pop	r29
    3cfa:	cf 91       	pop	r28
    3cfc:	0f 91       	pop	r16
    3cfe:	08 95       	ret

00003d00 <task_twi2_lcd_str>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
    3d00:	9f 92       	push	r9
    3d02:	af 92       	push	r10
    3d04:	bf 92       	push	r11
    3d06:	cf 92       	push	r12
    3d08:	df 92       	push	r13
    3d0a:	ef 92       	push	r14
    3d0c:	ff 92       	push	r15
    3d0e:	0f 93       	push	r16
    3d10:	1f 93       	push	r17
    3d12:	cf 93       	push	r28
    3d14:	df 93       	push	r29
    3d16:	b8 2e       	mov	r11, r24
    3d18:	a6 2e       	mov	r10, r22
    3d1a:	ea 01       	movw	r28, r20
	uint8_t slen = strlen(str);
    3d1c:	fa 01       	movw	r30, r20
    3d1e:	01 90       	ld	r0, Z+
    3d20:	00 20       	and	r0, r0
    3d22:	e9 f7       	brne	.-6      	; 0x3d1e <task_twi2_lcd_str+0x1e>
    3d24:	31 97       	sbiw	r30, 0x01	; 1
    3d26:	ce 2e       	mov	r12, r30
    3d28:	c4 1a       	sub	r12, r20
	if (!slen) {
    3d2a:	09 f4       	brne	.+2      	; 0x3d2e <task_twi2_lcd_str+0x2e>
    3d2c:	43 c0       	rjmp	.+134    	; 0x3db4 <task_twi2_lcd_str+0xb4>
		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3d2e:	04 e1       	ldi	r16, 0x14	; 20
    3d30:	10 e2       	ldi	r17, 0x20	; 32
    3d32:	0f 2e       	mov	r0, r31
    3d34:	f0 e3       	ldi	r31, 0x30	; 48
    3d36:	9f 2e       	mov	r9, r31
    3d38:	f0 2d       	mov	r31, r0
			twi2_m_data[0] = this_len;
    3d3a:	0f 2e       	mov	r0, r31
    3d3c:	fb e1       	ldi	r31, 0x1B	; 27
    3d3e:	ef 2e       	mov	r14, r31
    3d40:	f5 e2       	ldi	r31, 0x25	; 37
    3d42:	ff 2e       	mov	r15, r31
    3d44:	f0 2d       	mov	r31, r0
    3d46:	dc 2c       	mov	r13, r12
    3d48:	e6 e0       	ldi	r30, 0x06	; 6
    3d4a:	ec 15       	cp	r30, r12
    3d4c:	20 f4       	brcc	.+8      	; 0x3d56 <task_twi2_lcd_str+0x56>
    3d4e:	0f 2e       	mov	r0, r31
    3d50:	f6 e0       	ldi	r31, 0x06	; 6
    3d52:	df 2e       	mov	r13, r31
    3d54:	f0 2d       	mov	r31, r0
			this_len = TWI2_STR_MAXLEN;
		}

		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);
    3d56:	6a 2d       	mov	r22, r10
    3d58:	8b 2d       	mov	r24, r11

			twi2_waitUntilReady();
    3d5a:	37 df       	rcall	.-402    	; 0x3bca <task_twi2_lcd_pos_xy>
    3d5c:	19 de       	rcall	.-974    	; 0x3990 <twi2_waitUntilReady>
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3d5e:	f8 01       	movw	r30, r16
    3d60:	91 82       	std	Z+1, r9	; 0x01
			twi2_m_data[0] = this_len;
    3d62:	f7 01       	movw	r30, r14
    3d64:	d0 82       	st	Z, r13
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    3d66:	dd 20       	and	r13, r13
    3d68:	69 f0       	breq	.+26     	; 0x3d84 <task_twi2_lcd_str+0x84>
    3d6a:	81 e0       	ldi	r24, 0x01	; 1
				twi2_m_data[idx] = *(str++);
    3d6c:	21 96       	adiw	r28, 0x01	; 1
    3d6e:	e8 2f       	mov	r30, r24
    3d70:	f0 e0       	ldi	r31, 0x00	; 0
    3d72:	e5 5e       	subi	r30, 0xE5	; 229
    3d74:	fa 4d       	sbci	r31, 0xDA	; 218
    3d76:	de 01       	movw	r26, r28
    3d78:	11 97       	sbiw	r26, 0x01	; 1
    3d7a:	9c 91       	ld	r25, X
    3d7c:	90 83       	st	Z, r25
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
			twi2_m_data[0] = this_len;
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    3d7e:	8f 5f       	subi	r24, 0xFF	; 255
    3d80:	d8 16       	cp	r13, r24
    3d82:	a0 f7       	brcc	.-24     	; 0x3d6c <task_twi2_lcd_str+0x6c>
				twi2_m_data[idx] = *(str++);
			}
			twi2_packet.length = this_len + 1;
    3d84:	8d 2d       	mov	r24, r13
    3d86:	90 e0       	ldi	r25, 0x00	; 0
    3d88:	01 96       	adiw	r24, 0x01	; 1
    3d8a:	f8 01       	movw	r30, r16
    3d8c:	80 87       	std	Z+8, r24	; 0x08
    3d8e:	91 87       	std	Z+9, r25	; 0x09
    3d90:	40 e0       	ldi	r20, 0x00	; 0
    3d92:	b8 01       	movw	r22, r16
    3d94:	80 e8       	ldi	r24, 0x80	; 128
    3d96:	94 e0       	ldi	r25, 0x04	; 4
    3d98:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
			twi_master_write(&TWI2_MASTER, &twi2_packet);
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3d9c:	65 e0       	ldi	r22, 0x05	; 5
    3d9e:	70 e0       	ldi	r23, 0x00	; 0
    3da0:	80 e0       	ldi	r24, 0x00	; 0
    3da2:	90 e0       	ldi	r25, 0x00	; 0
    3da4:	ea dd       	rcall	.-1068   	; 0x397a <__portable_avr_delay_cycles>
		}

		x    += this_len * 6;
    3da6:	8d 2d       	mov	r24, r13
    3da8:	88 0f       	add	r24, r24
    3daa:	8d 0d       	add	r24, r13
    3dac:	88 0f       	add	r24, r24
    3dae:	b8 0e       	add	r11, r24
		slen -= this_len;
    3db0:	cd 18       	sub	r12, r13
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
	}

	while (slen) {
    3db2:	49 f6       	brne	.-110    	; 0x3d46 <task_twi2_lcd_str+0x46>
		}

		x    += this_len * 6;
		slen -= this_len;
	}
}
    3db4:	df 91       	pop	r29
    3db6:	cf 91       	pop	r28
    3db8:	1f 91       	pop	r17
    3dba:	0f 91       	pop	r16
    3dbc:	ff 90       	pop	r15
    3dbe:	ef 90       	pop	r14
    3dc0:	df 90       	pop	r13
    3dc2:	cf 90       	pop	r12
    3dc4:	bf 90       	pop	r11
    3dc6:	af 90       	pop	r10
    3dc8:	9f 90       	pop	r9
    3dca:	08 95       	ret

00003dcc <task_twi2_lcd_print_format_uint32>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_print_format_uint32(uint8_t x, uint8_t y, int32_t adc_i, int32_t adc_f, const char* fmt)
{
    3dcc:	8f 92       	push	r8
    3dce:	9f 92       	push	r9
    3dd0:	af 92       	push	r10
    3dd2:	bf 92       	push	r11
    3dd4:	cf 92       	push	r12
    3dd6:	df 92       	push	r13
    3dd8:	ef 92       	push	r14
    3dda:	ff 92       	push	r15
    3ddc:	0f 93       	push	r16
    3dde:	1f 93       	push	r17
    3de0:	cf 93       	push	r28
    3de2:	df 93       	push	r29
    3de4:	b2 2e       	mov	r11, r18
    3de6:	a3 2e       	mov	r10, r19
    3de8:	94 2e       	mov	r9, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3dea:	85 2e       	mov	r8, r21
    3dec:	ee de       	rcall	.-548    	; 0x3bca <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3dee:	d0 dd       	rcall	.-1120   	; 0x3990 <twi2_waitUntilReady>
    3df0:	c4 e1       	ldi	r28, 0x14	; 20
    3df2:	d0 e2       	ldi	r29, 0x20	; 32
    3df4:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf((char*)&(twi2_m_data[1]), fmt, adc_i, adc_f);
    3df6:	89 83       	std	Y+1, r24	; 0x01
    3df8:	1f 93       	push	r17
    3dfa:	0f 93       	push	r16
    3dfc:	ff 92       	push	r15
    3dfe:	ef 92       	push	r14
    3e00:	8f 92       	push	r8
    3e02:	9f 92       	push	r9
    3e04:	af 92       	push	r10
    3e06:	bf 92       	push	r11
    3e08:	df 92       	push	r13
    3e0a:	cf 92       	push	r12
    3e0c:	8c e1       	ldi	r24, 0x1C	; 28
    3e0e:	95 e2       	ldi	r25, 0x25	; 37
    3e10:	9f 93       	push	r25
    3e12:	8f 93       	push	r24
    3e14:	0e 94 4e 67 	call	0xce9c	; 0xce9c <sprintf>
    3e18:	80 93 1b 25 	sts	0x251B, r24	; 0x80251b <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    3e1c:	99 27       	eor	r25, r25
    3e1e:	01 96       	adiw	r24, 0x01	; 1
    3e20:	88 87       	std	Y+8, r24	; 0x08
    3e22:	99 87       	std	Y+9, r25	; 0x09
    3e24:	40 e0       	ldi	r20, 0x00	; 0
    3e26:	be 01       	movw	r22, r28
    3e28:	80 e8       	ldi	r24, 0x80	; 128
    3e2a:	94 e0       	ldi	r25, 0x04	; 4
    3e2c:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3e30:	65 e0       	ldi	r22, 0x05	; 5
    3e32:	70 e0       	ldi	r23, 0x00	; 0
    3e34:	80 e0       	ldi	r24, 0x00	; 0
    3e36:	90 e0       	ldi	r25, 0x00	; 0
}
    3e38:	a0 dd       	rcall	.-1216   	; 0x397a <__portable_avr_delay_cycles>
    3e3a:	8d b7       	in	r24, 0x3d	; 61
    3e3c:	9e b7       	in	r25, 0x3e	; 62
    3e3e:	0c 96       	adiw	r24, 0x0c	; 12
    3e40:	8d bf       	out	0x3d, r24	; 61
    3e42:	9e bf       	out	0x3e, r25	; 62
    3e44:	df 91       	pop	r29
    3e46:	cf 91       	pop	r28
    3e48:	1f 91       	pop	r17
    3e4a:	0f 91       	pop	r16
    3e4c:	ff 90       	pop	r15
    3e4e:	ef 90       	pop	r14
    3e50:	df 90       	pop	r13
    3e52:	cf 90       	pop	r12
    3e54:	bf 90       	pop	r11
    3e56:	af 90       	pop	r10
    3e58:	9f 90       	pop	r9
    3e5a:	8f 90       	pop	r8
    3e5c:	08 95       	ret

00003e5e <task_twi2_lcd_print_format_uint16>:
		task_twi2_lcd_str(196, 72, "Accel.");
	}
}

static void task_twi2_lcd_print_format_uint16(uint8_t x, uint8_t y, int16_t adc_i, int16_t adc_f, const char* fmt)
{
    3e5e:	cf 92       	push	r12
    3e60:	df 92       	push	r13
    3e62:	ef 92       	push	r14
    3e64:	ff 92       	push	r15
    3e66:	0f 93       	push	r16
    3e68:	1f 93       	push	r17
    3e6a:	cf 93       	push	r28
    3e6c:	df 93       	push	r29
    3e6e:	f4 2e       	mov	r15, r20
    3e70:	e5 2e       	mov	r14, r21
    3e72:	d2 2e       	mov	r13, r18
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3e74:	c3 2e       	mov	r12, r19
    3e76:	a9 de       	rcall	.-686    	; 0x3bca <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3e78:	8b dd       	rcall	.-1258   	; 0x3990 <twi2_waitUntilReady>
    3e7a:	c4 e1       	ldi	r28, 0x14	; 20
    3e7c:	d0 e2       	ldi	r29, 0x20	; 32
    3e7e:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf((char*)&(twi2_m_data[1]), fmt, adc_i, adc_f);
    3e80:	89 83       	std	Y+1, r24	; 0x01
    3e82:	cf 92       	push	r12
    3e84:	df 92       	push	r13
    3e86:	ef 92       	push	r14
    3e88:	ff 92       	push	r15
    3e8a:	1f 93       	push	r17
    3e8c:	0f 93       	push	r16
    3e8e:	8c e1       	ldi	r24, 0x1C	; 28
    3e90:	95 e2       	ldi	r25, 0x25	; 37
    3e92:	9f 93       	push	r25
    3e94:	8f 93       	push	r24
    3e96:	0e 94 4e 67 	call	0xce9c	; 0xce9c <sprintf>
    3e9a:	80 93 1b 25 	sts	0x251B, r24	; 0x80251b <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    3e9e:	99 27       	eor	r25, r25
    3ea0:	01 96       	adiw	r24, 0x01	; 1
    3ea2:	88 87       	std	Y+8, r24	; 0x08
    3ea4:	99 87       	std	Y+9, r25	; 0x09
    3ea6:	40 e0       	ldi	r20, 0x00	; 0
    3ea8:	be 01       	movw	r22, r28
    3eaa:	80 e8       	ldi	r24, 0x80	; 128
    3eac:	94 e0       	ldi	r25, 0x04	; 4
    3eae:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3eb2:	65 e0       	ldi	r22, 0x05	; 5
    3eb4:	70 e0       	ldi	r23, 0x00	; 0
    3eb6:	80 e0       	ldi	r24, 0x00	; 0
    3eb8:	90 e0       	ldi	r25, 0x00	; 0
}
    3eba:	5f dd       	rcall	.-1346   	; 0x397a <__portable_avr_delay_cycles>
    3ebc:	8d b7       	in	r24, 0x3d	; 61
    3ebe:	9e b7       	in	r25, 0x3e	; 62
    3ec0:	08 96       	adiw	r24, 0x08	; 8
    3ec2:	8d bf       	out	0x3d, r24	; 61
    3ec4:	9e bf       	out	0x3e, r25	; 62
    3ec6:	df 91       	pop	r29
    3ec8:	cf 91       	pop	r28
    3eca:	1f 91       	pop	r17
    3ecc:	0f 91       	pop	r16
    3ece:	ff 90       	pop	r15
    3ed0:	ef 90       	pop	r14
    3ed2:	df 90       	pop	r13
    3ed4:	cf 90       	pop	r12
    3ed6:	08 95       	ret

00003ed8 <twi_init>:
}


void twi_init(void) {
	#ifdef TWI1_MASTER
	TWI1_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA1
    3ed8:	e0 e8       	ldi	r30, 0x80	; 128
    3eda:	f6 e0       	ldi	r31, 0x06	; 6
    3edc:	88 e3       	ldi	r24, 0x38	; 56
    3ede:	80 8b       	std	Z+16, r24	; 0x10
	TWI1_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL1
    3ee0:	81 8b       	std	Z+17, r24	; 0x11
	#endif

	#ifdef TWI2_MASTER
	TWI2_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA2
    3ee2:	e0 e4       	ldi	r30, 0x40	; 64
    3ee4:	f6 e0       	ldi	r31, 0x06	; 6
    3ee6:	80 8b       	std	Z+16, r24	; 0x10
	TWI2_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL2
    3ee8:	81 8b       	std	Z+17, r24	; 0x11
    3eea:	08 95       	ret

00003eec <twi_start>:
	#endif
}

void twi_start(void) {
    3eec:	7f 92       	push	r7
    3eee:	8f 92       	push	r8
    3ef0:	9f 92       	push	r9
    3ef2:	af 92       	push	r10
    3ef4:	bf 92       	push	r11
    3ef6:	cf 92       	push	r12
    3ef8:	df 92       	push	r13
    3efa:	ef 92       	push	r14
    3efc:	ff 92       	push	r15
    3efe:	0f 93       	push	r16
    3f00:	1f 93       	push	r17
    3f02:	cf 93       	push	r28
    3f04:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    3f06:	60 e4       	ldi	r22, 0x40	; 64
    3f08:	85 e0       	ldi	r24, 0x05	; 5
    3f0a:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
		twi1_slave.receivedData[i1] = 0;
	}
	#else
	#ifdef TWI1_MASTER
	sysclk_enable_peripheral_clock(&TWI1_MASTER);
	twi_master_init(&TWI1_MASTER, &twi1_options);
    3f0e:	63 e3       	ldi	r22, 0x33	; 51
    3f10:	70 e2       	ldi	r23, 0x20	; 32
    3f12:	80 ea       	ldi	r24, 0xA0	; 160
    3f14:	94 e0       	ldi	r25, 0x04	; 4
    3f16:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    3f1a:	e0 ea       	ldi	r30, 0xA0	; 160
    3f1c:	f4 e0       	ldi	r31, 0x04	; 4
    3f1e:	81 81       	ldd	r24, Z+1	; 0x01
    3f20:	88 60       	ori	r24, 0x08	; 8
    3f22:	81 83       	std	Z+1, r24	; 0x01
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    3f24:	60 e4       	ldi	r22, 0x40	; 64
    3f26:	83 e0       	ldi	r24, 0x03	; 3
    3f28:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
		twi2_slave.receivedData[i2] = 0;
	}
	#else
	#ifdef TWI2_MASTER
	sysclk_enable_peripheral_clock(&TWI2_MASTER);
	twi_master_init(&TWI2_MASTER, &twi2_options);
    3f2c:	6f e1       	ldi	r22, 0x1F	; 31
    3f2e:	70 e2       	ldi	r23, 0x20	; 32
    3f30:	80 e8       	ldi	r24, 0x80	; 128
    3f32:	94 e0       	ldi	r25, 0x04	; 4
    3f34:	0e 94 0b 3f 	call	0x7e16	; 0x7e16 <twi_master_init>
    3f38:	e0 e8       	ldi	r30, 0x80	; 128
    3f3a:	f4 e0       	ldi	r31, 0x04	; 4
    3f3c:	81 81       	ldd	r24, Z+1	; 0x01
    3f3e:	88 60       	ori	r24, 0x08	; 8
    3f40:	81 83       	std	Z+1, r24	; 0x01

static void init_twi1_hygro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_01, TWI1_SLAVE_HYGRO_ADDR);
    3f42:	1f 92       	push	r1
    3f44:	84 e4       	ldi	r24, 0x44	; 68
    3f46:	8f 93       	push	r24
    3f48:	88 e8       	ldi	r24, 0x88	; 136
    3f4a:	9d e2       	ldi	r25, 0x2D	; 45
    3f4c:	9f 93       	push	r25
    3f4e:	8f 93       	push	r24
    3f50:	1f 92       	push	r1
    3f52:	80 e4       	ldi	r24, 0x40	; 64
    3f54:	8f 93       	push	r24
    3f56:	8b e2       	ldi	r24, 0x2B	; 43
    3f58:	95 e2       	ldi	r25, 0x25	; 37
    3f5a:	9f 93       	push	r25
    3f5c:	8f 93       	push	r24
    3f5e:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3f62:	81 34       	cpi	r24, 0x41	; 65
    3f64:	91 05       	cpc	r25, r1
    3f66:	10 f0       	brcs	.+4      	; 0x3f6c <twi_start+0x80>
    3f68:	80 e4       	ldi	r24, 0x40	; 64
    3f6a:	90 e0       	ldi	r25, 0x00	; 0
    3f6c:	40 e0       	ldi	r20, 0x00	; 0
    3f6e:	68 2f       	mov	r22, r24
    3f70:	8b e2       	ldi	r24, 0x2B	; 43
    3f72:	95 e2       	ldi	r25, 0x25	; 37
    3f74:	dd da       	rcall	.-2630   	; 0x3530 <udi_write_tx_buf>
	g_twi1_hygro_status = 0;
    3f76:	10 92 eb 25 	sts	0x25EB, r1	; 0x8025eb <g_twi1_hygro_status>

	do {
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    3f7a:	e8 e2       	ldi	r30, 0x28	; 40
    3f7c:	f0 e2       	ldi	r31, 0x20	; 32
    3f7e:	84 e4       	ldi	r24, 0x44	; 68
    3f80:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_BREAK_HI;
    3f82:	80 e3       	ldi	r24, 0x30	; 48
    3f84:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_BREAK_LO;
    3f86:	83 e9       	ldi	r24, 0x93	; 147
    3f88:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    3f8a:	82 e0       	ldi	r24, 0x02	; 2
    3f8c:	90 e0       	ldi	r25, 0x00	; 0
    3f8e:	84 83       	std	Z+4, r24	; 0x04
    3f90:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    3f92:	10 86       	std	Z+8, r1	; 0x08
    3f94:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3f96:	40 e0       	ldi	r20, 0x00	; 0
    3f98:	bf 01       	movw	r22, r30
    3f9a:	80 ea       	ldi	r24, 0xA0	; 160
    3f9c:	94 e0       	ldi	r25, 0x04	; 4
    3f9e:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    3fa2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3fa4:	8d b7       	in	r24, 0x3d	; 61
    3fa6:	9e b7       	in	r25, 0x3e	; 62
    3fa8:	08 96       	adiw	r24, 0x08	; 8
    3faa:	8d bf       	out	0x3d, r24	; 61
    3fac:	9e bf       	out	0x3e, r25	; 62
    3fae:	cc 23       	and	r28, r28
    3fb0:	f1 f0       	breq	.+60     	; 0x3fee <twi_start+0x102>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_02);
    3fb2:	81 e4       	ldi	r24, 0x41	; 65
    3fb4:	9d e2       	ldi	r25, 0x2D	; 45
    3fb6:	9f 93       	push	r25
    3fb8:	8f 93       	push	r24
    3fba:	1f 92       	push	r1
    3fbc:	80 e4       	ldi	r24, 0x40	; 64
    3fbe:	8f 93       	push	r24
    3fc0:	8b e2       	ldi	r24, 0x2B	; 43
    3fc2:	95 e2       	ldi	r25, 0x25	; 37
    3fc4:	9f 93       	push	r25
    3fc6:	8f 93       	push	r24
    3fc8:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3fcc:	81 34       	cpi	r24, 0x41	; 65
    3fce:	91 05       	cpc	r25, r1
    3fd0:	10 f0       	brcs	.+4      	; 0x3fd6 <twi_start+0xea>
    3fd2:	80 e4       	ldi	r24, 0x40	; 64
    3fd4:	90 e0       	ldi	r25, 0x00	; 0
    3fd6:	40 e0       	ldi	r20, 0x00	; 0
    3fd8:	68 2f       	mov	r22, r24
    3fda:	8b e2       	ldi	r24, 0x2B	; 43
    3fdc:	95 e2       	ldi	r25, 0x25	; 37
    3fde:	a8 da       	rcall	.-2736   	; 0x3530 <udi_write_tx_buf>
    3fe0:	0f 90       	pop	r0
    3fe2:	0f 90       	pop	r0
    3fe4:	0f 90       	pop	r0
    3fe6:	0f 90       	pop	r0
    3fe8:	0f 90       	pop	r0
    3fea:	0f 90       	pop	r0
    3fec:	92 c0       	rjmp	.+292    	; 0x4112 <twi_start+0x226>
			break;
		}
		delay_ms(2);
    3fee:	60 e1       	ldi	r22, 0x10	; 16
    3ff0:	77 e2       	ldi	r23, 0x27	; 39
    3ff2:	80 e0       	ldi	r24, 0x00	; 0
    3ff4:	90 e0       	ldi	r25, 0x00	; 0
    3ff6:	c1 dc       	rcall	.-1662   	; 0x397a <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    3ff8:	e8 e2       	ldi	r30, 0x28	; 40
    3ffa:	f0 e2       	ldi	r31, 0x20	; 32
    3ffc:	84 e4       	ldi	r24, 0x44	; 68
    3ffe:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_RESET_HI;
    4000:	80 e3       	ldi	r24, 0x30	; 48
    4002:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_RESET_LO;
    4004:	82 ea       	ldi	r24, 0xA2	; 162
    4006:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4008:	82 e0       	ldi	r24, 0x02	; 2
    400a:	90 e0       	ldi	r25, 0x00	; 0
    400c:	84 83       	std	Z+4, r24	; 0x04
    400e:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    4010:	10 86       	std	Z+8, r1	; 0x08
    4012:	11 86       	std	Z+9, r1	; 0x09
    4014:	40 e0       	ldi	r20, 0x00	; 0
    4016:	bf 01       	movw	r22, r30
    4018:	80 ea       	ldi	r24, 0xA0	; 160
    401a:	94 e0       	ldi	r25, 0x04	; 4
    401c:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    4020:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4022:	81 11       	cpse	r24, r1
    4024:	76 c0       	rjmp	.+236    	; 0x4112 <twi_start+0x226>
			break;
		}
		delay_ms(2);
    4026:	60 e1       	ldi	r22, 0x10	; 16
    4028:	77 e2       	ldi	r23, 0x27	; 39
    402a:	80 e0       	ldi	r24, 0x00	; 0
    402c:	90 e0       	ldi	r25, 0x00	; 0
    402e:	a5 dc       	rcall	.-1718   	; 0x397a <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4030:	e8 e2       	ldi	r30, 0x28	; 40
    4032:	f0 e2       	ldi	r31, 0x20	; 32
    4034:	84 e4       	ldi	r24, 0x44	; 68
    4036:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_STATUS_HI;
    4038:	83 ef       	ldi	r24, 0xF3	; 243
    403a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_STATUS_LO;
    403c:	8d e2       	ldi	r24, 0x2D	; 45
    403e:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4040:	82 e0       	ldi	r24, 0x02	; 2
    4042:	90 e0       	ldi	r25, 0x00	; 0
    4044:	84 83       	std	Z+4, r24	; 0x04
    4046:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    4048:	80 87       	std	Z+8, r24	; 0x08
    404a:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    404c:	41 e0       	ldi	r20, 0x01	; 1
    404e:	bf 01       	movw	r22, r30
    4050:	80 ea       	ldi	r24, 0xA0	; 160
    4052:	94 e0       	ldi	r25, 0x04	; 4
    4054:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    4058:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    405a:	81 11       	cpse	r24, r1
    405c:	5a c0       	rjmp	.+180    	; 0x4112 <twi_start+0x226>
			break;
		}
		g_twi1_hygro_status = (twi1_m_data[0] << 8) | twi1_m_data[1];
    405e:	80 91 24 25 	lds	r24, 0x2524	; 0x802524 <twi1_m_data+0x1>
    4062:	80 93 eb 25 	sts	0x25EB, r24	; 0x8025eb <g_twi1_hygro_status>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_03, g_twi1_hygro_status);
    4066:	1f 92       	push	r1
    4068:	8f 93       	push	r24
    406a:	8f e0       	ldi	r24, 0x0F	; 15
    406c:	9d e2       	ldi	r25, 0x2D	; 45
    406e:	9f 93       	push	r25
    4070:	8f 93       	push	r24
    4072:	1f 92       	push	r1
    4074:	80 e4       	ldi	r24, 0x40	; 64
    4076:	8f 93       	push	r24
    4078:	8b e2       	ldi	r24, 0x2B	; 43
    407a:	95 e2       	ldi	r25, 0x25	; 37
    407c:	9f 93       	push	r25
    407e:	8f 93       	push	r24
    4080:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4084:	81 34       	cpi	r24, 0x41	; 65
    4086:	91 05       	cpc	r25, r1
    4088:	10 f0       	brcs	.+4      	; 0x408e <twi_start+0x1a2>
    408a:	80 e4       	ldi	r24, 0x40	; 64
    408c:	90 e0       	ldi	r25, 0x00	; 0
    408e:	40 e0       	ldi	r20, 0x00	; 0
    4090:	68 2f       	mov	r22, r24
    4092:	8b e2       	ldi	r24, 0x2B	; 43
    4094:	95 e2       	ldi	r25, 0x25	; 37
    4096:	4c da       	rcall	.-2920   	; 0x3530 <udi_write_tx_buf>

		/* Start cyclic measurements with 2 MPS @ high repeatability */
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4098:	e8 e2       	ldi	r30, 0x28	; 40
    409a:	f0 e2       	ldi	r31, 0x20	; 32
    409c:	84 e4       	ldi	r24, 0x44	; 68
    409e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_HI;
    40a0:	82 e2       	ldi	r24, 0x22	; 34
    40a2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_LO;
    40a4:	86 e3       	ldi	r24, 0x36	; 54
    40a6:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    40a8:	82 e0       	ldi	r24, 0x02	; 2
    40aa:	90 e0       	ldi	r25, 0x00	; 0
    40ac:	84 83       	std	Z+4, r24	; 0x04
    40ae:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    40b0:	10 86       	std	Z+8, r1	; 0x08
    40b2:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    40b4:	40 e0       	ldi	r20, 0x00	; 0
    40b6:	bf 01       	movw	r22, r30
    40b8:	80 ea       	ldi	r24, 0xA0	; 160
    40ba:	94 e0       	ldi	r25, 0x04	; 4
    40bc:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    40c0:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    40c2:	ed b7       	in	r30, 0x3d	; 61
    40c4:	fe b7       	in	r31, 0x3e	; 62
    40c6:	38 96       	adiw	r30, 0x08	; 8
    40c8:	ed bf       	out	0x3d, r30	; 61
    40ca:	fe bf       	out	0x3e, r31	; 62
    40cc:	81 11       	cpse	r24, r1
    40ce:	21 c0       	rjmp	.+66     	; 0x4112 <twi_start+0x226>
			break;
		}

		g_twi1_hygro_valid = true;
    40d0:	81 e0       	ldi	r24, 0x01	; 1
    40d2:	80 93 ec 25 	sts	0x25EC, r24	; 0x8025ec <g_twi1_hygro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_04);
    40d6:	81 ef       	ldi	r24, 0xF1	; 241
    40d8:	9c e2       	ldi	r25, 0x2C	; 44
    40da:	9f 93       	push	r25
    40dc:	8f 93       	push	r24
    40de:	1f 92       	push	r1
    40e0:	80 e4       	ldi	r24, 0x40	; 64
    40e2:	8f 93       	push	r24
    40e4:	8b e2       	ldi	r24, 0x2B	; 43
    40e6:	95 e2       	ldi	r25, 0x25	; 37
    40e8:	9f 93       	push	r25
    40ea:	8f 93       	push	r24
    40ec:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    40f0:	81 34       	cpi	r24, 0x41	; 65
    40f2:	91 05       	cpc	r25, r1
    40f4:	10 f0       	brcs	.+4      	; 0x40fa <twi_start+0x20e>
    40f6:	80 e4       	ldi	r24, 0x40	; 64
    40f8:	90 e0       	ldi	r25, 0x00	; 0
    40fa:	40 e0       	ldi	r20, 0x00	; 0
    40fc:	68 2f       	mov	r22, r24
    40fe:	8b e2       	ldi	r24, 0x2B	; 43
    4100:	95 e2       	ldi	r25, 0x25	; 37
    4102:	16 da       	rcall	.-3028   	; 0x3530 <udi_write_tx_buf>
    4104:	0f 90       	pop	r0
    4106:	0f 90       	pop	r0
    4108:	0f 90       	pop	r0
    410a:	0f 90       	pop	r0
    410c:	0f 90       	pop	r0
    410e:	0f 90       	pop	r0
    4110:	22 c0       	rjmp	.+68     	; 0x4156 <twi_start+0x26a>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_05, sc);
    4112:	8c 2f       	mov	r24, r28
    4114:	0c 2e       	mov	r0, r28
    4116:	00 0c       	add	r0, r0
    4118:	99 0b       	sbc	r25, r25
    411a:	9f 93       	push	r25
    411c:	cf 93       	push	r28
    411e:	80 ec       	ldi	r24, 0xC0	; 192
    4120:	9c e2       	ldi	r25, 0x2C	; 44
    4122:	9f 93       	push	r25
    4124:	8f 93       	push	r24
    4126:	1f 92       	push	r1
    4128:	80 e4       	ldi	r24, 0x40	; 64
    412a:	8f 93       	push	r24
    412c:	8b e2       	ldi	r24, 0x2B	; 43
    412e:	95 e2       	ldi	r25, 0x25	; 37
    4130:	9f 93       	push	r25
    4132:	8f 93       	push	r24
    4134:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4138:	81 34       	cpi	r24, 0x41	; 65
    413a:	91 05       	cpc	r25, r1
    413c:	10 f0       	brcs	.+4      	; 0x4142 <twi_start+0x256>
    413e:	80 e4       	ldi	r24, 0x40	; 64
    4140:	90 e0       	ldi	r25, 0x00	; 0
    4142:	40 e0       	ldi	r20, 0x00	; 0
    4144:	68 2f       	mov	r22, r24
    4146:	8b e2       	ldi	r24, 0x2B	; 43
    4148:	95 e2       	ldi	r25, 0x25	; 37
    414a:	f2 d9       	rcall	.-3100   	; 0x3530 <udi_write_tx_buf>
    414c:	8d b7       	in	r24, 0x3d	; 61
    414e:	9e b7       	in	r25, 0x3e	; 62
    4150:	08 96       	adiw	r24, 0x08	; 8
    4152:	8d bf       	out	0x3d, r24	; 61
    4154:	9e bf       	out	0x3e, r25	; 62

static void init_twi1_gyro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_01, TWI1_SLAVE_GYRO_ADDR_1, TWI1_SLAVE_GYRO_ADDR_2);
    4156:	1f 92       	push	r1
    4158:	8c e0       	ldi	r24, 0x0C	; 12
    415a:	8f 93       	push	r24
    415c:	1f 92       	push	r1
    415e:	88 e6       	ldi	r24, 0x68	; 104
    4160:	8f 93       	push	r24
    4162:	83 e8       	ldi	r24, 0x83	; 131
    4164:	9c e2       	ldi	r25, 0x2C	; 44
    4166:	9f 93       	push	r25
    4168:	8f 93       	push	r24
    416a:	1f 92       	push	r1
    416c:	80 e4       	ldi	r24, 0x40	; 64
    416e:	8f 93       	push	r24
    4170:	8b e2       	ldi	r24, 0x2B	; 43
    4172:	95 e2       	ldi	r25, 0x25	; 37
    4174:	9f 93       	push	r25
    4176:	8f 93       	push	r24
    4178:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    417c:	81 34       	cpi	r24, 0x41	; 65
    417e:	91 05       	cpc	r25, r1
    4180:	10 f0       	brcs	.+4      	; 0x4186 <twi_start+0x29a>
    4182:	80 e4       	ldi	r24, 0x40	; 64
    4184:	90 e0       	ldi	r25, 0x00	; 0
    4186:	40 e0       	ldi	r20, 0x00	; 0
    4188:	68 2f       	mov	r22, r24
    418a:	8b e2       	ldi	r24, 0x2B	; 43
    418c:	95 e2       	ldi	r25, 0x25	; 37
    418e:	d0 d9       	rcall	.-3168   	; 0x3530 <udi_write_tx_buf>
	g_twi1_gyro_1_version = 0;
    4190:	10 92 4a 26 	sts	0x264A, r1	; 0x80264a <g_twi1_gyro_1_version>
	g_twi1_gyro_2_version = 0;
    4194:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <g_twi1_gyro_2_version>

	do {
		/* MPU-9250 6 axis: RESET */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4198:	e8 e2       	ldi	r30, 0x28	; 40
    419a:	f0 e2       	ldi	r31, 0x20	; 32
    419c:	88 e6       	ldi	r24, 0x68	; 104
    419e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_PWR_MGMT_1;
    41a0:	8b e6       	ldi	r24, 0x6B	; 107
    41a2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    41a4:	81 e0       	ldi	r24, 0x01	; 1
    41a6:	90 e0       	ldi	r25, 0x00	; 0
    41a8:	84 83       	std	Z+4, r24	; 0x04
    41aa:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__HRESET | TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__CLKSEL_VAL;
    41ac:	21 e8       	ldi	r18, 0x81	; 129
    41ae:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    41b2:	80 87       	std	Z+8, r24	; 0x08
    41b4:	91 87       	std	Z+9, r25	; 0x09
    41b6:	40 e0       	ldi	r20, 0x00	; 0
    41b8:	bf 01       	movw	r22, r30
    41ba:	80 ea       	ldi	r24, 0xA0	; 160
    41bc:	94 e0       	ldi	r25, 0x04	; 4
    41be:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    41c2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    41c4:	ed b7       	in	r30, 0x3d	; 61
    41c6:	fe b7       	in	r31, 0x3e	; 62
    41c8:	3a 96       	adiw	r30, 0x0a	; 10
    41ca:	ed bf       	out	0x3d, r30	; 61
    41cc:	fe bf       	out	0x3e, r31	; 62
    41ce:	88 23       	and	r24, r24
    41d0:	f1 f0       	breq	.+60     	; 0x420e <twi_start+0x322>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_02);
    41d2:	89 e4       	ldi	r24, 0x49	; 73
    41d4:	9c e2       	ldi	r25, 0x2C	; 44
    41d6:	9f 93       	push	r25
    41d8:	8f 93       	push	r24
    41da:	1f 92       	push	r1
    41dc:	80 e4       	ldi	r24, 0x40	; 64
    41de:	8f 93       	push	r24
    41e0:	8b e2       	ldi	r24, 0x2B	; 43
    41e2:	95 e2       	ldi	r25, 0x25	; 37
    41e4:	9f 93       	push	r25
    41e6:	8f 93       	push	r24
    41e8:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    41ec:	81 34       	cpi	r24, 0x41	; 65
    41ee:	91 05       	cpc	r25, r1
    41f0:	10 f0       	brcs	.+4      	; 0x41f6 <twi_start+0x30a>
    41f2:	80 e4       	ldi	r24, 0x40	; 64
    41f4:	90 e0       	ldi	r25, 0x00	; 0
    41f6:	40 e0       	ldi	r20, 0x00	; 0
    41f8:	68 2f       	mov	r22, r24
    41fa:	8b e2       	ldi	r24, 0x2B	; 43
    41fc:	95 e2       	ldi	r25, 0x25	; 37
    41fe:	98 d9       	rcall	.-3280   	; 0x3530 <udi_write_tx_buf>
    4200:	0f 90       	pop	r0
    4202:	0f 90       	pop	r0
    4204:	0f 90       	pop	r0
    4206:	0f 90       	pop	r0
    4208:	0f 90       	pop	r0
    420a:	0f 90       	pop	r0
			break;
		}
		delay_ms(10);
    420c:	2e c2       	rjmp	.+1116   	; 0x466a <twi_start+0x77e>
    420e:	61 e5       	ldi	r22, 0x51	; 81
    4210:	73 ec       	ldi	r23, 0xC3	; 195
    4212:	80 e0       	ldi	r24, 0x00	; 0
    4214:	90 e0       	ldi	r25, 0x00	; 0
    4216:	b1 db       	rcall	.-2206   	; 0x397a <__portable_avr_delay_cycles>

		/* MPU-9250 6 axis: read Who Am I control value */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4218:	e8 e2       	ldi	r30, 0x28	; 40
    421a:	f0 e2       	ldi	r31, 0x20	; 32
    421c:	88 e6       	ldi	r24, 0x68	; 104
    421e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WHOAMI;
    4220:	85 e7       	ldi	r24, 0x75	; 117
    4222:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4224:	81 e0       	ldi	r24, 0x01	; 1
    4226:	90 e0       	ldi	r25, 0x00	; 0
    4228:	84 83       	std	Z+4, r24	; 0x04
    422a:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    422c:	80 87       	std	Z+8, r24	; 0x08
    422e:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4230:	41 e0       	ldi	r20, 0x01	; 1
    4232:	bf 01       	movw	r22, r30
    4234:	80 ea       	ldi	r24, 0xA0	; 160
    4236:	94 e0       	ldi	r25, 0x04	; 4
    4238:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    423c:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    423e:	81 11       	cpse	r24, r1
    4240:	14 c2       	rjmp	.+1064   	; 0x466a <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_1_version = twi1_m_data[0];
    4242:	a3 e2       	ldi	r26, 0x23	; 35
    4244:	b5 e2       	ldi	r27, 0x25	; 37
    4246:	8c 91       	ld	r24, X
    4248:	80 93 4a 26 	sts	0x264A, r24	; 0x80264a <g_twi1_gyro_1_version>

		/* MPU-9250 6 axis: I2C bypass on to access the Magnetometer chip */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    424c:	e8 e2       	ldi	r30, 0x28	; 40
    424e:	f0 e2       	ldi	r31, 0x20	; 32
    4250:	88 e6       	ldi	r24, 0x68	; 104
    4252:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_INT_PIN_CFG;
    4254:	87 e3       	ldi	r24, 0x37	; 55
    4256:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4258:	81 e0       	ldi	r24, 0x01	; 1
    425a:	90 e0       	ldi	r25, 0x00	; 0
    425c:	84 83       	std	Z+4, r24	; 0x04
    425e:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_INT_PIN_CFG__BYPASS_EN;
    4260:	22 e0       	ldi	r18, 0x02	; 2
    4262:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    4264:	80 87       	std	Z+8, r24	; 0x08
    4266:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4268:	40 e0       	ldi	r20, 0x00	; 0
    426a:	bf 01       	movw	r22, r30
    426c:	80 ea       	ldi	r24, 0xA0	; 160
    426e:	94 e0       	ldi	r25, 0x04	; 4
    4270:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    4274:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4276:	81 11       	cpse	r24, r1
    4278:	f8 c1       	rjmp	.+1008   	; 0x466a <twi_start+0x77e>
			break;
		}

		/* Magnetometer: soft reset */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    427a:	e8 e2       	ldi	r30, 0x28	; 40
    427c:	f0 e2       	ldi	r31, 0x20	; 32
    427e:	8c e0       	ldi	r24, 0x0C	; 12
    4280:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL2;
    4282:	8b e0       	ldi	r24, 0x0B	; 11
    4284:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4286:	81 e0       	ldi	r24, 0x01	; 1
    4288:	90 e0       	ldi	r25, 0x00	; 0
    428a:	84 83       	std	Z+4, r24	; 0x04
    428c:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL2__SRST;
    428e:	21 e0       	ldi	r18, 0x01	; 1
    4290:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4294:	80 87       	std	Z+8, r24	; 0x08
    4296:	91 87       	std	Z+9, r25	; 0x09
    4298:	40 e0       	ldi	r20, 0x00	; 0
    429a:	bf 01       	movw	r22, r30
    429c:	80 ea       	ldi	r24, 0xA0	; 160
    429e:	94 e0       	ldi	r25, 0x04	; 4
    42a0:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    42a4:	c8 2f       	mov	r28, r24
    42a6:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    42a8:	e0 c1       	rjmp	.+960    	; 0x466a <twi_start+0x77e>
    42aa:	61 e5       	ldi	r22, 0x51	; 81
    42ac:	73 ec       	ldi	r23, 0xC3	; 195
    42ae:	80 e0       	ldi	r24, 0x00	; 0
    42b0:	90 e0       	ldi	r25, 0x00	; 0
    42b2:	63 db       	rcall	.-2362   	; 0x397a <__portable_avr_delay_cycles>

		/* Magnetometer: read Device ID */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    42b4:	e8 e2       	ldi	r30, 0x28	; 40
    42b6:	f0 e2       	ldi	r31, 0x20	; 32
    42b8:	8c e0       	ldi	r24, 0x0C	; 12
    42ba:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_WIA;
    42bc:	11 82       	std	Z+1, r1	; 0x01
		twi1_packet.addr_length = 1;
    42be:	81 e0       	ldi	r24, 0x01	; 1
    42c0:	90 e0       	ldi	r25, 0x00	; 0
    42c2:	84 83       	std	Z+4, r24	; 0x04
    42c4:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    42c6:	80 87       	std	Z+8, r24	; 0x08
    42c8:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    42ca:	41 e0       	ldi	r20, 0x01	; 1
    42cc:	bf 01       	movw	r22, r30
    42ce:	80 ea       	ldi	r24, 0xA0	; 160
    42d0:	94 e0       	ldi	r25, 0x04	; 4
    42d2:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    42d6:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    42d8:	81 11       	cpse	r24, r1
    42da:	c7 c1       	rjmp	.+910    	; 0x466a <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_2_version = twi1_m_data[0];
    42dc:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    42e0:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <g_twi1_gyro_2_version>
		g_twi1_gyro_valid = true;
    42e4:	91 e0       	ldi	r25, 0x01	; 1
    42e6:	90 93 4b 26 	sts	0x264B, r25	; 0x80264b <g_twi1_gyro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_03, g_twi1_gyro_1_version, g_twi1_gyro_2_version);
    42ea:	1f 92       	push	r1
    42ec:	8f 93       	push	r24
    42ee:	80 91 4a 26 	lds	r24, 0x264A	; 0x80264a <g_twi1_gyro_1_version>
    42f2:	1f 92       	push	r1
    42f4:	8f 93       	push	r24
    42f6:	8e e0       	ldi	r24, 0x0E	; 14
    42f8:	9c e2       	ldi	r25, 0x2C	; 44
    42fa:	9f 93       	push	r25
    42fc:	8f 93       	push	r24
    42fe:	1f 92       	push	r1
    4300:	80 e4       	ldi	r24, 0x40	; 64
    4302:	8f 93       	push	r24
    4304:	8b e2       	ldi	r24, 0x2B	; 43
    4306:	95 e2       	ldi	r25, 0x25	; 37
    4308:	9f 93       	push	r25
    430a:	8f 93       	push	r24
    430c:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4310:	81 34       	cpi	r24, 0x41	; 65
    4312:	91 05       	cpc	r25, r1
    4314:	10 f0       	brcs	.+4      	; 0x431a <twi_start+0x42e>
    4316:	80 e4       	ldi	r24, 0x40	; 64
    4318:	90 e0       	ldi	r25, 0x00	; 0
    431a:	40 e0       	ldi	r20, 0x00	; 0
    431c:	68 2f       	mov	r22, r24
    431e:	8b e2       	ldi	r24, 0x2B	; 43
    4320:	95 e2       	ldi	r25, 0x25	; 37
    4322:	06 d9       	rcall	.-3572   	; 0x3530 <udi_write_tx_buf>

		/* Magnetometer: 16 bit access and prepare for PROM access */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4324:	e8 e2       	ldi	r30, 0x28	; 40
    4326:	f0 e2       	ldi	r31, 0x20	; 32
    4328:	8c e0       	ldi	r24, 0x0C	; 12
    432a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    432c:	8a e0       	ldi	r24, 0x0A	; 10
    432e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4330:	81 e0       	ldi	r24, 0x01	; 1
    4332:	90 e0       	ldi	r25, 0x00	; 0
    4334:	84 83       	std	Z+4, r24	; 0x04
    4336:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_PROM_VAL;
    4338:	2f e1       	ldi	r18, 0x1F	; 31
    433a:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    433e:	80 87       	std	Z+8, r24	; 0x08
    4340:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4342:	40 e0       	ldi	r20, 0x00	; 0
    4344:	bf 01       	movw	r22, r30
    4346:	80 ea       	ldi	r24, 0xA0	; 160
    4348:	94 e0       	ldi	r25, 0x04	; 4
    434a:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    434e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4350:	8d b7       	in	r24, 0x3d	; 61
    4352:	9e b7       	in	r25, 0x3e	; 62
    4354:	0a 96       	adiw	r24, 0x0a	; 10
    4356:	8d bf       	out	0x3d, r24	; 61
    4358:	9e bf       	out	0x3e, r25	; 62
    435a:	c1 11       	cpse	r28, r1
    435c:	86 c1       	rjmp	.+780    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* Magnetometer: read correction data for X, Y and Z */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    435e:	e8 e2       	ldi	r30, 0x28	; 40
    4360:	f0 e2       	ldi	r31, 0x20	; 32
    4362:	8c e0       	ldi	r24, 0x0C	; 12
    4364:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ASAX;
    4366:	80 e1       	ldi	r24, 0x10	; 16
    4368:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    436a:	81 e0       	ldi	r24, 0x01	; 1
    436c:	90 e0       	ldi	r25, 0x00	; 0
    436e:	84 83       	std	Z+4, r24	; 0x04
    4370:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 3;
    4372:	83 e0       	ldi	r24, 0x03	; 3
    4374:	90 e0       	ldi	r25, 0x00	; 0
    4376:	80 87       	std	Z+8, r24	; 0x08
    4378:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    437a:	41 e0       	ldi	r20, 0x01	; 1
    437c:	bf 01       	movw	r22, r30
    437e:	80 ea       	ldi	r24, 0xA0	; 160
    4380:	94 e0       	ldi	r25, 0x04	; 4
    4382:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    4386:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4388:	81 11       	cpse	r24, r1
    438a:	6f c1       	rjmp	.+734    	; 0x466a <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_2_asax = twi1_m_data[0];
    438c:	a3 e2       	ldi	r26, 0x23	; 35
    438e:	b5 e2       	ldi	r27, 0x25	; 37
    4390:	8c 91       	ld	r24, X
    4392:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <g_twi1_gyro_2_asax>
		g_twi1_gyro_2_asay = twi1_m_data[1];
    4396:	11 96       	adiw	r26, 0x01	; 1
    4398:	8c 91       	ld	r24, X
    439a:	11 97       	sbiw	r26, 0x01	; 1
    439c:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <g_twi1_gyro_2_asay>
		g_twi1_gyro_2_asaz = twi1_m_data[2];
    43a0:	12 96       	adiw	r26, 0x02	; 2
    43a2:	8c 91       	ld	r24, X
    43a4:	12 97       	sbiw	r26, 0x02	; 2
    43a6:	80 93 22 26 	sts	0x2622, r24	; 0x802622 <g_twi1_gyro_2_asaz>

		/* Magnetometer: mode change via power-down mode */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    43aa:	e8 e2       	ldi	r30, 0x28	; 40
    43ac:	f0 e2       	ldi	r31, 0x20	; 32
    43ae:	8c e0       	ldi	r24, 0x0C	; 12
    43b0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    43b2:	8a e0       	ldi	r24, 0x0A	; 10
    43b4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    43b6:	81 e0       	ldi	r24, 0x01	; 1
    43b8:	90 e0       	ldi	r25, 0x00	; 0
    43ba:	84 83       	std	Z+4, r24	; 0x04
    43bc:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_POWER_DOWN;
    43be:	20 e1       	ldi	r18, 0x10	; 16
    43c0:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    43c2:	80 87       	std	Z+8, r24	; 0x08
    43c4:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    43c6:	40 e0       	ldi	r20, 0x00	; 0
    43c8:	bf 01       	movw	r22, r30
    43ca:	80 ea       	ldi	r24, 0xA0	; 160
    43cc:	94 e0       	ldi	r25, 0x04	; 4
    43ce:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    43d2:	c8 2f       	mov	r28, r24
    43d4:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    43d6:	49 c1       	rjmp	.+658    	; 0x466a <twi_start+0x77e>
    43d8:	61 e5       	ldi	r22, 0x51	; 81
    43da:	73 ec       	ldi	r23, 0xC3	; 195
    43dc:	80 e0       	ldi	r24, 0x00	; 0
    43de:	90 e0       	ldi	r25, 0x00	; 0
    43e0:	cc da       	rcall	.-2664   	; 0x397a <__portable_avr_delay_cycles>

		/* Magnetometer: mode change for 16bit and run all axis at 8 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    43e2:	e8 e2       	ldi	r30, 0x28	; 40
    43e4:	f0 e2       	ldi	r31, 0x20	; 32
    43e6:	8c e0       	ldi	r24, 0x0C	; 12
    43e8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    43ea:	8a e0       	ldi	r24, 0x0A	; 10
    43ec:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    43ee:	81 e0       	ldi	r24, 0x01	; 1
    43f0:	90 e0       	ldi	r25, 0x00	; 0
    43f2:	84 83       	std	Z+4, r24	; 0x04
    43f4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_RUN_8HZ_VAL;
    43f6:	22 e1       	ldi	r18, 0x12	; 18
    43f8:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    43fc:	80 87       	std	Z+8, r24	; 0x08
    43fe:	91 87       	std	Z+9, r25	; 0x09
    4400:	40 e0       	ldi	r20, 0x00	; 0
    4402:	bf 01       	movw	r22, r30
    4404:	80 ea       	ldi	r24, 0xA0	; 160
    4406:	94 e0       	ldi	r25, 0x04	; 4
    4408:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    440c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    440e:	81 11       	cpse	r24, r1
    4410:	2c c1       	rjmp	.+600    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: set gyro offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4412:	a8 e2       	ldi	r26, 0x28	; 40
    4414:	b0 e2       	ldi	r27, 0x20	; 32
    4416:	88 e6       	ldi	r24, 0x68	; 104
    4418:	8c 93       	st	X, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XG_OFFSET_H;
    441a:	83 e1       	ldi	r24, 0x13	; 19
    441c:	11 96       	adiw	r26, 0x01	; 1
    441e:	8c 93       	st	X, r24
    4420:	11 97       	sbiw	r26, 0x01	; 1
		twi1_packet.addr_length = 1;
    4422:	81 e0       	ldi	r24, 0x01	; 1
    4424:	90 e0       	ldi	r25, 0x00	; 0
    4426:	14 96       	adiw	r26, 0x04	; 4
    4428:	8d 93       	st	X+, r24
    442a:	9c 93       	st	X, r25
    442c:	15 97       	sbiw	r26, 0x05	; 5
		twi1_m_data[0] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx >> 8);
    442e:	80 91 4c 20 	lds	r24, 0x204C	; 0x80204c <g_twi1_gyro_1_gyro_ofsx>
    4432:	90 91 4d 20 	lds	r25, 0x204D	; 0x80204d <g_twi1_gyro_1_gyro_ofsx+0x1>
    4436:	e3 e2       	ldi	r30, 0x23	; 35
    4438:	f5 e2       	ldi	r31, 0x25	; 37
    443a:	90 83       	st	Z, r25
		twi1_m_data[1] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx & 0xFF);
    443c:	81 83       	std	Z+1, r24	; 0x01
		twi1_m_data[2] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy >> 8);
    443e:	80 91 4a 20 	lds	r24, 0x204A	; 0x80204a <g_twi1_gyro_1_gyro_ofsy>
    4442:	90 91 4b 20 	lds	r25, 0x204B	; 0x80204b <g_twi1_gyro_1_gyro_ofsy+0x1>
    4446:	92 83       	std	Z+2, r25	; 0x02
		twi1_m_data[3] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy & 0xFF);
    4448:	83 83       	std	Z+3, r24	; 0x03
		twi1_m_data[4] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz >> 8);
    444a:	80 91 48 20 	lds	r24, 0x2048	; 0x802048 <g_twi1_gyro_1_gyro_ofsz>
    444e:	90 91 49 20 	lds	r25, 0x2049	; 0x802049 <g_twi1_gyro_1_gyro_ofsz+0x1>
    4452:	94 83       	std	Z+4, r25	; 0x04
		twi1_m_data[5] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz & 0xFF);
    4454:	85 83       	std	Z+5, r24	; 0x05
		twi1_packet.length = 6;
    4456:	86 e0       	ldi	r24, 0x06	; 6
    4458:	90 e0       	ldi	r25, 0x00	; 0
    445a:	18 96       	adiw	r26, 0x08	; 8
    445c:	8d 93       	st	X+, r24
    445e:	9c 93       	st	X, r25
    4460:	19 97       	sbiw	r26, 0x09	; 9
    4462:	40 e0       	ldi	r20, 0x00	; 0
    4464:	bd 01       	movw	r22, r26
    4466:	80 ea       	ldi	r24, 0xA0	; 160
    4468:	94 e0       	ldi	r25, 0x04	; 4
    446a:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    446e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4470:	81 11       	cpse	r24, r1
    4472:	fb c0       	rjmp	.+502    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: set accel offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4474:	e8 e2       	ldi	r30, 0x28	; 40
    4476:	f0 e2       	ldi	r31, 0x20	; 32
    4478:	88 e6       	ldi	r24, 0x68	; 104
    447a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_XA_OFFSET_H;
    447c:	87 e7       	ldi	r24, 0x77	; 119
    447e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4480:	81 e0       	ldi	r24, 0x01	; 1
    4482:	90 e0       	ldi	r25, 0x00	; 0
    4484:	84 83       	std	Z+4, r24	; 0x04
    4486:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx & 0x7F80) >> 7);
    4488:	80 91 58 20 	lds	r24, 0x2058	; 0x802058 <g_twi1_gyro_1_accel_ofsx>
    448c:	90 91 59 20 	lds	r25, 0x2059	; 0x802059 <g_twi1_gyro_1_accel_ofsx+0x1>
    4490:	a3 e2       	ldi	r26, 0x23	; 35
    4492:	b5 e2       	ldi	r27, 0x25	; 37
    4494:	9c 01       	movw	r18, r24
    4496:	22 0f       	add	r18, r18
    4498:	23 2f       	mov	r18, r19
    449a:	22 1f       	adc	r18, r18
    449c:	33 0b       	sbc	r19, r19
    449e:	31 95       	neg	r19
    44a0:	2c 93       	st	X, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx &   0x7F) << 1);
    44a2:	88 0f       	add	r24, r24
    44a4:	11 96       	adiw	r26, 0x01	; 1
    44a6:	8c 93       	st	X, r24
		twi1_packet.length = 2;
    44a8:	82 e0       	ldi	r24, 0x02	; 2
    44aa:	90 e0       	ldi	r25, 0x00	; 0
    44ac:	80 87       	std	Z+8, r24	; 0x08
    44ae:	91 87       	std	Z+9, r25	; 0x09
    44b0:	40 e0       	ldi	r20, 0x00	; 0
    44b2:	bf 01       	movw	r22, r30
    44b4:	80 ea       	ldi	r24, 0xA0	; 160
    44b6:	94 e0       	ldi	r25, 0x04	; 4
    44b8:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    44bc:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    44be:	81 11       	cpse	r24, r1
    44c0:	d4 c0       	rjmp	.+424    	; 0x466a <twi_start+0x77e>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_YA_OFFSET_H;
    44c2:	8a e7       	ldi	r24, 0x7A	; 122
    44c4:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy & 0x7F80) >> 7);
    44c8:	80 91 56 20 	lds	r24, 0x2056	; 0x802056 <g_twi1_gyro_1_accel_ofsy>
    44cc:	90 91 57 20 	lds	r25, 0x2057	; 0x802057 <g_twi1_gyro_1_accel_ofsy+0x1>
    44d0:	e3 e2       	ldi	r30, 0x23	; 35
    44d2:	f5 e2       	ldi	r31, 0x25	; 37
    44d4:	9c 01       	movw	r18, r24
    44d6:	22 0f       	add	r18, r18
    44d8:	23 2f       	mov	r18, r19
    44da:	22 1f       	adc	r18, r18
    44dc:	33 0b       	sbc	r19, r19
    44de:	31 95       	neg	r19
    44e0:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy &   0x7F) << 1);
    44e2:	88 0f       	add	r24, r24
    44e4:	81 83       	std	Z+1, r24	; 0x01
    44e6:	40 e0       	ldi	r20, 0x00	; 0
    44e8:	68 e2       	ldi	r22, 0x28	; 40
    44ea:	70 e2       	ldi	r23, 0x20	; 32
    44ec:	80 ea       	ldi	r24, 0xA0	; 160
    44ee:	94 e0       	ldi	r25, 0x04	; 4
    44f0:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    44f4:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    44f6:	81 11       	cpse	r24, r1
    44f8:	b8 c0       	rjmp	.+368    	; 0x466a <twi_start+0x77e>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ZA_OFFSET_H;
    44fa:	8d e7       	ldi	r24, 0x7D	; 125
    44fc:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz & 0x7F80) >> 7);
    4500:	80 91 54 20 	lds	r24, 0x2054	; 0x802054 <g_twi1_gyro_1_accel_ofsz>
    4504:	90 91 55 20 	lds	r25, 0x2055	; 0x802055 <g_twi1_gyro_1_accel_ofsz+0x1>
    4508:	e3 e2       	ldi	r30, 0x23	; 35
    450a:	f5 e2       	ldi	r31, 0x25	; 37
    450c:	9c 01       	movw	r18, r24
    450e:	22 0f       	add	r18, r18
    4510:	23 2f       	mov	r18, r19
    4512:	22 1f       	adc	r18, r18
    4514:	33 0b       	sbc	r19, r19
    4516:	31 95       	neg	r19
    4518:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz &   0x7F) << 1);
    451a:	88 0f       	add	r24, r24
    451c:	81 83       	std	Z+1, r24	; 0x01
    451e:	40 e0       	ldi	r20, 0x00	; 0
    4520:	68 e2       	ldi	r22, 0x28	; 40
    4522:	70 e2       	ldi	r23, 0x20	; 32
    4524:	80 ea       	ldi	r24, 0xA0	; 160
    4526:	94 e0       	ldi	r25, 0x04	; 4
    4528:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    452c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    452e:	81 11       	cpse	r24, r1
    4530:	9c c0       	rjmp	.+312    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: FIFO frequency = 10 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4532:	e8 e2       	ldi	r30, 0x28	; 40
    4534:	f0 e2       	ldi	r31, 0x20	; 32
    4536:	88 e6       	ldi	r24, 0x68	; 104
    4538:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_SMPLRT_DIV;
    453a:	89 e1       	ldi	r24, 0x19	; 25
    453c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    453e:	81 e0       	ldi	r24, 0x01	; 1
    4540:	90 e0       	ldi	r25, 0x00	; 0
    4542:	84 83       	std	Z+4, r24	; 0x04
    4544:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 99;
    4546:	23 e6       	ldi	r18, 0x63	; 99
    4548:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    454c:	80 87       	std	Z+8, r24	; 0x08
    454e:	91 87       	std	Z+9, r25	; 0x09
    4550:	40 e0       	ldi	r20, 0x00	; 0
    4552:	bf 01       	movw	r22, r30
    4554:	80 ea       	ldi	r24, 0xA0	; 160
    4556:	94 e0       	ldi	r25, 0x04	; 4
    4558:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    455c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    455e:	81 11       	cpse	r24, r1
    4560:	84 c0       	rjmp	.+264    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4562:	e8 e2       	ldi	r30, 0x28	; 40
    4564:	f0 e2       	ldi	r31, 0x20	; 32
    4566:	88 e6       	ldi	r24, 0x68	; 104
    4568:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_CONFIG;
    456a:	8a e1       	ldi	r24, 0x1A	; 26
    456c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    456e:	81 e0       	ldi	r24, 0x01	; 1
    4570:	90 e0       	ldi	r25, 0x00	; 0
    4572:	84 83       	std	Z+4, r24	; 0x04
    4574:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    4576:	26 e0       	ldi	r18, 0x06	; 6
    4578:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    457c:	80 87       	std	Z+8, r24	; 0x08
    457e:	91 87       	std	Z+9, r25	; 0x09
    4580:	40 e0       	ldi	r20, 0x00	; 0
    4582:	bf 01       	movw	r22, r30
    4584:	80 ea       	ldi	r24, 0xA0	; 160
    4586:	94 e0       	ldi	r25, 0x04	; 4
    4588:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    458c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    458e:	81 11       	cpse	r24, r1
    4590:	6c c0       	rjmp	.+216    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4592:	e8 e2       	ldi	r30, 0x28	; 40
    4594:	f0 e2       	ldi	r31, 0x20	; 32
    4596:	88 e6       	ldi	r24, 0x68	; 104
    4598:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_CONFIG2;
    459a:	8d e1       	ldi	r24, 0x1D	; 29
    459c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    459e:	81 e0       	ldi	r24, 0x01	; 1
    45a0:	90 e0       	ldi	r25, 0x00	; 0
    45a2:	84 83       	std	Z+4, r24	; 0x04
    45a4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    45a6:	26 e0       	ldi	r18, 0x06	; 6
    45a8:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    45ac:	80 87       	std	Z+8, r24	; 0x08
    45ae:	91 87       	std	Z+9, r25	; 0x09
    45b0:	40 e0       	ldi	r20, 0x00	; 0
    45b2:	bf 01       	movw	r22, r30
    45b4:	80 ea       	ldi	r24, 0xA0	; 160
    45b6:	94 e0       	ldi	r25, 0x04	; 4
    45b8:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    45bc:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    45be:	81 11       	cpse	r24, r1
    45c0:	54 c0       	rjmp	.+168    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Wake On Motion interrupt = 0.1 g (1 LSB = 4 mg) */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    45c2:	e8 e2       	ldi	r30, 0x28	; 40
    45c4:	f0 e2       	ldi	r31, 0x20	; 32
    45c6:	88 e6       	ldi	r24, 0x68	; 104
    45c8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WOM_THR;
    45ca:	8f e1       	ldi	r24, 0x1F	; 31
    45cc:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    45ce:	81 e0       	ldi	r24, 0x01	; 1
    45d0:	90 e0       	ldi	r25, 0x00	; 0
    45d2:	84 83       	std	Z+4, r24	; 0x04
    45d4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 25;
    45d6:	29 e1       	ldi	r18, 0x19	; 25
    45d8:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    45dc:	80 87       	std	Z+8, r24	; 0x08
    45de:	91 87       	std	Z+9, r25	; 0x09
    45e0:	40 e0       	ldi	r20, 0x00	; 0
    45e2:	bf 01       	movw	r22, r30
    45e4:	80 ea       	ldi	r24, 0xA0	; 160
    45e6:	94 e0       	ldi	r25, 0x04	; 4
    45e8:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
    45ec:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    45ee:	81 11       	cpse	r24, r1
    45f0:	3c c0       	rjmp	.+120    	; 0x466a <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: RESET all internal data paths */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    45f2:	e8 e2       	ldi	r30, 0x28	; 40
    45f4:	f0 e2       	ldi	r31, 0x20	; 32
    45f6:	88 e6       	ldi	r24, 0x68	; 104
    45f8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_USER_CTRL;
    45fa:	8a e6       	ldi	r24, 0x6A	; 106
    45fc:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    45fe:	81 e0       	ldi	r24, 0x01	; 1
    4600:	90 e0       	ldi	r25, 0x00	; 0
    4602:	84 83       	std	Z+4, r24	; 0x04
    4604:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__SIG_COND_RST;  // | TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__FIFO_EN;
    4606:	21 e0       	ldi	r18, 0x01	; 1
    4608:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    460c:	80 87       	std	Z+8, r24	; 0x08
    460e:	91 87       	std	Z+9, r25	; 0x09
    4610:	40 e0       	ldi	r20, 0x00	; 0
    4612:	bf 01       	movw	r22, r30
    4614:	80 ea       	ldi	r24, 0xA0	; 160
    4616:	94 e0       	ldi	r25, 0x04	; 4
    4618:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    461c:	c8 2f       	mov	r28, r24
			break;
		}
		delay_ms(10);
    461e:	81 11       	cpse	r24, r1
    4620:	24 c0       	rjmp	.+72     	; 0x466a <twi_start+0x77e>
    4622:	61 e5       	ldi	r22, 0x51	; 81
    4624:	73 ec       	ldi	r23, 0xC3	; 195
    4626:	80 e0       	ldi	r24, 0x00	; 0
    4628:	90 e0       	ldi	r25, 0x00	; 0

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_04);
    462a:	a7 d9       	rcall	.-3250   	; 0x397a <__portable_avr_delay_cycles>
    462c:	80 ef       	ldi	r24, 0xF0	; 240
    462e:	9b e2       	ldi	r25, 0x2B	; 43
    4630:	9f 93       	push	r25
    4632:	8f 93       	push	r24
    4634:	1f 92       	push	r1
    4636:	80 e4       	ldi	r24, 0x40	; 64
    4638:	8f 93       	push	r24
    463a:	8b e2       	ldi	r24, 0x2B	; 43
    463c:	95 e2       	ldi	r25, 0x25	; 37
    463e:	9f 93       	push	r25
    4640:	8f 93       	push	r24
    4642:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4646:	81 34       	cpi	r24, 0x41	; 65
    4648:	91 05       	cpc	r25, r1
    464a:	10 f0       	brcs	.+4      	; 0x4650 <twi_start+0x764>
    464c:	80 e4       	ldi	r24, 0x40	; 64
    464e:	90 e0       	ldi	r25, 0x00	; 0
    4650:	40 e0       	ldi	r20, 0x00	; 0
    4652:	68 2f       	mov	r22, r24
    4654:	8b e2       	ldi	r24, 0x2B	; 43
    4656:	95 e2       	ldi	r25, 0x25	; 37
    4658:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    465c:	0f 90       	pop	r0
    465e:	0f 90       	pop	r0
    4660:	0f 90       	pop	r0
    4662:	0f 90       	pop	r0
    4664:	0f 90       	pop	r0
    4666:	0f 90       	pop	r0
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_05, sc);
    4668:	23 c0       	rjmp	.+70     	; 0x46b0 <twi_start+0x7c4>
    466a:	8c 2f       	mov	r24, r28
    466c:	0c 2e       	mov	r0, r28
    466e:	00 0c       	add	r0, r0
    4670:	99 0b       	sbc	r25, r25
    4672:	9f 93       	push	r25
    4674:	cf 93       	push	r28
    4676:	8f eb       	ldi	r24, 0xBF	; 191
    4678:	9b e2       	ldi	r25, 0x2B	; 43
    467a:	9f 93       	push	r25
    467c:	8f 93       	push	r24
    467e:	1f 92       	push	r1
    4680:	80 e4       	ldi	r24, 0x40	; 64
    4682:	8f 93       	push	r24
    4684:	8b e2       	ldi	r24, 0x2B	; 43
    4686:	95 e2       	ldi	r25, 0x25	; 37
    4688:	9f 93       	push	r25
    468a:	8f 93       	push	r24
    468c:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4690:	81 34       	cpi	r24, 0x41	; 65
    4692:	91 05       	cpc	r25, r1
    4694:	10 f0       	brcs	.+4      	; 0x469a <twi_start+0x7ae>
    4696:	80 e4       	ldi	r24, 0x40	; 64
    4698:	90 e0       	ldi	r25, 0x00	; 0
    469a:	40 e0       	ldi	r20, 0x00	; 0
    469c:	68 2f       	mov	r22, r24
    469e:	8b e2       	ldi	r24, 0x2B	; 43
    46a0:	95 e2       	ldi	r25, 0x25	; 37
    46a2:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    46a6:	ed b7       	in	r30, 0x3d	; 61
    46a8:	fe b7       	in	r31, 0x3e	; 62
    46aa:	38 96       	adiw	r30, 0x08	; 8
    46ac:	ed bf       	out	0x3d, r30	; 61

static void init_twi1_baro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_01, TWI1_SLAVE_BARO_ADDR);
    46ae:	fe bf       	out	0x3e, r31	; 62
    46b0:	1f 92       	push	r1
    46b2:	86 e7       	ldi	r24, 0x76	; 118
    46b4:	8f 93       	push	r24
    46b6:	83 e8       	ldi	r24, 0x83	; 131
    46b8:	9b e2       	ldi	r25, 0x2B	; 43
    46ba:	9f 93       	push	r25
    46bc:	8f 93       	push	r24
    46be:	1f 92       	push	r1
    46c0:	80 e4       	ldi	r24, 0x40	; 64
    46c2:	8f 93       	push	r24
    46c4:	8b e2       	ldi	r24, 0x2B	; 43
    46c6:	95 e2       	ldi	r25, 0x25	; 37
    46c8:	9f 93       	push	r25
    46ca:	8f 93       	push	r24
    46cc:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    46d0:	81 34       	cpi	r24, 0x41	; 65
    46d2:	91 05       	cpc	r25, r1
    46d4:	10 f0       	brcs	.+4      	; 0x46da <twi_start+0x7ee>
    46d6:	80 e4       	ldi	r24, 0x40	; 64
    46d8:	90 e0       	ldi	r25, 0x00	; 0
    46da:	40 e0       	ldi	r20, 0x00	; 0
    46dc:	68 2f       	mov	r22, r24
    46de:	8b e2       	ldi	r24, 0x2B	; 43
    46e0:	95 e2       	ldi	r25, 0x25	; 37
    46e2:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>

	do {
		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    46e6:	e8 e2       	ldi	r30, 0x28	; 40
    46e8:	f0 e2       	ldi	r31, 0x20	; 32
    46ea:	86 e7       	ldi	r24, 0x76	; 118
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_RESET;
    46ec:	80 83       	st	Z, r24
    46ee:	8e e1       	ldi	r24, 0x1E	; 30
		twi1_packet.addr_length = 1;
    46f0:	81 83       	std	Z+1, r24	; 0x01
    46f2:	81 e0       	ldi	r24, 0x01	; 1
    46f4:	90 e0       	ldi	r25, 0x00	; 0
    46f6:	84 83       	std	Z+4, r24	; 0x04
		twi1_packet.length = 0;
    46f8:	95 83       	std	Z+5, r25	; 0x05
    46fa:	10 86       	std	Z+8, r1	; 0x08
    46fc:	11 86       	std	Z+9, r1	; 0x09
    46fe:	40 e0       	ldi	r20, 0x00	; 0
    4700:	bf 01       	movw	r22, r30
    4702:	80 ea       	ldi	r24, 0xA0	; 160
    4704:	94 e0       	ldi	r25, 0x04	; 4
    4706:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    470a:	c8 2f       	mov	r28, r24
    470c:	8d b7       	in	r24, 0x3d	; 61
    470e:	9e b7       	in	r25, 0x3e	; 62
    4710:	08 96       	adiw	r24, 0x08	; 8
    4712:	8d bf       	out	0x3d, r24	; 61
    4714:	9e bf       	out	0x3e, r25	; 62
			break;
		}
		delay_ms(3);
    4716:	c1 11       	cpse	r28, r1
    4718:	f6 c0       	rjmp	.+492    	; 0x4906 <twi_start+0xa1a>
    471a:	68 e9       	ldi	r22, 0x98	; 152
    471c:	7a e3       	ldi	r23, 0x3A	; 58
    471e:	80 e0       	ldi	r24, 0x00	; 0
    4720:	90 e0       	ldi	r25, 0x00	; 0

		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4722:	2b d9       	rcall	.-3498   	; 0x397a <__portable_avr_delay_cycles>
    4724:	e8 e2       	ldi	r30, 0x28	; 40
    4726:	f0 e2       	ldi	r31, 0x20	; 32
    4728:	86 e7       	ldi	r24, 0x76	; 118
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_VERSION;
    472a:	80 83       	st	Z, r24
    472c:	8e ea       	ldi	r24, 0xAE	; 174
		twi1_packet.addr_length = 1;
    472e:	81 83       	std	Z+1, r24	; 0x01
    4730:	81 e0       	ldi	r24, 0x01	; 1
    4732:	90 e0       	ldi	r25, 0x00	; 0
    4734:	84 83       	std	Z+4, r24	; 0x04
		twi1_packet.length = 2;
    4736:	95 83       	std	Z+5, r25	; 0x05
    4738:	82 e0       	ldi	r24, 0x02	; 2
    473a:	90 e0       	ldi	r25, 0x00	; 0
    473c:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    473e:	91 87       	std	Z+9, r25	; 0x09
    4740:	41 e0       	ldi	r20, 0x01	; 1
    4742:	bf 01       	movw	r22, r30
    4744:	80 ea       	ldi	r24, 0xA0	; 160
    4746:	94 e0       	ldi	r25, 0x04	; 4
    4748:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    474c:	c8 2f       	mov	r28, r24
    474e:	88 23       	and	r24, r24
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_02, sc);
    4750:	21 f1       	breq	.+72     	; 0x479a <twi_start+0x8ae>
    4752:	8c 2f       	mov	r24, r28
    4754:	0c 2e       	mov	r0, r28
    4756:	00 0c       	add	r0, r0
    4758:	99 0b       	sbc	r25, r25
    475a:	9f 93       	push	r25
    475c:	cf 93       	push	r28
    475e:	8e e4       	ldi	r24, 0x4E	; 78
    4760:	9b e2       	ldi	r25, 0x2B	; 43
    4762:	9f 93       	push	r25
    4764:	8f 93       	push	r24
    4766:	1f 92       	push	r1
    4768:	80 e4       	ldi	r24, 0x40	; 64
    476a:	8f 93       	push	r24
    476c:	8b e2       	ldi	r24, 0x2B	; 43
    476e:	95 e2       	ldi	r25, 0x25	; 37
    4770:	9f 93       	push	r25
    4772:	8f 93       	push	r24
    4774:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4778:	81 34       	cpi	r24, 0x41	; 65
    477a:	91 05       	cpc	r25, r1
    477c:	10 f0       	brcs	.+4      	; 0x4782 <twi_start+0x896>
    477e:	80 e4       	ldi	r24, 0x40	; 64
    4780:	90 e0       	ldi	r25, 0x00	; 0
    4782:	40 e0       	ldi	r20, 0x00	; 0
    4784:	68 2f       	mov	r22, r24
    4786:	8b e2       	ldi	r24, 0x2B	; 43
    4788:	95 e2       	ldi	r25, 0x25	; 37
    478a:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    478e:	ed b7       	in	r30, 0x3d	; 61
    4790:	fe b7       	in	r31, 0x3e	; 62
    4792:	38 96       	adiw	r30, 0x08	; 8
    4794:	ed bf       	out	0x3d, r30	; 61
    4796:	fe bf       	out	0x3e, r31	; 62
			break;
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
    4798:	b6 c0       	rjmp	.+364    	; 0x4906 <twi_start+0xa1a>
    479a:	e3 e2       	ldi	r30, 0x23	; 35
    479c:	f5 e2       	ldi	r31, 0x25	; 37
    479e:	80 81       	ld	r24, Z
    47a0:	90 e0       	ldi	r25, 0x00	; 0
    47a2:	98 2f       	mov	r25, r24
    47a4:	88 27       	eor	r24, r24
    47a6:	21 81       	ldd	r18, Z+1	; 0x01
    47a8:	82 2b       	or	r24, r18
    47aa:	92 95       	swap	r25
    47ac:	82 95       	swap	r24
    47ae:	8f 70       	andi	r24, 0x0F	; 15
    47b0:	89 27       	eor	r24, r25
    47b2:	9f 70       	andi	r25, 0x0F	; 15
    47b4:	89 27       	eor	r24, r25
    47b6:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <g_twi1_baro_version>
    47ba:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <g_twi1_baro_version+0x1>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
    47be:	9f 93       	push	r25
    47c0:	8f 93       	push	r24
    47c2:	88 e1       	ldi	r24, 0x18	; 24
    47c4:	9b e2       	ldi	r25, 0x2B	; 43
    47c6:	9f 93       	push	r25
    47c8:	8f 93       	push	r24
    47ca:	1f 92       	push	r1
    47cc:	80 e4       	ldi	r24, 0x40	; 64
    47ce:	8f 93       	push	r24
    47d0:	8b e2       	ldi	r24, 0x2B	; 43
    47d2:	95 e2       	ldi	r25, 0x25	; 37
    47d4:	9f 93       	push	r25
    47d6:	8f 93       	push	r24
    47d8:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    47dc:	81 34       	cpi	r24, 0x41	; 65
    47de:	91 05       	cpc	r25, r1
    47e0:	10 f0       	brcs	.+4      	; 0x47e6 <twi_start+0x8fa>
    47e2:	80 e4       	ldi	r24, 0x40	; 64
    47e4:	90 e0       	ldi	r25, 0x00	; 0
    47e6:	40 e0       	ldi	r20, 0x00	; 0
    47e8:	68 2f       	mov	r22, r24
    47ea:	8b e2       	ldi	r24, 0x2B	; 43
    47ec:	95 e2       	ldi	r25, 0x25	; 37
    47ee:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    47f2:	0f 2e       	mov	r0, r31
    47f4:	ff ef       	ldi	r31, 0xFF	; 255
    47f6:	ef 2e       	mov	r14, r31
    47f8:	f5 e2       	ldi	r31, 0x25	; 37
    47fa:	ff 2e       	mov	r15, r31
    47fc:	f0 2d       	mov	r31, r0
    47fe:	8d b7       	in	r24, 0x3d	; 61
    4800:	9e b7       	in	r25, 0x3e	; 62
    4802:	08 96       	adiw	r24, 0x08	; 8
    4804:	8d bf       	out	0x3d, r24	; 61

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4806:	9e bf       	out	0x3e, r25	; 62
    4808:	88 24       	eor	r8, r8
    480a:	83 94       	inc	r8
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    480c:	91 2c       	mov	r9, r1
    480e:	c8 e2       	ldi	r28, 0x28	; 40
    4810:	d0 e2       	ldi	r29, 0x20	; 32
    4812:	0f 2e       	mov	r0, r31
    4814:	f6 e7       	ldi	r31, 0x76	; 118
    4816:	7f 2e       	mov	r7, r31
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
			twi1_packet.addr_length = 1;
    4818:	f0 2d       	mov	r31, r0
    481a:	aa 24       	eor	r10, r10
    481c:	a3 94       	inc	r10
			twi1_packet.length = 2;
    481e:	b1 2c       	mov	r11, r1
    4820:	68 94       	set
    4822:	cc 24       	eor	r12, r12
    4824:	c1 f8       	bld	r12, 1
			if (sc != STATUS_OK) {
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4826:	d1 2c       	mov	r13, r1
    4828:	03 e2       	ldi	r16, 0x23	; 35
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    482a:	15 e2       	ldi	r17, 0x25	; 37
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
    482c:	78 82       	st	Y, r7
    482e:	c4 01       	movw	r24, r8
    4830:	88 0f       	add	r24, r24
    4832:	99 1f       	adc	r25, r25
    4834:	80 6a       	ori	r24, 0xA0	; 160
			twi1_packet.addr_length = 1;
    4836:	89 83       	std	Y+1, r24	; 0x01
    4838:	ac 82       	std	Y+4, r10	; 0x04
			twi1_packet.length = 2;
    483a:	bd 82       	std	Y+5, r11	; 0x05
    483c:	c8 86       	std	Y+8, r12	; 0x08
    483e:	d9 86       	std	Y+9, r13	; 0x09
    4840:	41 e0       	ldi	r20, 0x01	; 1
    4842:	be 01       	movw	r22, r28
    4844:	80 ea       	ldi	r24, 0xA0	; 160
    4846:	94 e0       	ldi	r25, 0x04	; 4
    4848:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc != STATUS_OK) {
    484c:	88 23       	and	r24, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
    484e:	31 f1       	breq	.+76     	; 0x489c <twi_start+0x9b0>
    4850:	28 2f       	mov	r18, r24
    4852:	08 2e       	mov	r0, r24
    4854:	00 0c       	add	r0, r0
    4856:	33 0b       	sbc	r19, r19
    4858:	3f 93       	push	r19
    485a:	8f 93       	push	r24
    485c:	9f 92       	push	r9
    485e:	8f 92       	push	r8
    4860:	83 ee       	ldi	r24, 0xE3	; 227
    4862:	9a e2       	ldi	r25, 0x2A	; 42
    4864:	9f 93       	push	r25
    4866:	8f 93       	push	r24
    4868:	1f 92       	push	r1
    486a:	80 e4       	ldi	r24, 0x40	; 64
    486c:	8f 93       	push	r24
    486e:	8b e2       	ldi	r24, 0x2B	; 43
    4870:	95 e2       	ldi	r25, 0x25	; 37
    4872:	9f 93       	push	r25
    4874:	8f 93       	push	r24
    4876:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    487a:	81 34       	cpi	r24, 0x41	; 65
    487c:	91 05       	cpc	r25, r1
    487e:	10 f0       	brcs	.+4      	; 0x4884 <twi_start+0x998>
    4880:	80 e4       	ldi	r24, 0x40	; 64
    4882:	90 e0       	ldi	r25, 0x00	; 0
    4884:	40 e0       	ldi	r20, 0x00	; 0
    4886:	68 2f       	mov	r22, r24
    4888:	8b e2       	ldi	r24, 0x2B	; 43
    488a:	95 e2       	ldi	r25, 0x25	; 37
    488c:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    4890:	ed b7       	in	r30, 0x3d	; 61
    4892:	fe b7       	in	r31, 0x3e	; 62
    4894:	3a 96       	adiw	r30, 0x0a	; 10
    4896:	ed bf       	out	0x3d, r30	; 61
    4898:	fe bf       	out	0x3e, r31	; 62
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    489a:	13 c0       	rjmp	.+38     	; 0x48c2 <twi_start+0x9d6>
    489c:	f8 01       	movw	r30, r16
    489e:	80 81       	ld	r24, Z
    48a0:	90 e0       	ldi	r25, 0x00	; 0
    48a2:	98 2f       	mov	r25, r24
    48a4:	88 27       	eor	r24, r24
    48a6:	21 81       	ldd	r18, Z+1	; 0x01
    48a8:	82 2b       	or	r24, r18
    48aa:	f7 01       	movw	r30, r14
    48ac:	81 93       	st	Z+, r24
    48ae:	91 93       	st	Z+, r25
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    48b0:	7f 01       	movw	r14, r30
    48b2:	ff ef       	ldi	r31, 0xFF	; 255
    48b4:	8f 1a       	sub	r8, r31
    48b6:	9f 0a       	sbc	r9, r31
    48b8:	88 e0       	ldi	r24, 0x08	; 8
    48ba:	88 16       	cp	r8, r24
    48bc:	91 04       	cpc	r9, r1
    48be:	09 f0       	breq	.+2      	; 0x48c2 <twi_start+0x9d6>
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
		}

		g_twi1_baro_valid = true;
    48c0:	b5 cf       	rjmp	.-150    	; 0x482c <twi_start+0x940>
    48c2:	81 e0       	ldi	r24, 0x01	; 1
    48c4:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <g_twi1_baro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_05);
    48c8:	85 ec       	ldi	r24, 0xC5	; 197
    48ca:	9a e2       	ldi	r25, 0x2A	; 42
    48cc:	9f 93       	push	r25
    48ce:	8f 93       	push	r24
    48d0:	1f 92       	push	r1
    48d2:	80 e4       	ldi	r24, 0x40	; 64
    48d4:	8f 93       	push	r24
    48d6:	8b e2       	ldi	r24, 0x2B	; 43
    48d8:	95 e2       	ldi	r25, 0x25	; 37
    48da:	9f 93       	push	r25
    48dc:	8f 93       	push	r24
    48de:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    48e2:	81 34       	cpi	r24, 0x41	; 65
    48e4:	91 05       	cpc	r25, r1
    48e6:	10 f0       	brcs	.+4      	; 0x48ec <twi_start+0xa00>
    48e8:	80 e4       	ldi	r24, 0x40	; 64
    48ea:	90 e0       	ldi	r25, 0x00	; 0
    48ec:	40 e0       	ldi	r20, 0x00	; 0
    48ee:	68 2f       	mov	r22, r24
    48f0:	8b e2       	ldi	r24, 0x2B	; 43
    48f2:	95 e2       	ldi	r25, 0x25	; 37
    48f4:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    48f8:	0f 90       	pop	r0
    48fa:	0f 90       	pop	r0
    48fc:	0f 90       	pop	r0
    48fe:	0f 90       	pop	r0
    4900:	0f 90       	pop	r0
    4902:	0f 90       	pop	r0
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_06, sc);
    4904:	23 c0       	rjmp	.+70     	; 0x494c <twi_start+0xa60>
    4906:	8c 2f       	mov	r24, r28
    4908:	0c 2e       	mov	r0, r28
    490a:	00 0c       	add	r0, r0
    490c:	99 0b       	sbc	r25, r25
    490e:	9f 93       	push	r25
    4910:	cf 93       	push	r28
    4912:	84 e9       	ldi	r24, 0x94	; 148
    4914:	9a e2       	ldi	r25, 0x2A	; 42
    4916:	9f 93       	push	r25
    4918:	8f 93       	push	r24
    491a:	1f 92       	push	r1
    491c:	80 e4       	ldi	r24, 0x40	; 64
    491e:	8f 93       	push	r24
    4920:	8b e2       	ldi	r24, 0x2B	; 43
    4922:	95 e2       	ldi	r25, 0x25	; 37
    4924:	9f 93       	push	r25
    4926:	8f 93       	push	r24
    4928:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    492c:	81 34       	cpi	r24, 0x41	; 65
    492e:	91 05       	cpc	r25, r1
    4930:	10 f0       	brcs	.+4      	; 0x4936 <twi_start+0xa4a>
    4932:	80 e4       	ldi	r24, 0x40	; 64
    4934:	90 e0       	ldi	r25, 0x00	; 0
    4936:	40 e0       	ldi	r20, 0x00	; 0
    4938:	68 2f       	mov	r22, r24
    493a:	8b e2       	ldi	r24, 0x2B	; 43
    493c:	95 e2       	ldi	r25, 0x25	; 37
    493e:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    4942:	ed b7       	in	r30, 0x3d	; 61
    4944:	fe b7       	in	r31, 0x3e	; 62
    4946:	38 96       	adiw	r30, 0x08	; 8
    4948:	ed bf       	out	0x3d, r30	; 61
	init_twi1_gyro();

	/* Device Baro MS560702BA03-50 - I2C address: 0x76 */
	init_twi1_baro();

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_01);
    494a:	fe bf       	out	0x3e, r31	; 62
    494c:	84 e8       	ldi	r24, 0x84	; 132
    494e:	9a e2       	ldi	r25, 0x2A	; 42
    4950:	9f 93       	push	r25
    4952:	8f 93       	push	r24
    4954:	1f 92       	push	r1
    4956:	80 e4       	ldi	r24, 0x40	; 64
    4958:	8f 93       	push	r24
    495a:	8b e2       	ldi	r24, 0x2B	; 43
    495c:	95 e2       	ldi	r25, 0x25	; 37
    495e:	9f 93       	push	r25
    4960:	8f 93       	push	r24
    4962:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4966:	81 34       	cpi	r24, 0x41	; 65
    4968:	91 05       	cpc	r25, r1
    496a:	10 f0       	brcs	.+4      	; 0x4970 <twi_start+0xa84>
    496c:	80 e4       	ldi	r24, 0x40	; 64
    496e:	90 e0       	ldi	r25, 0x00	; 0
    4970:	40 e0       	ldi	r20, 0x00	; 0
    4972:	68 2f       	mov	r22, r24
    4974:	8b e2       	ldi	r24, 0x2B	; 43
    4976:	95 e2       	ldi	r25, 0x25	; 37
    4978:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
	#endif

	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
    497c:	61 ed       	ldi	r22, 0xD1	; 209
    497e:	72 e1       	ldi	r23, 0x12	; 18
    4980:	83 e1       	ldi	r24, 0x13	; 19
    4982:	90 e0       	ldi	r25, 0x00	; 0
    4984:	0e 94 bd 1c 	call	0x397a	; 0x397a <__portable_avr_delay_cycles>

/* TWI2 - LCD Port */
static void start_twi2_lcd(void)
{
	/* Read the version number */
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_VER;
    4988:	e4 e1       	ldi	r30, 0x14	; 20
    498a:	f0 e2       	ldi	r31, 0x20	; 32
    498c:	81 e0       	ldi	r24, 0x01	; 1
	twi2_packet.addr_length = 1;
    498e:	81 83       	std	Z+1, r24	; 0x01
    4990:	81 e0       	ldi	r24, 0x01	; 1
    4992:	90 e0       	ldi	r25, 0x00	; 0
    4994:	84 83       	std	Z+4, r24	; 0x04
	twi2_packet.length = 1;
    4996:	95 83       	std	Z+5, r25	; 0x05
    4998:	80 87       	std	Z+8, r24	; 0x08
    499a:	91 87       	std	Z+9, r25	; 0x09
    499c:	41 e0       	ldi	r20, 0x01	; 1
    499e:	bf 01       	movw	r22, r30
    49a0:	80 e8       	ldi	r24, 0x80	; 128
    49a2:	94 e0       	ldi	r25, 0x04	; 4
    49a4:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_read(&TWI2_MASTER, &twi2_packet);
	g_twi2_lcd_version = twi2_m_data[0];
    49a8:	80 91 1b 25 	lds	r24, 0x251B	; 0x80251b <twi2_m_data>
    49ac:	80 93 e2 25 	sts	0x25E2, r24	; 0x8025e2 <g_twi2_lcd_version>

	if (g_twi2_lcd_version >= 0x11) {
    49b0:	0f 90       	pop	r0
    49b2:	0f 90       	pop	r0
    49b4:	0f 90       	pop	r0
    49b6:	0f 90       	pop	r0
    49b8:	0f 90       	pop	r0
    49ba:	0f 90       	pop	r0
    49bc:	81 31       	cpi	r24, 0x11	; 17
		/* Select "Smart-LCD draw box" mode
		 * that includes a clear screen     */
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_MODE;
    49be:	90 f1       	brcs	.+100    	; 0x4a24 <twi_start+0xb38>
    49c0:	c4 e1       	ldi	r28, 0x14	; 20
    49c2:	d0 e2       	ldi	r29, 0x20	; 32
    49c4:	82 e0       	ldi	r24, 0x02	; 2
		twi2_m_data[0] = 0x10;
    49c6:	89 83       	std	Y+1, r24	; 0x01
    49c8:	0f 2e       	mov	r0, r31
    49ca:	fb e1       	ldi	r31, 0x1B	; 27
    49cc:	ef 2e       	mov	r14, r31
    49ce:	f5 e2       	ldi	r31, 0x25	; 37
    49d0:	ff 2e       	mov	r15, r31
    49d2:	f0 2d       	mov	r31, r0
    49d4:	80 e1       	ldi	r24, 0x10	; 16
    49d6:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    49d8:	80 83       	st	Z, r24
    49da:	01 e0       	ldi	r16, 0x01	; 1
    49dc:	10 e0       	ldi	r17, 0x00	; 0
    49de:	08 87       	std	Y+8, r16	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    49e0:	19 87       	std	Y+9, r17	; 0x09
    49e2:	40 e0       	ldi	r20, 0x00	; 0
    49e4:	be 01       	movw	r22, r28
    49e6:	80 e8       	ldi	r24, 0x80	; 128
    49e8:	94 e0       	ldi	r25, 0x04	; 4
    49ea:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    49ee:	65 e0       	ldi	r22, 0x05	; 5
    49f0:	70 e0       	ldi	r23, 0x00	; 0
    49f2:	80 e0       	ldi	r24, 0x00	; 0
    49f4:	90 e0       	ldi	r25, 0x00	; 0
    49f6:	0e 94 bd 1c 	call	0x397a	; 0x397a <__portable_avr_delay_cycles>

		twi2_waitUntilReady();
    49fa:	0e 94 c8 1c 	call	0x3990	; 0x3990 <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_PIXEL_TYPE;
    49fe:	84 e1       	ldi	r24, 0x14	; 20
		twi2_m_data[0] = GFX_PIXEL_SET;
    4a00:	89 83       	std	Y+1, r24	; 0x01
    4a02:	81 e0       	ldi	r24, 0x01	; 1
    4a04:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    4a06:	80 83       	st	Z, r24
    4a08:	08 87       	std	Y+8, r16	; 0x08
    4a0a:	19 87       	std	Y+9, r17	; 0x09
    4a0c:	40 e0       	ldi	r20, 0x00	; 0
    4a0e:	be 01       	movw	r22, r28
    4a10:	80 e8       	ldi	r24, 0x80	; 128
    4a12:	94 e0       	ldi	r25, 0x04	; 4
    4a14:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4a18:	65 e0       	ldi	r22, 0x05	; 5
    4a1a:	70 e0       	ldi	r23, 0x00	; 0
    4a1c:	80 e0       	ldi	r24, 0x00	; 0
    4a1e:	90 e0       	ldi	r25, 0x00	; 0
    4a20:	0e 94 bd 1c 	call	0x397a	; 0x397a <__portable_avr_delay_cycles>
	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
	start_twi2_lcd();
}
    4a24:	df 91       	pop	r29
    4a26:	cf 91       	pop	r28
    4a28:	1f 91       	pop	r17
    4a2a:	0f 91       	pop	r16
    4a2c:	ff 90       	pop	r15
    4a2e:	ef 90       	pop	r14
    4a30:	df 90       	pop	r13
    4a32:	cf 90       	pop	r12
    4a34:	bf 90       	pop	r11
    4a36:	af 90       	pop	r10
    4a38:	9f 90       	pop	r9
    4a3a:	8f 90       	pop	r8
    4a3c:	7f 90       	pop	r7
    4a3e:	08 95       	ret

00004a40 <isr_10ms_twi1_onboard>:
	}
}

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    4a40:	08 95       	ret

00004a42 <isr_500ms_twi1_onboard>:
}

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    4a42:	cf 92       	push	r12
    4a44:	df 92       	push	r13
    4a46:	ef 92       	push	r14
    4a48:	ff 92       	push	r15
    4a4a:	6b 01       	movw	r12, r22
    4a4c:	7c 01       	movw	r14, r24
	if (g_twi1_hygro_valid) {
    4a4e:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_twi1_hygro_valid>
    4a52:	88 23       	and	r24, r24
    4a54:	69 f1       	breq	.+90     	; 0x4ab0 <isr_500ms_twi1_onboard+0x6e>
	if (!sync) {
		return;
	}

	/* Read cyclic measurement data */
	twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4a56:	e8 e2       	ldi	r30, 0x28	; 40
    4a58:	f0 e2       	ldi	r31, 0x20	; 32
    4a5a:	84 e4       	ldi	r24, 0x44	; 68
    4a5c:	80 83       	st	Z, r24
	twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_HI;
    4a5e:	80 ee       	ldi	r24, 0xE0	; 224
    4a60:	81 83       	std	Z+1, r24	; 0x01
	twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_LO;
    4a62:	12 82       	std	Z+2, r1	; 0x02
	twi1_packet.addr_length = 2;
    4a64:	82 e0       	ldi	r24, 0x02	; 2
    4a66:	90 e0       	ldi	r25, 0x00	; 0
    4a68:	84 83       	std	Z+4, r24	; 0x04
    4a6a:	95 83       	std	Z+5, r25	; 0x05
	twi1_packet.length = 5;
    4a6c:	85 e0       	ldi	r24, 0x05	; 5
    4a6e:	90 e0       	ldi	r25, 0x00	; 0
    4a70:	80 87       	std	Z+8, r24	; 0x08
    4a72:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4a74:	41 e0       	ldi	r20, 0x01	; 1
    4a76:	bf 01       	movw	r22, r30
    4a78:	80 ea       	ldi	r24, 0xA0	; 160
    4a7a:	94 e0       	ldi	r25, 0x04	; 4
    4a7c:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
	if (sc == STATUS_OK) {
    4a80:	81 11       	cpse	r24, r1
    4a82:	16 c0       	rjmp	.+44     	; 0x4ab0 <isr_500ms_twi1_onboard+0x6e>
		g_twi1_hygro_S_T	= ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4a84:	e3 e2       	ldi	r30, 0x23	; 35
    4a86:	f5 e2       	ldi	r31, 0x25	; 37
    4a88:	80 81       	ld	r24, Z
    4a8a:	90 e0       	ldi	r25, 0x00	; 0
    4a8c:	98 2f       	mov	r25, r24
    4a8e:	88 27       	eor	r24, r24
    4a90:	21 81       	ldd	r18, Z+1	; 0x01
    4a92:	82 2b       	or	r24, r18
    4a94:	80 93 e9 25 	sts	0x25E9, r24	; 0x8025e9 <g_twi1_hygro_S_T>
    4a98:	90 93 ea 25 	sts	0x25EA, r25	; 0x8025ea <g_twi1_hygro_S_T+0x1>
		g_twi1_hygro_S_RH	= ((uint16_t)twi1_m_data[3] << 8) | twi1_m_data[4];
    4a9c:	83 81       	ldd	r24, Z+3	; 0x03
    4a9e:	90 e0       	ldi	r25, 0x00	; 0
    4aa0:	98 2f       	mov	r25, r24
    4aa2:	88 27       	eor	r24, r24
    4aa4:	24 81       	ldd	r18, Z+4	; 0x04
    4aa6:	82 2b       	or	r24, r18
    4aa8:	80 93 e7 25 	sts	0x25E7, r24	; 0x8025e7 <g_twi1_hygro_S_RH>
    4aac:	90 93 e8 25 	sts	0x25E8, r25	; 0x8025e8 <g_twi1_hygro_S_RH+0x1>
{	/* Service time slot */
	if (g_twi1_hygro_valid) {
		isr_twi1_hygro(now, true);
	}

	if (g_twi1_gyro_valid) {
    4ab0:	80 91 4b 26 	lds	r24, 0x264B	; 0x80264b <g_twi1_gyro_valid>
    4ab4:	88 23       	and	r24, r24
    4ab6:	09 f4       	brne	.+2      	; 0x4aba <isr_500ms_twi1_onboard+0x78>
    4ab8:	fa c0       	rjmp	.+500    	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
	if (!sync) {
		return;
	}

	do {
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4aba:	e8 e2       	ldi	r30, 0x28	; 40
    4abc:	f0 e2       	ldi	r31, 0x20	; 32
    4abe:	88 e6       	ldi	r24, 0x68	; 104
    4ac0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_XOUT_H;		// Big endian
    4ac2:	8b e3       	ldi	r24, 0x3B	; 59
    4ac4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4ac6:	81 e0       	ldi	r24, 0x01	; 1
    4ac8:	90 e0       	ldi	r25, 0x00	; 0
    4aca:	84 83       	std	Z+4, r24	; 0x04
    4acc:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 8;
    4ace:	88 e0       	ldi	r24, 0x08	; 8
    4ad0:	90 e0       	ldi	r25, 0x00	; 0
    4ad2:	80 87       	std	Z+8, r24	; 0x08
    4ad4:	91 87       	std	Z+9, r25	; 0x09
    4ad6:	41 e0       	ldi	r20, 0x01	; 1
    4ad8:	bf 01       	movw	r22, r30
    4ada:	80 ea       	ldi	r24, 0xA0	; 160
    4adc:	94 e0       	ldi	r25, 0x04	; 4
    4ade:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4ae2:	81 11       	cpse	r24, r1
    4ae4:	e4 c0       	rjmp	.+456    	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_accel_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4ae6:	e3 e2       	ldi	r30, 0x23	; 35
    4ae8:	f5 e2       	ldi	r31, 0x25	; 37
    4aea:	80 81       	ld	r24, Z
    4aec:	90 e0       	ldi	r25, 0x00	; 0
    4aee:	98 2f       	mov	r25, r24
    4af0:	88 27       	eor	r24, r24
    4af2:	21 81       	ldd	r18, Z+1	; 0x01
    4af4:	82 2b       	or	r24, r18
    4af6:	80 93 42 26 	sts	0x2642, r24	; 0x802642 <g_twi1_gyro_1_accel_x>
    4afa:	90 93 43 26 	sts	0x2643, r25	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
		g_twi1_gyro_1_accel_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    4afe:	82 81       	ldd	r24, Z+2	; 0x02
    4b00:	90 e0       	ldi	r25, 0x00	; 0
    4b02:	98 2f       	mov	r25, r24
    4b04:	88 27       	eor	r24, r24
    4b06:	23 81       	ldd	r18, Z+3	; 0x03
    4b08:	82 2b       	or	r24, r18
    4b0a:	80 93 40 26 	sts	0x2640, r24	; 0x802640 <g_twi1_gyro_1_accel_y>
    4b0e:	90 93 41 26 	sts	0x2641, r25	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
		g_twi1_gyro_1_accel_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    4b12:	84 81       	ldd	r24, Z+4	; 0x04
    4b14:	90 e0       	ldi	r25, 0x00	; 0
    4b16:	98 2f       	mov	r25, r24
    4b18:	88 27       	eor	r24, r24
    4b1a:	25 81       	ldd	r18, Z+5	; 0x05
    4b1c:	82 2b       	or	r24, r18
    4b1e:	80 93 3e 26 	sts	0x263E, r24	; 0x80263e <g_twi1_gyro_1_accel_z>
    4b22:	90 93 3f 26 	sts	0x263F, r25	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
		g_twi1_gyro_1_temp    = ((uint16_t)twi1_m_data[6] << 8) | twi1_m_data[7];
    4b26:	86 81       	ldd	r24, Z+6	; 0x06
    4b28:	90 e0       	ldi	r25, 0x00	; 0
    4b2a:	98 2f       	mov	r25, r24
    4b2c:	88 27       	eor	r24, r24
    4b2e:	27 81       	ldd	r18, Z+7	; 0x07
    4b30:	82 2b       	or	r24, r18
    4b32:	80 93 48 26 	sts	0x2648, r24	; 0x802648 <g_twi1_gyro_1_temp>
    4b36:	90 93 49 26 	sts	0x2649, r25	; 0x802649 <g_twi1_gyro_1_temp+0x1>

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4b3a:	e8 e2       	ldi	r30, 0x28	; 40
    4b3c:	f0 e2       	ldi	r31, 0x20	; 32
    4b3e:	88 e6       	ldi	r24, 0x68	; 104
    4b40:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XOUT_H;
    4b42:	83 e4       	ldi	r24, 0x43	; 67
    4b44:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4b46:	81 e0       	ldi	r24, 0x01	; 1
    4b48:	90 e0       	ldi	r25, 0x00	; 0
    4b4a:	84 83       	std	Z+4, r24	; 0x04
    4b4c:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    4b4e:	86 e0       	ldi	r24, 0x06	; 6
    4b50:	90 e0       	ldi	r25, 0x00	; 0
    4b52:	80 87       	std	Z+8, r24	; 0x08
    4b54:	91 87       	std	Z+9, r25	; 0x09
    4b56:	41 e0       	ldi	r20, 0x01	; 1
    4b58:	bf 01       	movw	r22, r30
    4b5a:	80 ea       	ldi	r24, 0xA0	; 160
    4b5c:	94 e0       	ldi	r25, 0x04	; 4
    4b5e:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4b62:	81 11       	cpse	r24, r1
    4b64:	a4 c0       	rjmp	.+328    	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_gyro_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4b66:	e3 e2       	ldi	r30, 0x23	; 35
    4b68:	f5 e2       	ldi	r31, 0x25	; 37
    4b6a:	80 81       	ld	r24, Z
    4b6c:	90 e0       	ldi	r25, 0x00	; 0
    4b6e:	98 2f       	mov	r25, r24
    4b70:	88 27       	eor	r24, r24
    4b72:	21 81       	ldd	r18, Z+1	; 0x01
    4b74:	82 2b       	or	r24, r18
    4b76:	80 93 36 26 	sts	0x2636, r24	; 0x802636 <g_twi1_gyro_1_gyro_x>
    4b7a:	90 93 37 26 	sts	0x2637, r25	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
		g_twi1_gyro_1_gyro_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    4b7e:	82 81       	ldd	r24, Z+2	; 0x02
    4b80:	90 e0       	ldi	r25, 0x00	; 0
    4b82:	98 2f       	mov	r25, r24
    4b84:	88 27       	eor	r24, r24
    4b86:	23 81       	ldd	r18, Z+3	; 0x03
    4b88:	82 2b       	or	r24, r18
    4b8a:	80 93 34 26 	sts	0x2634, r24	; 0x802634 <g_twi1_gyro_1_gyro_y>
    4b8e:	90 93 35 26 	sts	0x2635, r25	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
		g_twi1_gyro_1_gyro_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    4b92:	84 81       	ldd	r24, Z+4	; 0x04
    4b94:	90 e0       	ldi	r25, 0x00	; 0
    4b96:	98 2f       	mov	r25, r24
    4b98:	88 27       	eor	r24, r24
    4b9a:	25 81       	ldd	r18, Z+5	; 0x05
    4b9c:	82 2b       	or	r24, r18
    4b9e:	80 93 32 26 	sts	0x2632, r24	; 0x802632 <g_twi1_gyro_1_gyro_z>
    4ba2:	90 93 33 26 	sts	0x2633, r25	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>

		/* Magnetometer: check if new data is available */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4ba6:	e8 e2       	ldi	r30, 0x28	; 40
    4ba8:	f0 e2       	ldi	r31, 0x20	; 32
    4baa:	8c e0       	ldi	r24, 0x0C	; 12
    4bac:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST1;
    4bae:	82 e0       	ldi	r24, 0x02	; 2
    4bb0:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4bb2:	81 e0       	ldi	r24, 0x01	; 1
    4bb4:	90 e0       	ldi	r25, 0x00	; 0
    4bb6:	84 83       	std	Z+4, r24	; 0x04
    4bb8:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4bba:	80 87       	std	Z+8, r24	; 0x08
    4bbc:	91 87       	std	Z+9, r25	; 0x09
    4bbe:	41 e0       	ldi	r20, 0x01	; 1
    4bc0:	bf 01       	movw	r22, r30
    4bc2:	80 ea       	ldi	r24, 0xA0	; 160
    4bc4:	94 e0       	ldi	r25, 0x04	; 4
    4bc6:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4bca:	81 11       	cpse	r24, r1
    4bcc:	70 c0       	rjmp	.+224    	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (!(twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST1__DRDY)) {
    4bce:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4bd2:	80 ff       	sbrs	r24, 0
    4bd4:	6c c0       	rjmp	.+216    	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 not ready yet */
			break;
		}

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4bd6:	e8 e2       	ldi	r30, 0x28	; 40
    4bd8:	f0 e2       	ldi	r31, 0x20	; 32
    4bda:	8c e0       	ldi	r24, 0x0C	; 12
    4bdc:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_HX_L;			// Little endian
    4bde:	83 e0       	ldi	r24, 0x03	; 3
    4be0:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4be2:	81 e0       	ldi	r24, 0x01	; 1
    4be4:	90 e0       	ldi	r25, 0x00	; 0
    4be6:	84 83       	std	Z+4, r24	; 0x04
    4be8:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    4bea:	86 e0       	ldi	r24, 0x06	; 6
    4bec:	90 e0       	ldi	r25, 0x00	; 0
    4bee:	80 87       	std	Z+8, r24	; 0x08
    4bf0:	91 87       	std	Z+9, r25	; 0x09
    4bf2:	41 e0       	ldi	r20, 0x01	; 1
    4bf4:	bf 01       	movw	r22, r30
    4bf6:	80 ea       	ldi	r24, 0xA0	; 160
    4bf8:	94 e0       	ldi	r25, 0x04	; 4
    4bfa:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4bfe:	81 11       	cpse	r24, r1
    4c00:	56 c0       	rjmp	.+172    	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_2_mag_x = ((int16_t) ((((uint16_t)twi1_m_data[1]) << 8) | twi1_m_data[0])) + g_twi1_gyro_2_ofsx;
    4c02:	e3 e2       	ldi	r30, 0x23	; 35
    4c04:	f5 e2       	ldi	r31, 0x25	; 37
    4c06:	81 81       	ldd	r24, Z+1	; 0x01
    4c08:	90 e0       	ldi	r25, 0x00	; 0
    4c0a:	98 2f       	mov	r25, r24
    4c0c:	88 27       	eor	r24, r24
    4c0e:	20 81       	ld	r18, Z
    4c10:	82 2b       	or	r24, r18
    4c12:	20 91 46 20 	lds	r18, 0x2046	; 0x802046 <g_twi1_gyro_2_ofsx>
    4c16:	30 91 47 20 	lds	r19, 0x2047	; 0x802047 <g_twi1_gyro_2_ofsx+0x1>
    4c1a:	82 0f       	add	r24, r18
    4c1c:	93 1f       	adc	r25, r19
    4c1e:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <g_twi1_gyro_2_mag_x>
    4c22:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
		g_twi1_gyro_2_mag_y = ((int16_t) ((((uint16_t)twi1_m_data[3]) << 8) | twi1_m_data[2])) + g_twi1_gyro_2_ofsy;
    4c26:	83 81       	ldd	r24, Z+3	; 0x03
    4c28:	90 e0       	ldi	r25, 0x00	; 0
    4c2a:	98 2f       	mov	r25, r24
    4c2c:	88 27       	eor	r24, r24
    4c2e:	22 81       	ldd	r18, Z+2	; 0x02
    4c30:	82 2b       	or	r24, r18
    4c32:	20 91 44 20 	lds	r18, 0x2044	; 0x802044 <g_twi1_gyro_2_ofsy>
    4c36:	30 91 45 20 	lds	r19, 0x2045	; 0x802045 <g_twi1_gyro_2_ofsy+0x1>
    4c3a:	82 0f       	add	r24, r18
    4c3c:	93 1f       	adc	r25, r19
    4c3e:	80 93 1e 26 	sts	0x261E, r24	; 0x80261e <g_twi1_gyro_2_mag_y>
    4c42:	90 93 1f 26 	sts	0x261F, r25	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
		g_twi1_gyro_2_mag_z = ((int16_t) ((((uint16_t)twi1_m_data[5]) << 8) | twi1_m_data[4])) + g_twi1_gyro_2_ofsz;
    4c46:	85 81       	ldd	r24, Z+5	; 0x05
    4c48:	90 e0       	ldi	r25, 0x00	; 0
    4c4a:	98 2f       	mov	r25, r24
    4c4c:	88 27       	eor	r24, r24
    4c4e:	24 81       	ldd	r18, Z+4	; 0x04
    4c50:	82 2b       	or	r24, r18
    4c52:	20 91 42 20 	lds	r18, 0x2042	; 0x802042 <g_twi1_gyro_2_ofsz>
    4c56:	30 91 43 20 	lds	r19, 0x2043	; 0x802043 <g_twi1_gyro_2_ofsz+0x1>
    4c5a:	82 0f       	add	r24, r18
    4c5c:	93 1f       	adc	r25, r19
    4c5e:	80 93 1c 26 	sts	0x261C, r24	; 0x80261c <g_twi1_gyro_2_mag_z>
    4c62:	90 93 1d 26 	sts	0x261D, r25	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>

		/* Magnetometer: check for data validity and release cycle */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4c66:	e8 e2       	ldi	r30, 0x28	; 40
    4c68:	f0 e2       	ldi	r31, 0x20	; 32
    4c6a:	8c e0       	ldi	r24, 0x0C	; 12
    4c6c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST2;
    4c6e:	89 e0       	ldi	r24, 0x09	; 9
    4c70:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4c72:	81 e0       	ldi	r24, 0x01	; 1
    4c74:	90 e0       	ldi	r25, 0x00	; 0
    4c76:	84 83       	std	Z+4, r24	; 0x04
    4c78:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4c7a:	80 87       	std	Z+8, r24	; 0x08
    4c7c:	91 87       	std	Z+9, r25	; 0x09
    4c7e:	41 e0       	ldi	r20, 0x01	; 1
    4c80:	bf 01       	movw	r22, r30
    4c82:	80 ea       	ldi	r24, 0xA0	; 160
    4c84:	94 e0       	ldi	r25, 0x04	; 4
    4c86:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4c8a:	81 11       	cpse	r24, r1
    4c8c:	10 c0       	rjmp	.+32     	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST2__HOFL) {
    4c8e:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4c92:	83 ff       	sbrs	r24, 3
    4c94:	0c c0       	rjmp	.+24     	; 0x4cae <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 overflowed */
			g_twi1_gyro_2_mag_z = g_twi1_gyro_2_mag_y = g_twi1_gyro_2_mag_x = 0;
    4c96:	10 92 20 26 	sts	0x2620, r1	; 0x802620 <g_twi1_gyro_2_mag_x>
    4c9a:	10 92 21 26 	sts	0x2621, r1	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
    4c9e:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <g_twi1_gyro_2_mag_y>
    4ca2:	10 92 1f 26 	sts	0x261F, r1	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
    4ca6:	10 92 1c 26 	sts	0x261C, r1	; 0x80261c <g_twi1_gyro_2_mag_z>
    4caa:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, true);
	}

	if (g_twi1_baro_valid) {
    4cae:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <g_twi1_baro_valid>
    4cb2:	88 23       	and	r24, r24
    4cb4:	29 f0       	breq	.+10     	; 0x4cc0 <isr_500ms_twi1_onboard+0x27e>
		isr_twi1_baro(now, true);
    4cb6:	41 e0       	ldi	r20, 0x01	; 1
    4cb8:	c7 01       	movw	r24, r14
    4cba:	b6 01       	movw	r22, r12
    4cbc:	0e 94 11 1d 	call	0x3a22	; 0x3a22 <isr_twi1_baro>
	}
}
    4cc0:	ff 90       	pop	r15
    4cc2:	ef 90       	pop	r14
    4cc4:	df 90       	pop	r13
    4cc6:	cf 90       	pop	r12
    4cc8:	08 95       	ret

00004cca <isr_sparetime_twi1_onboard>:

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, false);
	}

	if (g_twi1_baro_valid) {
    4cca:	20 91 0f 26 	lds	r18, 0x260F	; 0x80260f <g_twi1_baro_valid>
    4cce:	22 23       	and	r18, r18
    4cd0:	19 f0       	breq	.+6      	; 0x4cd8 <isr_sparetime_twi1_onboard+0xe>
		isr_twi1_baro(now, false);
    4cd2:	40 e0       	ldi	r20, 0x00	; 0
    4cd4:	0c 94 11 1d 	jmp	0x3a22	; 0x3a22 <isr_twi1_baro>
    4cd8:	08 95       	ret

00004cda <task_twi1_onboard>:
	}
}

/* TWI1 - onboard devices */
void task_twi1_onboard(uint32_t now)
{
    4cda:	2f 92       	push	r2
    4cdc:	3f 92       	push	r3
    4cde:	4f 92       	push	r4
    4ce0:	5f 92       	push	r5
    4ce2:	6f 92       	push	r6
    4ce4:	7f 92       	push	r7
    4ce6:	8f 92       	push	r8
    4ce8:	9f 92       	push	r9
    4cea:	af 92       	push	r10
    4cec:	bf 92       	push	r11
    4cee:	cf 92       	push	r12
    4cf0:	df 92       	push	r13
    4cf2:	ef 92       	push	r14
    4cf4:	ff 92       	push	r15
    4cf6:	0f 93       	push	r16
    4cf8:	1f 93       	push	r17
    4cfa:	cf 93       	push	r28
    4cfc:	df 93       	push	r29
    4cfe:	cd b7       	in	r28, 0x3d	; 61
    4d00:	de b7       	in	r29, 0x3e	; 62
    4d02:	e0 97       	sbiw	r28, 0x30	; 48
    4d04:	cd bf       	out	0x3d, r28	; 61
    4d06:	de bf       	out	0x3e, r29	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d08:	8f b7       	in	r24, 0x3f	; 63
    4d0a:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    4d0c:	f8 94       	cli
	return flags;
    4d0e:	9c 85       	ldd	r25, Y+12	; 0x0c
	irqflags_t flags = cpu_irq_save();
	bool l_twi1_hygro_valid	= g_twi1_hygro_valid;
    4d10:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_twi1_hygro_valid>
	bool l_twi1_gyro_valid	= g_twi1_gyro_valid;
    4d14:	10 91 4b 26 	lds	r17, 0x264B	; 0x80264b <g_twi1_gyro_valid>
	bool l_twi1_baro_valid	= g_twi1_baro_valid;
    4d18:	20 90 0f 26 	lds	r2, 0x260F	; 0x80260f <g_twi1_baro_valid>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4d1c:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (l_twi1_hygro_valid) {
    4d1e:	88 23       	and	r24, r24
    4d20:	09 f4       	brne	.+2      	; 0x4d24 <task_twi1_onboard+0x4a>
    4d22:	3c c0       	rjmp	.+120    	; 0x4d9c <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d24:	8f b7       	in	r24, 0x3f	; 63
    4d26:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    4d28:	f8 94       	cli
	return flags;
    4d2a:	8b 85       	ldd	r24, Y+11	; 0x0b
{	// Calculations for the presentation layer
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;

	irqflags_t flags = cpu_irq_save();
	uint16_t l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    4d2c:	20 91 e9 25 	lds	r18, 0x25E9	; 0x8025e9 <g_twi1_hygro_S_T>
    4d30:	30 91 ea 25 	lds	r19, 0x25EA	; 0x8025ea <g_twi1_hygro_S_T+0x1>
	uint16_t l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    4d34:	e0 90 e7 25 	lds	r14, 0x25E7	; 0x8025e7 <g_twi1_hygro_S_RH>
    4d38:	f0 90 e8 25 	lds	r15, 0x25E8	; 0x8025e8 <g_twi1_hygro_S_RH+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4d3c:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Temp value when a different measurement has arrived */
	if (l_twi1_hygro_S_T != s_twi1_hygro_S_T) {
    4d3e:	21 15       	cp	r18, r1
    4d40:	31 05       	cpc	r19, r1
    4d42:	a9 f0       	breq	.+42     	; 0x4d6e <task_twi1_onboard+0x94>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d44:	8f b7       	in	r24, 0x3f	; 63
    4d46:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    4d48:	f8 94       	cli
	return flags;
    4d4a:	0a 85       	ldd	r16, Y+10	; 0x0a
		int16_t temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);

		flags = cpu_irq_save();
		g_twi1_hygro_T_100 = temp_100;
    4d4c:	ac e5       	ldi	r26, 0x5C	; 92
    4d4e:	b4 e4       	ldi	r27, 0x44	; 68
    4d50:	0e 94 3c 61 	call	0xc278	; 0xc278 <__umulhisi3>
    4d54:	2f ef       	ldi	r18, 0xFF	; 255
    4d56:	3f ef       	ldi	r19, 0xFF	; 255
    4d58:	40 e0       	ldi	r20, 0x00	; 0
    4d5a:	50 e0       	ldi	r21, 0x00	; 0
    4d5c:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    4d60:	24 59       	subi	r18, 0x94	; 148
    4d62:	31 41       	sbci	r19, 0x11	; 17
    4d64:	20 93 e5 25 	sts	0x25E5, r18	; 0x8025e5 <g_twi1_hygro_T_100>
    4d68:	30 93 e6 25 	sts	0x25E6, r19	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4d6c:	0f bf       	out	0x3f, r16	; 63
		cpu_irq_restore(flags);
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	if (l_twi1_hygro_S_RH != s_twi1_hygro_S_RH) {
    4d6e:	e1 14       	cp	r14, r1
    4d70:	f1 04       	cpc	r15, r1
    4d72:	a1 f0       	breq	.+40     	; 0x4d9c <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4d74:	8f b7       	in	r24, 0x3f	; 63
    4d76:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    4d78:	f8 94       	cli
	return flags;
    4d7a:	09 85       	ldd	r16, Y+9	; 0x09
		int16_t rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);

		flags = cpu_irq_save();
		g_twi1_hygro_RH_100 = rh_100;
    4d7c:	97 01       	movw	r18, r14
    4d7e:	a0 e1       	ldi	r26, 0x10	; 16
    4d80:	b7 e2       	ldi	r27, 0x27	; 39
    4d82:	0e 94 3c 61 	call	0xc278	; 0xc278 <__umulhisi3>
    4d86:	2f ef       	ldi	r18, 0xFF	; 255
    4d88:	3f ef       	ldi	r19, 0xFF	; 255
    4d8a:	40 e0       	ldi	r20, 0x00	; 0
    4d8c:	50 e0       	ldi	r21, 0x00	; 0
    4d8e:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    4d92:	20 93 e3 25 	sts	0x25E3, r18	; 0x8025e3 <g_twi1_hygro_RH_100>
    4d96:	30 93 e4 25 	sts	0x25E4, r19	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4d9a:	0f bf       	out	0x3f, r16	; 63

	if (l_twi1_hygro_valid) {
		task_twi1_hygro(now);
	}

	if (l_twi1_gyro_valid) {
    4d9c:	11 23       	and	r17, r17
    4d9e:	09 f4       	brne	.+2      	; 0x4da2 <task_twi1_onboard+0xc8>
    4da0:	ae c2       	rjmp	.+1372   	; 0x52fe <task_twi1_onboard+0x624>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4da2:	8f b7       	in	r24, 0x3f	; 63
    4da4:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    4da6:	f8 94       	cli
	return flags;
    4da8:	98 85       	ldd	r25, Y+8	; 0x08

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
	{
		irqflags_t flags = cpu_irq_save();
		int16_t	l_twi1_gyro_1_accel_x	= g_twi1_gyro_1_accel_x;
    4daa:	80 91 42 26 	lds	r24, 0x2642	; 0x802642 <g_twi1_gyro_1_accel_x>
    4dae:	f0 91 43 26 	lds	r31, 0x2643	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
		int16_t	l_twi1_gyro_1_accel_y	= g_twi1_gyro_1_accel_y;
    4db2:	60 90 40 26 	lds	r6, 0x2640	; 0x802640 <g_twi1_gyro_1_accel_y>
    4db6:	70 90 41 26 	lds	r7, 0x2641	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
		int16_t	l_twi1_gyro_1_accel_z	= g_twi1_gyro_1_accel_z;
    4dba:	50 90 3e 26 	lds	r5, 0x263E	; 0x80263e <g_twi1_gyro_1_accel_z>
    4dbe:	80 90 3f 26 	lds	r8, 0x263F	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4dc2:	9f bf       	out	0x3f, r25	; 63


inline
static int16_t calc_gyro1_accel_raw2mg(int16_t raw, int16_t factor)
{
	return (((1000 * TWI1_SLAVE_GYRO_DTA_1_ACCEL_CONFIG__02G) * (int64_t)raw * (int64_t)factor) / 10000LL) >> 15;
    4dc4:	a8 2f       	mov	r26, r24
    4dc6:	ef 2f       	mov	r30, r31
    4dc8:	ee 0f       	add	r30, r30
    4dca:	ee 0b       	sbc	r30, r30
    4dcc:	28 2f       	mov	r18, r24
    4dce:	3f 2f       	mov	r19, r31
    4dd0:	4e 2f       	mov	r20, r30
    4dd2:	5e 2f       	mov	r21, r30
    4dd4:	6e 2f       	mov	r22, r30
    4dd6:	7e 2f       	mov	r23, r30
    4dd8:	8e 2f       	mov	r24, r30
    4dda:	9e 2f       	mov	r25, r30
    4ddc:	02 e0       	ldi	r16, 0x02	; 2
    4dde:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4de2:	a2 2e       	mov	r10, r18
    4de4:	b3 2e       	mov	r11, r19
    4de6:	c4 2e       	mov	r12, r20
    4de8:	d5 2e       	mov	r13, r21
    4dea:	e6 2e       	mov	r14, r22
    4dec:	f7 2e       	mov	r15, r23
    4dee:	b8 2f       	mov	r27, r24
    4df0:	19 2f       	mov	r17, r25
    4df2:	05 e0       	ldi	r16, 0x05	; 5
    4df4:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4df8:	0b 2f       	mov	r16, r27
    4dfa:	0e 94 b6 62 	call	0xc56c	; 0xc56c <__subdi3>
    4dfe:	aa 2e       	mov	r10, r26
    4e00:	bf 2e       	mov	r11, r31
    4e02:	ce 2e       	mov	r12, r30
    4e04:	de 2e       	mov	r13, r30
    4e06:	ee 2e       	mov	r14, r30
    4e08:	fe 2e       	mov	r15, r30
    4e0a:	0e 2f       	mov	r16, r30
    4e0c:	1e 2f       	mov	r17, r30
    4e0e:	0e 94 ad 62 	call	0xc55a	; 0xc55a <__adddi3>
    4e12:	04 e0       	ldi	r16, 0x04	; 4
    4e14:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4e18:	b0 90 53 20 	lds	r11, 0x2053	; 0x802053 <g_twi1_gyro_1_accel_factx+0x1>
    4e1c:	a0 90 52 20 	lds	r10, 0x2052	; 0x802052 <g_twi1_gyro_1_accel_factx>
    4e20:	1b 2d       	mov	r17, r11
    4e22:	11 0f       	add	r17, r17
    4e24:	11 0b       	sbc	r17, r17
    4e26:	c1 2e       	mov	r12, r17
    4e28:	d1 2e       	mov	r13, r17
    4e2a:	e1 2e       	mov	r14, r17
    4e2c:	f1 2e       	mov	r15, r17
    4e2e:	01 2f       	mov	r16, r17
    4e30:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    4e34:	68 94       	set
    4e36:	aa 24       	eor	r10, r10
    4e38:	a4 f8       	bld	r10, 4
    4e3a:	0f 2e       	mov	r0, r31
    4e3c:	f7 e2       	ldi	r31, 0x27	; 39
    4e3e:	bf 2e       	mov	r11, r31
    4e40:	f0 2d       	mov	r31, r0
    4e42:	c1 2c       	mov	r12, r1
    4e44:	d1 2c       	mov	r13, r1
    4e46:	e1 2c       	mov	r14, r1
    4e48:	f1 2c       	mov	r15, r1
    4e4a:	00 e0       	ldi	r16, 0x00	; 0
    4e4c:	10 e0       	ldi	r17, 0x00	; 0
    4e4e:	0e 94 ae 61 	call	0xc35c	; 0xc35c <__divdi3>
    4e52:	0f e0       	ldi	r16, 0x0F	; 15
    4e54:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    4e58:	42 2e       	mov	r4, r18
    4e5a:	33 2e       	mov	r3, r19
    4e5c:	e7 2d       	mov	r30, r7
    4e5e:	ee 0f       	add	r30, r30
    4e60:	ee 0b       	sbc	r30, r30
    4e62:	26 2d       	mov	r18, r6
    4e64:	37 2d       	mov	r19, r7
    4e66:	4e 2f       	mov	r20, r30
    4e68:	5e 2f       	mov	r21, r30
    4e6a:	6e 2f       	mov	r22, r30
    4e6c:	7e 2f       	mov	r23, r30
    4e6e:	8e 2f       	mov	r24, r30
    4e70:	9e 2f       	mov	r25, r30
    4e72:	02 e0       	ldi	r16, 0x02	; 2
    4e74:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4e78:	a2 2e       	mov	r10, r18
    4e7a:	b3 2e       	mov	r11, r19
    4e7c:	c4 2e       	mov	r12, r20
    4e7e:	d5 2e       	mov	r13, r21
    4e80:	e6 2e       	mov	r14, r22
    4e82:	f7 2e       	mov	r15, r23
    4e84:	a8 2f       	mov	r26, r24
    4e86:	19 2f       	mov	r17, r25
    4e88:	05 e0       	ldi	r16, 0x05	; 5
    4e8a:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4e8e:	0a 2f       	mov	r16, r26
    4e90:	0e 94 b6 62 	call	0xc56c	; 0xc56c <__subdi3>
    4e94:	a6 2c       	mov	r10, r6
    4e96:	b7 2c       	mov	r11, r7
    4e98:	ce 2e       	mov	r12, r30
    4e9a:	de 2e       	mov	r13, r30
    4e9c:	ee 2e       	mov	r14, r30
    4e9e:	fe 2e       	mov	r15, r30
    4ea0:	0e 2f       	mov	r16, r30
    4ea2:	1e 2f       	mov	r17, r30
    4ea4:	0e 94 ad 62 	call	0xc55a	; 0xc55a <__adddi3>
    4ea8:	04 e0       	ldi	r16, 0x04	; 4
    4eaa:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4eae:	b0 90 51 20 	lds	r11, 0x2051	; 0x802051 <g_twi1_gyro_1_accel_facty+0x1>
    4eb2:	a0 90 50 20 	lds	r10, 0x2050	; 0x802050 <g_twi1_gyro_1_accel_facty>
    4eb6:	1b 2d       	mov	r17, r11
    4eb8:	11 0f       	add	r17, r17
    4eba:	11 0b       	sbc	r17, r17
    4ebc:	c1 2e       	mov	r12, r17
    4ebe:	d1 2e       	mov	r13, r17
    4ec0:	e1 2e       	mov	r14, r17
    4ec2:	f1 2e       	mov	r15, r17
    4ec4:	01 2f       	mov	r16, r17
    4ec6:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    4eca:	68 94       	set
    4ecc:	aa 24       	eor	r10, r10
    4ece:	a4 f8       	bld	r10, 4
    4ed0:	0f 2e       	mov	r0, r31
    4ed2:	f7 e2       	ldi	r31, 0x27	; 39
    4ed4:	bf 2e       	mov	r11, r31
    4ed6:	f0 2d       	mov	r31, r0
    4ed8:	c1 2c       	mov	r12, r1
    4eda:	d1 2c       	mov	r13, r1
    4edc:	e1 2c       	mov	r14, r1
    4ede:	f1 2c       	mov	r15, r1
    4ee0:	00 e0       	ldi	r16, 0x00	; 0
    4ee2:	10 e0       	ldi	r17, 0x00	; 0
    4ee4:	0e 94 ae 61 	call	0xc35c	; 0xc35c <__divdi3>
    4ee8:	0f e0       	ldi	r16, 0x0F	; 15
    4eea:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    4eee:	72 2e       	mov	r7, r18
    4ef0:	63 2e       	mov	r6, r19
    4ef2:	e8 2d       	mov	r30, r8
    4ef4:	ee 0f       	add	r30, r30
    4ef6:	ee 0b       	sbc	r30, r30
    4ef8:	25 2d       	mov	r18, r5
    4efa:	38 2d       	mov	r19, r8
    4efc:	4e 2f       	mov	r20, r30
    4efe:	5e 2f       	mov	r21, r30
    4f00:	6e 2f       	mov	r22, r30
    4f02:	7e 2f       	mov	r23, r30
    4f04:	8e 2f       	mov	r24, r30
    4f06:	9e 2f       	mov	r25, r30
    4f08:	02 e0       	ldi	r16, 0x02	; 2
    4f0a:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4f0e:	a2 2e       	mov	r10, r18
    4f10:	b3 2e       	mov	r11, r19
    4f12:	c4 2e       	mov	r12, r20
    4f14:	d5 2e       	mov	r13, r21
    4f16:	e6 2e       	mov	r14, r22
    4f18:	f7 2e       	mov	r15, r23
    4f1a:	a8 2f       	mov	r26, r24
    4f1c:	19 2f       	mov	r17, r25
    4f1e:	05 e0       	ldi	r16, 0x05	; 5
    4f20:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4f24:	0a 2f       	mov	r16, r26
    4f26:	0e 94 b6 62 	call	0xc56c	; 0xc56c <__subdi3>
    4f2a:	a5 2c       	mov	r10, r5
    4f2c:	b8 2c       	mov	r11, r8
    4f2e:	ce 2e       	mov	r12, r30
    4f30:	de 2e       	mov	r13, r30
    4f32:	ee 2e       	mov	r14, r30
    4f34:	fe 2e       	mov	r15, r30
    4f36:	0e 2f       	mov	r16, r30
    4f38:	1e 2f       	mov	r17, r30
    4f3a:	0e 94 ad 62 	call	0xc55a	; 0xc55a <__adddi3>
    4f3e:	04 e0       	ldi	r16, 0x04	; 4
    4f40:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    4f44:	b0 90 4f 20 	lds	r11, 0x204F	; 0x80204f <g_twi1_gyro_1_accel_factz+0x1>
    4f48:	a0 90 4e 20 	lds	r10, 0x204E	; 0x80204e <g_twi1_gyro_1_accel_factz>
    4f4c:	1b 2d       	mov	r17, r11
    4f4e:	11 0f       	add	r17, r17
    4f50:	11 0b       	sbc	r17, r17
    4f52:	c1 2e       	mov	r12, r17
    4f54:	d1 2e       	mov	r13, r17
    4f56:	e1 2e       	mov	r14, r17
    4f58:	f1 2e       	mov	r15, r17
    4f5a:	01 2f       	mov	r16, r17
    4f5c:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    4f60:	68 94       	set
    4f62:	aa 24       	eor	r10, r10
    4f64:	a4 f8       	bld	r10, 4
    4f66:	0f 2e       	mov	r0, r31
    4f68:	f7 e2       	ldi	r31, 0x27	; 39
    4f6a:	bf 2e       	mov	r11, r31
    4f6c:	f0 2d       	mov	r31, r0
    4f6e:	c1 2c       	mov	r12, r1
    4f70:	d1 2c       	mov	r13, r1
    4f72:	e1 2c       	mov	r14, r1
    4f74:	f1 2c       	mov	r15, r1
    4f76:	00 e0       	ldi	r16, 0x00	; 0
    4f78:	10 e0       	ldi	r17, 0x00	; 0
    4f7a:	0e 94 ae 61 	call	0xc35c	; 0xc35c <__divdi3>
    4f7e:	0f e0       	ldi	r16, 0x0F	; 15
    4f80:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    4f84:	92 2f       	mov	r25, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4f86:	2f b7       	in	r18, 0x3f	; 63
    4f88:	2f 83       	std	Y+7, r18	; 0x07
	cpu_irq_disable();
    4f8a:	f8 94       	cli
	return flags;
    4f8c:	2f 81       	ldd	r18, Y+7	; 0x07
		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, g_twi1_gyro_1_accel_factx);
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, g_twi1_gyro_1_accel_facty);
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, g_twi1_gyro_1_accel_factz);

		flags = cpu_irq_save();
		g_twi1_gyro_1_accel_x_mg	= l_twi1_gyro_1_accel_x_mg;
    4f8e:	40 92 3c 26 	sts	0x263C, r4	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    4f92:	30 92 3d 26 	sts	0x263D, r3	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
		g_twi1_gyro_1_accel_y_mg	= l_twi1_gyro_1_accel_y_mg;
    4f96:	70 92 3a 26 	sts	0x263A, r7	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    4f9a:	60 92 3b 26 	sts	0x263B, r6	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
		g_twi1_gyro_1_accel_z_mg	= l_twi1_gyro_1_accel_z_mg;
    4f9e:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    4fa2:	30 93 39 26 	sts	0x2639, r19	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4fa6:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4fa8:	8f b7       	in	r24, 0x3f	; 63
    4faa:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    4fac:	f8 94       	cli
	return flags;
    4fae:	9e 81       	ldd	r25, Y+6	; 0x06
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_1_gyro_x	= g_twi1_gyro_1_gyro_x;
    4fb0:	80 91 36 26 	lds	r24, 0x2636	; 0x802636 <g_twi1_gyro_1_gyro_x>
    4fb4:	30 91 37 26 	lds	r19, 0x2637	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
		int16_t l_twi1_gyro_1_gyro_y	= g_twi1_gyro_1_gyro_y;
    4fb8:	40 90 34 26 	lds	r4, 0x2634	; 0x802634 <g_twi1_gyro_1_gyro_y>
    4fbc:	50 90 35 26 	lds	r5, 0x2635	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
		int16_t l_twi1_gyro_1_gyro_z	= g_twi1_gyro_1_gyro_z;
    4fc0:	60 90 32 26 	lds	r6, 0x2632	; 0x802632 <g_twi1_gyro_1_gyro_z>
    4fc4:	70 90 33 26 	lds	r7, 0x2633	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4fc8:	9f bf       	out	0x3f, r25	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4fca:	9f b7       	in	r25, 0x3f	; 63
    4fcc:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_disable();
    4fce:	f8 94       	cli
	return flags;
    4fd0:	8d 80       	ldd	r8, Y+5	; 0x05
		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);

		flags = cpu_irq_save();
		g_twi1_gyro_1_gyro_x_mdps	= l_twi1_gyro_1_gyro_x_mdps;
    4fd2:	28 2f       	mov	r18, r24
    4fd4:	93 2f       	mov	r25, r19
    4fd6:	99 0f       	add	r25, r25
    4fd8:	99 0b       	sbc	r25, r25
    4fda:	0f 2e       	mov	r0, r31
    4fdc:	f0 e9       	ldi	r31, 0x90	; 144
    4fde:	af 2e       	mov	r10, r31
    4fe0:	f0 2d       	mov	r31, r0
    4fe2:	0f 2e       	mov	r0, r31
    4fe4:	f0 ed       	ldi	r31, 0xD0	; 208
    4fe6:	bf 2e       	mov	r11, r31
    4fe8:	f0 2d       	mov	r31, r0
    4fea:	0f 2e       	mov	r0, r31
    4fec:	f3 e0       	ldi	r31, 0x03	; 3
    4fee:	cf 2e       	mov	r12, r31
    4ff0:	f0 2d       	mov	r31, r0
    4ff2:	00 e0       	ldi	r16, 0x00	; 0
    4ff4:	49 2f       	mov	r20, r25
    4ff6:	59 2f       	mov	r21, r25
    4ff8:	69 2f       	mov	r22, r25
    4ffa:	79 2f       	mov	r23, r25
    4ffc:	89 2f       	mov	r24, r25
    4ffe:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    5002:	0f e0       	ldi	r16, 0x0F	; 15
    5004:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    5008:	20 93 2e 26 	sts	0x262E, r18	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    500c:	30 93 2f 26 	sts	0x262F, r19	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    5010:	40 93 30 26 	sts	0x2630, r20	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5014:	50 93 31 26 	sts	0x2631, r21	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
		g_twi1_gyro_1_gyro_y_mdps	= l_twi1_gyro_1_gyro_y_mdps;
    5018:	24 2d       	mov	r18, r4
    501a:	95 2d       	mov	r25, r5
    501c:	99 0f       	add	r25, r25
    501e:	99 0b       	sbc	r25, r25
    5020:	00 e0       	ldi	r16, 0x00	; 0
    5022:	35 2d       	mov	r19, r5
    5024:	49 2f       	mov	r20, r25
    5026:	59 2f       	mov	r21, r25
    5028:	69 2f       	mov	r22, r25
    502a:	79 2f       	mov	r23, r25
    502c:	89 2f       	mov	r24, r25
    502e:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    5032:	0f e0       	ldi	r16, 0x0F	; 15
    5034:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    5038:	20 93 2a 26 	sts	0x262A, r18	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    503c:	30 93 2b 26 	sts	0x262B, r19	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    5040:	40 93 2c 26 	sts	0x262C, r20	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    5044:	50 93 2d 26 	sts	0x262D, r21	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
		g_twi1_gyro_1_gyro_z_mdps	= l_twi1_gyro_1_gyro_z_mdps;
    5048:	26 2d       	mov	r18, r6
    504a:	97 2d       	mov	r25, r7
    504c:	99 0f       	add	r25, r25
    504e:	99 0b       	sbc	r25, r25
    5050:	00 e0       	ldi	r16, 0x00	; 0
    5052:	37 2d       	mov	r19, r7
    5054:	49 2f       	mov	r20, r25
    5056:	59 2f       	mov	r21, r25
    5058:	69 2f       	mov	r22, r25
    505a:	79 2f       	mov	r23, r25
    505c:	89 2f       	mov	r24, r25
    505e:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    5062:	0f e0       	ldi	r16, 0x0F	; 15
    5064:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    5068:	20 93 26 26 	sts	0x2626, r18	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    506c:	30 93 27 26 	sts	0x2627, r19	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    5070:	40 93 28 26 	sts	0x2628, r20	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    5074:	50 93 29 26 	sts	0x2629, r21	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5078:	8f be       	out	0x3f, r8	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    507a:	8f b7       	in	r24, 0x3f	; 63
    507c:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    507e:	f8 94       	cli
	return flags;
    5080:	8c 81       	ldd	r24, Y+4	; 0x04
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_2_mag_x		= g_twi1_gyro_2_mag_x;
    5082:	20 91 20 26 	lds	r18, 0x2620	; 0x802620 <g_twi1_gyro_2_mag_x>
    5086:	30 91 21 26 	lds	r19, 0x2621	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
		int16_t l_twi1_gyro_2_mag_y		= g_twi1_gyro_2_mag_y;
    508a:	e0 90 1e 26 	lds	r14, 0x261E	; 0x80261e <g_twi1_gyro_2_mag_y>
    508e:	f0 90 1f 26 	lds	r15, 0x261F	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
    5092:	a0 90 1c 26 	lds	r10, 0x261C	; 0x80261c <g_twi1_gyro_2_mag_z>
    5096:	b0 90 1d 26 	lds	r11, 0x261D	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
    509a:	00 91 48 26 	lds	r16, 0x2648	; 0x802648 <g_twi1_gyro_1_temp>
    509e:	10 91 49 26 	lds	r17, 0x2649	; 0x802649 <g_twi1_gyro_1_temp+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    50a2:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
    50a4:	a0 91 40 20 	lds	r26, 0x2040	; 0x802040 <g_twi1_gyro_2_mag_factx>
    50a8:	b0 91 41 20 	lds	r27, 0x2041	; 0x802041 <g_twi1_gyro_2_mag_factx+0x1>
    50ac:	e0 91 24 26 	lds	r30, 0x2624	; 0x802624 <g_twi1_gyro_2_asax>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    50b0:	33 23       	and	r19, r19
    50b2:	2c f1       	brlt	.+74     	; 0x50fe <task_twi1_onboard+0x424>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    50b4:	0e 94 36 61 	call	0xc26c	; 0xc26c <__mulhisi3>
    50b8:	9b 01       	movw	r18, r22
    50ba:	ac 01       	movw	r20, r24
    50bc:	8e 2f       	mov	r24, r30
    50be:	ee 0f       	add	r30, r30
    50c0:	99 0b       	sbc	r25, r25
    50c2:	aa 0b       	sbc	r26, r26
    50c4:	bb 0b       	sbc	r27, r27
    50c6:	bc 01       	movw	r22, r24
    50c8:	cd 01       	movw	r24, r26
    50ca:	60 58       	subi	r22, 0x80	; 128
    50cc:	7f 4f       	sbci	r23, 0xFF	; 255
    50ce:	8f 4f       	sbci	r24, 0xFF	; 255
    50d0:	9f 4f       	sbci	r25, 0xFF	; 255
    50d2:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    50d6:	2a e0       	ldi	r18, 0x0A	; 10
    50d8:	30 e0       	ldi	r19, 0x00	; 0
    50da:	40 e0       	ldi	r20, 0x00	; 0
    50dc:	50 e0       	ldi	r21, 0x00	; 0
    50de:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    50e2:	29 01       	movw	r4, r18
    50e4:	3a 01       	movw	r6, r20
    50e6:	60 e8       	ldi	r22, 0x80	; 128
    50e8:	46 0e       	add	r4, r22
    50ea:	51 1c       	adc	r5, r1
    50ec:	61 1c       	adc	r6, r1
    50ee:	71 1c       	adc	r7, r1
    50f0:	45 2c       	mov	r4, r5
    50f2:	56 2c       	mov	r5, r6
    50f4:	67 2c       	mov	r6, r7
    50f6:	77 24       	eor	r7, r7
    50f8:	67 fc       	sbrc	r6, 7
    50fa:	7a 94       	dec	r7
    50fc:	24 c0       	rjmp	.+72     	; 0x5146 <task_twi1_onboard+0x46c>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    50fe:	0e 94 36 61 	call	0xc26c	; 0xc26c <__mulhisi3>
    5102:	9b 01       	movw	r18, r22
    5104:	ac 01       	movw	r20, r24
    5106:	8e 2f       	mov	r24, r30
    5108:	ee 0f       	add	r30, r30
    510a:	99 0b       	sbc	r25, r25
    510c:	aa 0b       	sbc	r26, r26
    510e:	bb 0b       	sbc	r27, r27
    5110:	bc 01       	movw	r22, r24
    5112:	cd 01       	movw	r24, r26
    5114:	60 58       	subi	r22, 0x80	; 128
    5116:	7f 4f       	sbci	r23, 0xFF	; 255
    5118:	8f 4f       	sbci	r24, 0xFF	; 255
    511a:	9f 4f       	sbci	r25, 0xFF	; 255
    511c:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    5120:	2a e0       	ldi	r18, 0x0A	; 10
    5122:	30 e0       	ldi	r19, 0x00	; 0
    5124:	40 e0       	ldi	r20, 0x00	; 0
    5126:	50 e0       	ldi	r21, 0x00	; 0
    5128:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    512c:	29 01       	movw	r4, r18
    512e:	3a 01       	movw	r6, r20
    5130:	70 e8       	ldi	r23, 0x80	; 128
    5132:	47 1a       	sub	r4, r23
    5134:	51 08       	sbc	r5, r1
    5136:	61 08       	sbc	r6, r1
    5138:	71 08       	sbc	r7, r1
    513a:	45 2c       	mov	r4, r5
    513c:	56 2c       	mov	r5, r6
    513e:	67 2c       	mov	r6, r7
    5140:	77 24       	eor	r7, r7
    5142:	67 fc       	sbrc	r6, 7
    5144:	7a 94       	dec	r7
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
    5146:	a0 91 3e 20 	lds	r26, 0x203E	; 0x80203e <g_twi1_gyro_2_mag_facty>
    514a:	b0 91 3f 20 	lds	r27, 0x203F	; 0x80203f <g_twi1_gyro_2_mag_facty+0x1>
    514e:	e0 91 23 26 	lds	r30, 0x2623	; 0x802623 <g_twi1_gyro_2_asay>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    5152:	ff 20       	and	r15, r15
    5154:	34 f1       	brlt	.+76     	; 0x51a2 <task_twi1_onboard+0x4c8>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    5156:	97 01       	movw	r18, r14
    5158:	0e 94 36 61 	call	0xc26c	; 0xc26c <__mulhisi3>
    515c:	9b 01       	movw	r18, r22
    515e:	ac 01       	movw	r20, r24
    5160:	8e 2f       	mov	r24, r30
    5162:	ee 0f       	add	r30, r30
    5164:	99 0b       	sbc	r25, r25
    5166:	aa 0b       	sbc	r26, r26
    5168:	bb 0b       	sbc	r27, r27
    516a:	bc 01       	movw	r22, r24
    516c:	cd 01       	movw	r24, r26
    516e:	60 58       	subi	r22, 0x80	; 128
    5170:	7f 4f       	sbci	r23, 0xFF	; 255
    5172:	8f 4f       	sbci	r24, 0xFF	; 255
    5174:	9f 4f       	sbci	r25, 0xFF	; 255
    5176:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    517a:	2a e0       	ldi	r18, 0x0A	; 10
    517c:	30 e0       	ldi	r19, 0x00	; 0
    517e:	40 e0       	ldi	r20, 0x00	; 0
    5180:	50 e0       	ldi	r21, 0x00	; 0
    5182:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    5186:	69 01       	movw	r12, r18
    5188:	7a 01       	movw	r14, r20
    518a:	80 e8       	ldi	r24, 0x80	; 128
    518c:	c8 0e       	add	r12, r24
    518e:	d1 1c       	adc	r13, r1
    5190:	e1 1c       	adc	r14, r1
    5192:	f1 1c       	adc	r15, r1
    5194:	cd 2c       	mov	r12, r13
    5196:	de 2c       	mov	r13, r14
    5198:	ef 2c       	mov	r14, r15
    519a:	ff 24       	eor	r15, r15
    519c:	e7 fc       	sbrc	r14, 7
    519e:	fa 94       	dec	r15
    51a0:	25 c0       	rjmp	.+74     	; 0x51ec <task_twi1_onboard+0x512>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    51a2:	97 01       	movw	r18, r14
    51a4:	0e 94 36 61 	call	0xc26c	; 0xc26c <__mulhisi3>
    51a8:	9b 01       	movw	r18, r22
    51aa:	ac 01       	movw	r20, r24
    51ac:	8e 2f       	mov	r24, r30
    51ae:	ee 0f       	add	r30, r30
    51b0:	99 0b       	sbc	r25, r25
    51b2:	aa 0b       	sbc	r26, r26
    51b4:	bb 0b       	sbc	r27, r27
    51b6:	bc 01       	movw	r22, r24
    51b8:	cd 01       	movw	r24, r26
    51ba:	60 58       	subi	r22, 0x80	; 128
    51bc:	7f 4f       	sbci	r23, 0xFF	; 255
    51be:	8f 4f       	sbci	r24, 0xFF	; 255
    51c0:	9f 4f       	sbci	r25, 0xFF	; 255
    51c2:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    51c6:	2a e0       	ldi	r18, 0x0A	; 10
    51c8:	30 e0       	ldi	r19, 0x00	; 0
    51ca:	40 e0       	ldi	r20, 0x00	; 0
    51cc:	50 e0       	ldi	r21, 0x00	; 0
    51ce:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    51d2:	69 01       	movw	r12, r18
    51d4:	7a 01       	movw	r14, r20
    51d6:	90 e8       	ldi	r25, 0x80	; 128
    51d8:	c9 1a       	sub	r12, r25
    51da:	d1 08       	sbc	r13, r1
    51dc:	e1 08       	sbc	r14, r1
    51de:	f1 08       	sbc	r15, r1
    51e0:	cd 2c       	mov	r12, r13
    51e2:	de 2c       	mov	r13, r14
    51e4:	ef 2c       	mov	r14, r15
    51e6:	ff 24       	eor	r15, r15
    51e8:	e7 fc       	sbrc	r14, 7
    51ea:	fa 94       	dec	r15
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
    51ec:	a0 91 3c 20 	lds	r26, 0x203C	; 0x80203c <g_twi1_gyro_2_mag_factz>
    51f0:	b0 91 3d 20 	lds	r27, 0x203D	; 0x80203d <g_twi1_gyro_2_mag_factz+0x1>
    51f4:	e0 91 22 26 	lds	r30, 0x2622	; 0x802622 <g_twi1_gyro_2_asaz>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    51f8:	bb 20       	and	r11, r11
    51fa:	2c f1       	brlt	.+74     	; 0x5246 <task_twi1_onboard+0x56c>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    51fc:	95 01       	movw	r18, r10
    51fe:	0e 94 36 61 	call	0xc26c	; 0xc26c <__mulhisi3>
    5202:	9b 01       	movw	r18, r22
    5204:	ac 01       	movw	r20, r24
    5206:	8e 2f       	mov	r24, r30
    5208:	ee 0f       	add	r30, r30
    520a:	99 0b       	sbc	r25, r25
    520c:	aa 0b       	sbc	r26, r26
    520e:	bb 0b       	sbc	r27, r27
    5210:	bc 01       	movw	r22, r24
    5212:	cd 01       	movw	r24, r26
    5214:	60 58       	subi	r22, 0x80	; 128
    5216:	7f 4f       	sbci	r23, 0xFF	; 255
    5218:	8f 4f       	sbci	r24, 0xFF	; 255
    521a:	9f 4f       	sbci	r25, 0xFF	; 255
    521c:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    5220:	2a e0       	ldi	r18, 0x0A	; 10
    5222:	30 e0       	ldi	r19, 0x00	; 0
    5224:	40 e0       	ldi	r20, 0x00	; 0
    5226:	50 e0       	ldi	r21, 0x00	; 0
    5228:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    522c:	da 01       	movw	r26, r20
    522e:	c9 01       	movw	r24, r18
    5230:	80 58       	subi	r24, 0x80	; 128
    5232:	9f 4f       	sbci	r25, 0xFF	; 255
    5234:	af 4f       	sbci	r26, 0xFF	; 255
    5236:	bf 4f       	sbci	r27, 0xFF	; 255
    5238:	89 2e       	mov	r8, r25
    523a:	9a 2e       	mov	r9, r26
    523c:	ab 2e       	mov	r10, r27
    523e:	bb 24       	eor	r11, r11
    5240:	a7 fc       	sbrc	r10, 7
    5242:	ba 94       	dec	r11
    5244:	24 c0       	rjmp	.+72     	; 0x528e <task_twi1_onboard+0x5b4>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    5246:	95 01       	movw	r18, r10
    5248:	0e 94 36 61 	call	0xc26c	; 0xc26c <__mulhisi3>
    524c:	9b 01       	movw	r18, r22
    524e:	ac 01       	movw	r20, r24
    5250:	8e 2f       	mov	r24, r30
    5252:	ee 0f       	add	r30, r30
    5254:	99 0b       	sbc	r25, r25
    5256:	aa 0b       	sbc	r26, r26
    5258:	bb 0b       	sbc	r27, r27
    525a:	bc 01       	movw	r22, r24
    525c:	cd 01       	movw	r24, r26
    525e:	60 58       	subi	r22, 0x80	; 128
    5260:	7f 4f       	sbci	r23, 0xFF	; 255
    5262:	8f 4f       	sbci	r24, 0xFF	; 255
    5264:	9f 4f       	sbci	r25, 0xFF	; 255
    5266:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    526a:	2a e0       	ldi	r18, 0x0A	; 10
    526c:	30 e0       	ldi	r19, 0x00	; 0
    526e:	40 e0       	ldi	r20, 0x00	; 0
    5270:	50 e0       	ldi	r21, 0x00	; 0
    5272:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    5276:	da 01       	movw	r26, r20
    5278:	c9 01       	movw	r24, r18
    527a:	80 58       	subi	r24, 0x80	; 128
    527c:	91 09       	sbc	r25, r1
    527e:	a1 09       	sbc	r26, r1
    5280:	b1 09       	sbc	r27, r1
    5282:	89 2e       	mov	r8, r25
    5284:	9a 2e       	mov	r9, r26
    5286:	ab 2e       	mov	r10, r27
    5288:	bb 24       	eor	r11, r11
    528a:	a7 fc       	sbrc	r10, 7
    528c:	ba 94       	dec	r11
}

inline
static int16_t calc_gyro1_temp_raw2C100(int16_t raw)
{
	return (int16_t) (((100L * (int32_t)(raw - g_twi1_gyro_1_temp_RTofs)) / (int32_t)g_twi1_gyro_1_temp_sens) + 2100);
    528e:	80 91 46 26 	lds	r24, 0x2646	; 0x802646 <g_twi1_gyro_1_temp_RTofs>
    5292:	90 91 47 26 	lds	r25, 0x2647	; 0x802647 <g_twi1_gyro_1_temp_RTofs+0x1>
    5296:	d8 01       	movw	r26, r16
    5298:	a8 1b       	sub	r26, r24
    529a:	b9 0b       	sbc	r27, r25
    529c:	24 e6       	ldi	r18, 0x64	; 100
    529e:	30 e0       	ldi	r19, 0x00	; 0
    52a0:	0e 94 4b 61 	call	0xc296	; 0xc296 <__usmulhisi3>
    52a4:	20 91 5a 20 	lds	r18, 0x205A	; 0x80205a <g_twi1_gyro_1_temp_sens>
    52a8:	30 91 5b 20 	lds	r19, 0x205B	; 0x80205b <g_twi1_gyro_1_temp_sens+0x1>
    52ac:	03 2e       	mov	r0, r19
    52ae:	00 0c       	add	r0, r0
    52b0:	44 0b       	sbc	r20, r20
    52b2:	55 0b       	sbc	r21, r21
    52b4:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    52b8:	2c 5c       	subi	r18, 0xCC	; 204
    52ba:	37 4f       	sbci	r19, 0xF7	; 247

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    52bc:	8f b7       	in	r24, 0x3f	; 63
    52be:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    52c0:	f8 94       	cli
	return flags;
    52c2:	8b 81       	ldd	r24, Y+3	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);

		flags = cpu_irq_save();
		g_twi1_gyro_2_mag_x_nT		= l_twi1_gyro_2_mag_x_nT;
    52c4:	40 92 18 26 	sts	0x2618, r4	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    52c8:	50 92 19 26 	sts	0x2619, r5	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    52cc:	60 92 1a 26 	sts	0x261A, r6	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    52d0:	70 92 1b 26 	sts	0x261B, r7	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
		g_twi1_gyro_2_mag_y_nT		= l_twi1_gyro_2_mag_y_nT;
    52d4:	c0 92 14 26 	sts	0x2614, r12	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    52d8:	d0 92 15 26 	sts	0x2615, r13	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    52dc:	e0 92 16 26 	sts	0x2616, r14	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    52e0:	f0 92 17 26 	sts	0x2617, r15	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
		g_twi1_gyro_2_mag_z_nT		= l_twi1_gyro_2_mag_z_nT;
    52e4:	80 92 10 26 	sts	0x2610, r8	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    52e8:	90 92 11 26 	sts	0x2611, r9	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    52ec:	a0 92 12 26 	sts	0x2612, r10	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    52f0:	b0 92 13 26 	sts	0x2613, r11	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
		g_twi1_gyro_1_temp_deg_100	= l_twi1_gyro_1_temp_deg_100;
    52f4:	20 93 44 26 	sts	0x2644, r18	; 0x802644 <g_twi1_gyro_1_temp_deg_100>
    52f8:	30 93 45 26 	sts	0x2645, r19	; 0x802645 <g_twi1_gyro_1_temp_deg_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    52fc:	8f bf       	out	0x3f, r24	; 63

	if (l_twi1_gyro_valid) {
		task_twi1_gyro(now);
	}

	if (l_twi1_baro_valid) {
    52fe:	22 20       	and	r2, r2
    5300:	09 f4       	brne	.+2      	; 0x5304 <task_twi1_onboard+0x62a>
    5302:	25 c2       	rjmp	.+1098   	; 0x574e <task_twi1_onboard+0xa74>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5304:	8f b7       	in	r24, 0x3f	; 63
    5306:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5308:	f8 94       	cli
	return flags;
    530a:	8a 81       	ldd	r24, Y+2	; 0x02
{	// Calculations for the presentation layer
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	irqflags_t flags = cpu_irq_save();
	uint32_t l_twi1_baro_d1 = g_twi1_baro_d1;
    530c:	20 91 f9 25 	lds	r18, 0x25F9	; 0x8025f9 <g_twi1_baro_d1>
    5310:	30 91 fa 25 	lds	r19, 0x25FA	; 0x8025fa <g_twi1_baro_d1+0x1>
    5314:	40 91 fb 25 	lds	r20, 0x25FB	; 0x8025fb <g_twi1_baro_d1+0x2>
    5318:	50 91 fc 25 	lds	r21, 0x25FC	; 0x8025fc <g_twi1_baro_d1+0x3>
    531c:	29 a3       	std	Y+33, r18	; 0x21
    531e:	3a a3       	std	Y+34, r19	; 0x22
    5320:	4b a3       	std	Y+35, r20	; 0x23
    5322:	5c a3       	std	Y+36, r21	; 0x24
	uint32_t l_twi1_baro_d2 = g_twi1_baro_d2;
    5324:	40 91 f5 25 	lds	r20, 0x25F5	; 0x8025f5 <g_twi1_baro_d2>
    5328:	50 91 f6 25 	lds	r21, 0x25F6	; 0x8025f6 <g_twi1_baro_d2+0x1>
    532c:	60 91 f7 25 	lds	r22, 0x25F7	; 0x8025f7 <g_twi1_baro_d2+0x2>
    5330:	70 91 f8 25 	lds	r23, 0x25F8	; 0x8025f8 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5334:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
    5336:	89 a1       	ldd	r24, Y+33	; 0x21
    5338:	9a a1       	ldd	r25, Y+34	; 0x22
    533a:	ab a1       	ldd	r26, Y+35	; 0x23
    533c:	bc a1       	ldd	r27, Y+36	; 0x24
    533e:	89 2b       	or	r24, r25
    5340:	8a 2b       	or	r24, r26
    5342:	8b 2b       	or	r24, r27
    5344:	31 f4       	brne	.+12     	; 0x5352 <task_twi1_onboard+0x678>
    5346:	41 15       	cp	r20, r1
    5348:	51 05       	cpc	r21, r1
    534a:	61 05       	cpc	r22, r1
    534c:	71 05       	cpc	r23, r1
    534e:	09 f4       	brne	.+2      	; 0x5352 <task_twi1_onboard+0x678>
    5350:	fe c1       	rjmp	.+1020   	; 0x574e <task_twi1_onboard+0xa74>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
    5352:	0f 2e       	mov	r0, r31
    5354:	fd ef       	ldi	r31, 0xFD	; 253
    5356:	2f 2e       	mov	r2, r31
    5358:	f5 e2       	ldi	r31, 0x25	; 37
    535a:	3f 2e       	mov	r3, r31
    535c:	f0 2d       	mov	r31, r0
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
    535e:	d1 01       	movw	r26, r2
    5360:	1a 96       	adiw	r26, 0x0a	; 10
    5362:	8d 91       	ld	r24, X+
    5364:	9c 91       	ld	r25, X
    5366:	1b 97       	sbiw	r26, 0x0b	; 11
    5368:	a0 e0       	ldi	r26, 0x00	; 0
    536a:	b0 e0       	ldi	r27, 0x00	; 0
    536c:	ba 2f       	mov	r27, r26
    536e:	a9 2f       	mov	r26, r25
    5370:	98 2f       	mov	r25, r24
    5372:	88 27       	eor	r24, r24
    5374:	2a 01       	movw	r4, r20
    5376:	3b 01       	movw	r6, r22
    5378:	48 1a       	sub	r4, r24
    537a:	59 0a       	sbc	r5, r25
    537c:	6a 0a       	sbc	r6, r26
    537e:	7b 0a       	sbc	r7, r27
    5380:	a3 01       	movw	r20, r6
    5382:	92 01       	movw	r18, r4
    5384:	55 0f       	add	r21, r21
    5386:	22 0b       	sbc	r18, r18
    5388:	32 2f       	mov	r19, r18
    538a:	a9 01       	movw	r20, r18
    538c:	2d 87       	std	Y+13, r18	; 0x0d
    538e:	3e 87       	std	Y+14, r19	; 0x0e
    5390:	4f 87       	std	Y+15, r20	; 0x0f
    5392:	58 8b       	std	Y+16, r21	; 0x10
    5394:	d1 01       	movw	r26, r2
    5396:	1c 96       	adiw	r26, 0x0c	; 12
    5398:	4d 91       	ld	r20, X+
    539a:	5c 91       	ld	r21, X
    539c:	1d 97       	sbiw	r26, 0x0d	; 13
    539e:	a4 2c       	mov	r10, r4
    53a0:	b5 2c       	mov	r11, r5
    53a2:	c6 2c       	mov	r12, r6
    53a4:	d7 2c       	mov	r13, r7
    53a6:	ed 84       	ldd	r14, Y+13	; 0x0d
    53a8:	fe 2c       	mov	r15, r14
    53aa:	0e 2d       	mov	r16, r14
    53ac:	1e 2d       	mov	r17, r14
    53ae:	24 2f       	mov	r18, r20
    53b0:	35 2f       	mov	r19, r21
    53b2:	40 e0       	ldi	r20, 0x00	; 0
    53b4:	50 e0       	ldi	r21, 0x00	; 0
    53b6:	60 e0       	ldi	r22, 0x00	; 0
    53b8:	70 e0       	ldi	r23, 0x00	; 0
    53ba:	80 e0       	ldi	r24, 0x00	; 0
    53bc:	90 e0       	ldi	r25, 0x00	; 0
    53be:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    53c2:	07 e1       	ldi	r16, 0x17	; 23
    53c4:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    53c8:	2d 8b       	std	Y+21, r18	; 0x15
    53ca:	3e 8b       	std	Y+22, r19	; 0x16
    53cc:	4f 8b       	std	Y+23, r20	; 0x17
    53ce:	58 8f       	std	Y+24, r21	; 0x18
    53d0:	2d 89       	ldd	r18, Y+21	; 0x15
    53d2:	3e 89       	ldd	r19, Y+22	; 0x16
    53d4:	4f 89       	ldd	r20, Y+23	; 0x17
    53d6:	58 8d       	ldd	r21, Y+24	; 0x18
    53d8:	2d a7       	std	Y+45, r18	; 0x2d
    53da:	3e a7       	std	Y+46, r19	; 0x2e
    53dc:	4f a7       	std	Y+47, r20	; 0x2f
    53de:	58 ab       	std	Y+48, r21	; 0x30
		int32_t temp = temp_p20 + 2000L;
    53e0:	ba 01       	movw	r22, r20
    53e2:	a9 01       	movw	r20, r18
    53e4:	40 53       	subi	r20, 0x30	; 48
    53e6:	58 4f       	sbci	r21, 0xF8	; 248
    53e8:	6f 4f       	sbci	r22, 0xFF	; 255
    53ea:	7f 4f       	sbci	r23, 0xFF	; 255
    53ec:	4d 8f       	std	Y+29, r20	; 0x1d
    53ee:	5e 8f       	std	Y+30, r21	; 0x1e
    53f0:	6f 8f       	std	Y+31, r22	; 0x1f
    53f2:	78 a3       	std	Y+32, r23	; 0x20
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
    53f4:	d1 01       	movw	r26, r2
    53f6:	18 96       	adiw	r26, 0x08	; 8
    53f8:	4d 91       	ld	r20, X+
    53fa:	5c 91       	ld	r21, X
    53fc:	19 97       	sbiw	r26, 0x09	; 9
    53fe:	fe 2c       	mov	r15, r14
    5400:	0e 2d       	mov	r16, r14
    5402:	24 2f       	mov	r18, r20
    5404:	35 2f       	mov	r19, r21
    5406:	40 e0       	ldi	r20, 0x00	; 0
    5408:	50 e0       	ldi	r21, 0x00	; 0
    540a:	60 e0       	ldi	r22, 0x00	; 0
    540c:	70 e0       	ldi	r23, 0x00	; 0
    540e:	80 e0       	ldi	r24, 0x00	; 0
    5410:	90 e0       	ldi	r25, 0x00	; 0
    5412:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    5416:	06 e0       	ldi	r16, 0x06	; 6
    5418:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    541c:	29 8f       	std	Y+25, r18	; 0x19
    541e:	3a 8f       	std	Y+26, r19	; 0x1a
    5420:	84 2e       	mov	r8, r20
    5422:	95 2e       	mov	r9, r21
    5424:	b6 2f       	mov	r27, r22
    5426:	a7 2f       	mov	r26, r23
    5428:	8b 8f       	std	Y+27, r24	; 0x1b
    542a:	9c 8f       	std	Y+28, r25	; 0x1c
    542c:	f1 01       	movw	r30, r2
    542e:	a4 80       	ldd	r10, Z+4	; 0x04
    5430:	b5 80       	ldd	r11, Z+5	; 0x05
    5432:	2a 2d       	mov	r18, r10
    5434:	3b 2d       	mov	r19, r11
    5436:	40 e0       	ldi	r20, 0x00	; 0
    5438:	50 e0       	ldi	r21, 0x00	; 0
    543a:	60 e0       	ldi	r22, 0x00	; 0
    543c:	70 e0       	ldi	r23, 0x00	; 0
    543e:	80 e0       	ldi	r24, 0x00	; 0
    5440:	90 e0       	ldi	r25, 0x00	; 0
    5442:	01 e1       	ldi	r16, 0x11	; 17
    5444:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    5448:	a2 2e       	mov	r10, r18
    544a:	b3 2e       	mov	r11, r19
    544c:	c4 2e       	mov	r12, r20
    544e:	d5 2e       	mov	r13, r21
    5450:	e6 2e       	mov	r14, r22
    5452:	f7 2e       	mov	r15, r23
    5454:	08 2f       	mov	r16, r24
    5456:	19 2f       	mov	r17, r25
    5458:	29 8d       	ldd	r18, Y+25	; 0x19
    545a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    545c:	48 2d       	mov	r20, r8
    545e:	59 2d       	mov	r21, r9
    5460:	6b 2f       	mov	r22, r27
    5462:	7a 2f       	mov	r23, r26
    5464:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5466:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5468:	0e 94 ad 62 	call	0xc55a	; 0xc55a <__adddi3>
    546c:	29 8f       	std	Y+25, r18	; 0x19
    546e:	3a 8f       	std	Y+26, r19	; 0x1a
    5470:	4d a3       	std	Y+37, r20	; 0x25
    5472:	5e a3       	std	Y+38, r21	; 0x26
    5474:	6f a3       	std	Y+39, r22	; 0x27
    5476:	78 a7       	std	Y+40, r23	; 0x28
    5478:	89 a7       	std	Y+41, r24	; 0x29
    547a:	9a a7       	std	Y+42, r25	; 0x2a
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
    547c:	46 81       	ldd	r20, Z+6	; 0x06
    547e:	57 81       	ldd	r21, Z+7	; 0x07
    5480:	a4 2c       	mov	r10, r4
    5482:	b5 2c       	mov	r11, r5
    5484:	c6 2c       	mov	r12, r6
    5486:	d7 2c       	mov	r13, r7
    5488:	ed 84       	ldd	r14, Y+13	; 0x0d
    548a:	fe 2c       	mov	r15, r14
    548c:	0e 2d       	mov	r16, r14
    548e:	1e 2d       	mov	r17, r14
    5490:	24 2f       	mov	r18, r20
    5492:	35 2f       	mov	r19, r21
    5494:	40 e0       	ldi	r20, 0x00	; 0
    5496:	50 e0       	ldi	r21, 0x00	; 0
    5498:	60 e0       	ldi	r22, 0x00	; 0
    549a:	70 e0       	ldi	r23, 0x00	; 0
    549c:	80 e0       	ldi	r24, 0x00	; 0
    549e:	90 e0       	ldi	r25, 0x00	; 0
    54a0:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    54a4:	07 e0       	ldi	r16, 0x07	; 7
    54a6:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    54aa:	2b 8f       	std	Y+27, r18	; 0x1b
    54ac:	3c 8f       	std	Y+28, r19	; 0x1c
    54ae:	84 2e       	mov	r8, r20
    54b0:	95 2e       	mov	r9, r21
    54b2:	b6 2f       	mov	r27, r22
    54b4:	a7 2f       	mov	r26, r23
    54b6:	8b a7       	std	Y+43, r24	; 0x2b
    54b8:	9c a7       	std	Y+44, r25	; 0x2c
    54ba:	f1 01       	movw	r30, r2
    54bc:	a2 80       	ldd	r10, Z+2	; 0x02
    54be:	b3 80       	ldd	r11, Z+3	; 0x03
    54c0:	2a 2d       	mov	r18, r10
    54c2:	3b 2d       	mov	r19, r11
    54c4:	40 e0       	ldi	r20, 0x00	; 0
    54c6:	50 e0       	ldi	r21, 0x00	; 0
    54c8:	60 e0       	ldi	r22, 0x00	; 0
    54ca:	70 e0       	ldi	r23, 0x00	; 0
    54cc:	80 e0       	ldi	r24, 0x00	; 0
    54ce:	90 e0       	ldi	r25, 0x00	; 0
    54d0:	00 e1       	ldi	r16, 0x10	; 16
    54d2:	0e 94 76 62 	call	0xc4ec	; 0xc4ec <__ashldi3>
    54d6:	a2 2e       	mov	r10, r18
    54d8:	b3 2e       	mov	r11, r19
    54da:	c4 2e       	mov	r12, r20
    54dc:	d5 2e       	mov	r13, r21
    54de:	e6 2e       	mov	r14, r22
    54e0:	f7 2e       	mov	r15, r23
    54e2:	08 2f       	mov	r16, r24
    54e4:	19 2f       	mov	r17, r25
    54e6:	2b 8d       	ldd	r18, Y+27	; 0x1b
    54e8:	3c 8d       	ldd	r19, Y+28	; 0x1c
    54ea:	48 2d       	mov	r20, r8
    54ec:	59 2d       	mov	r21, r9
    54ee:	6b 2f       	mov	r22, r27
    54f0:	7a 2f       	mov	r23, r26
    54f2:	8b a5       	ldd	r24, Y+43	; 0x2b
    54f4:	9c a5       	ldd	r25, Y+44	; 0x2c
    54f6:	0e 94 ad 62 	call	0xc55a	; 0xc55a <__adddi3>
    54fa:	32 2e       	mov	r3, r18
    54fc:	23 2e       	mov	r2, r19
    54fe:	4b 8f       	std	Y+27, r20	; 0x1b
    5500:	5c 8f       	std	Y+28, r21	; 0x1c
    5502:	6b a7       	std	Y+43, r22	; 0x2b
    5504:	7c a7       	std	Y+44, r23	; 0x2c
    5506:	98 2e       	mov	r9, r24
    5508:	89 2e       	mov	r8, r25

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
    550a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    550c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    550e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5510:	58 a1       	ldd	r21, Y+32	; 0x20
    5512:	20 3d       	cpi	r18, 0xD0	; 208
    5514:	37 40       	sbci	r19, 0x07	; 7
    5516:	41 05       	cpc	r20, r1
    5518:	51 05       	cpc	r21, r1
    551a:	0c f0       	brlt	.+2      	; 0x551e <task_twi1_onboard+0x844>
    551c:	d0 c0       	rjmp	.+416    	; 0x56be <task_twi1_onboard+0x9e4>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
    551e:	a4 2c       	mov	r10, r4
    5520:	b5 2c       	mov	r11, r5
    5522:	c6 2c       	mov	r12, r6
    5524:	d7 2c       	mov	r13, r7
    5526:	ed 84       	ldd	r14, Y+13	; 0x0d
    5528:	fe 2c       	mov	r15, r14
    552a:	0e 2d       	mov	r16, r14
    552c:	1e 2d       	mov	r17, r14
    552e:	24 2d       	mov	r18, r4
    5530:	35 2d       	mov	r19, r5
    5532:	46 2d       	mov	r20, r6
    5534:	57 2d       	mov	r21, r7
    5536:	60 2f       	mov	r22, r16
    5538:	70 2f       	mov	r23, r16
    553a:	80 2f       	mov	r24, r16
    553c:	9e 2d       	mov	r25, r14
    553e:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    5542:	0f e1       	ldi	r16, 0x1F	; 31
    5544:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    5548:	2d 87       	std	Y+13, r18	; 0x0d
    554a:	3e 87       	std	Y+14, r19	; 0x0e
    554c:	4f 87       	std	Y+15, r20	; 0x0f
    554e:	58 8b       	std	Y+16, r21	; 0x10
			int32_t temp_p20_2 = temp_p20 * temp_p20;
    5550:	2d 89       	ldd	r18, Y+21	; 0x15
    5552:	3e 89       	ldd	r19, Y+22	; 0x16
    5554:	4f 89       	ldd	r20, Y+23	; 0x17
    5556:	58 8d       	ldd	r21, Y+24	; 0x18
    5558:	ca 01       	movw	r24, r20
    555a:	b9 01       	movw	r22, r18
    555c:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
    5560:	2b 01       	movw	r4, r22
    5562:	3c 01       	movw	r6, r24
			int32_t off2 = (61 * temp_p20_2) >> 4;
    5564:	ad e3       	ldi	r26, 0x3D	; 61
    5566:	b0 e0       	ldi	r27, 0x00	; 0
    5568:	9b 01       	movw	r18, r22
    556a:	ac 01       	movw	r20, r24
    556c:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    5570:	7b 01       	movw	r14, r22
    5572:	8c 01       	movw	r16, r24
    5574:	68 94       	set
    5576:	13 f8       	bld	r1, 3
    5578:	15 95       	asr	r17
    557a:	07 95       	ror	r16
    557c:	f7 94       	ror	r15
    557e:	e7 94       	ror	r14
    5580:	16 94       	lsr	r1
    5582:	d1 f7       	brne	.-12     	; 0x5578 <task_twi1_onboard+0x89e>
			int32_t sens2 = temp_p20_2 << 1;
    5584:	44 0c       	add	r4, r4
    5586:	55 1c       	adc	r5, r5
    5588:	66 1c       	adc	r6, r6
    558a:	77 1c       	adc	r7, r7

			if (temp < -1500L) {
    558c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    558e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5590:	af 8d       	ldd	r26, Y+31	; 0x1f
    5592:	b8 a1       	ldd	r27, Y+32	; 0x20
    5594:	84 32       	cpi	r24, 0x24	; 36
    5596:	9a 4f       	sbci	r25, 0xFA	; 250
    5598:	af 4f       	sbci	r26, 0xFF	; 255
    559a:	bf 4f       	sbci	r27, 0xFF	; 255
    559c:	c4 f5       	brge	.+112    	; 0x560e <task_twi1_onboard+0x934>
				int32_t temp_m15 = temp + 1500L;
    559e:	6d a5       	ldd	r22, Y+45	; 0x2d
    55a0:	7e a5       	ldd	r23, Y+46	; 0x2e
    55a2:	8f a5       	ldd	r24, Y+47	; 0x2f
    55a4:	98 a9       	ldd	r25, Y+48	; 0x30
    55a6:	64 55       	subi	r22, 0x54	; 84
    55a8:	72 4f       	sbci	r23, 0xF2	; 242
    55aa:	8f 4f       	sbci	r24, 0xFF	; 255
    55ac:	9f 4f       	sbci	r25, 0xFF	; 255
				int32_t temp_m15_2 = temp_m15 * temp_m15;
    55ae:	9b 01       	movw	r18, r22
    55b0:	ac 01       	movw	r20, r24
    55b2:	0e 94 ba 60 	call	0xc174	; 0xc174 <__mulsi3>
				off2  += 15 * temp_m15_2;
    55b6:	9b 01       	movw	r18, r22
    55b8:	ac 01       	movw	r20, r24
    55ba:	22 0f       	add	r18, r18
    55bc:	33 1f       	adc	r19, r19
    55be:	44 1f       	adc	r20, r20
    55c0:	55 1f       	adc	r21, r21
    55c2:	dc 01       	movw	r26, r24
    55c4:	cb 01       	movw	r24, r22
    55c6:	82 0f       	add	r24, r18
    55c8:	93 1f       	adc	r25, r19
    55ca:	a4 1f       	adc	r26, r20
    55cc:	b5 1f       	adc	r27, r21
    55ce:	5c 01       	movw	r10, r24
    55d0:	6d 01       	movw	r12, r26
    55d2:	aa 0c       	add	r10, r10
    55d4:	bb 1c       	adc	r11, r11
    55d6:	cc 1c       	adc	r12, r12
    55d8:	dd 1c       	adc	r13, r13
    55da:	aa 0c       	add	r10, r10
    55dc:	bb 1c       	adc	r11, r11
    55de:	cc 1c       	adc	r12, r12
    55e0:	dd 1c       	adc	r13, r13
    55e2:	8a 0d       	add	r24, r10
    55e4:	9b 1d       	adc	r25, r11
    55e6:	ac 1d       	adc	r26, r12
    55e8:	bd 1d       	adc	r27, r13
    55ea:	e8 0e       	add	r14, r24
    55ec:	f9 1e       	adc	r15, r25
    55ee:	0a 1f       	adc	r16, r26
    55f0:	1b 1f       	adc	r17, r27
				sens2 +=  8 * temp_m15_2;
    55f2:	da 01       	movw	r26, r20
    55f4:	c9 01       	movw	r24, r18
    55f6:	88 0f       	add	r24, r24
    55f8:	99 1f       	adc	r25, r25
    55fa:	aa 1f       	adc	r26, r26
    55fc:	bb 1f       	adc	r27, r27
    55fe:	88 0f       	add	r24, r24
    5600:	99 1f       	adc	r25, r25
    5602:	aa 1f       	adc	r26, r26
    5604:	bb 1f       	adc	r27, r27
    5606:	48 0e       	add	r4, r24
    5608:	59 1e       	adc	r5, r25
    560a:	6a 1e       	adc	r6, r26
    560c:	7b 1e       	adc	r7, r27
			}
			temp -= t2;
    560e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5610:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5612:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5614:	58 a1       	ldd	r21, Y+32	; 0x20
    5616:	6d 85       	ldd	r22, Y+13	; 0x0d
    5618:	7e 85       	ldd	r23, Y+14	; 0x0e
    561a:	8f 85       	ldd	r24, Y+15	; 0x0f
    561c:	98 89       	ldd	r25, Y+16	; 0x10
    561e:	26 1b       	sub	r18, r22
    5620:	37 0b       	sbc	r19, r23
    5622:	48 0b       	sbc	r20, r24
    5624:	59 0b       	sbc	r21, r25
    5626:	2d 8f       	std	Y+29, r18	; 0x1d
    5628:	3e 8f       	std	Y+30, r19	; 0x1e
    562a:	4f 8f       	std	Y+31, r20	; 0x1f
    562c:	58 a3       	std	Y+32, r21	; 0x20
			off  -= off2;
    562e:	d8 01       	movw	r26, r16
    5630:	c7 01       	movw	r24, r14
    5632:	bb 0f       	add	r27, r27
    5634:	88 0b       	sbc	r24, r24
    5636:	98 2f       	mov	r25, r24
    5638:	dc 01       	movw	r26, r24
    563a:	8d 87       	std	Y+13, r24	; 0x0d
    563c:	9e 87       	std	Y+14, r25	; 0x0e
    563e:	af 87       	std	Y+15, r26	; 0x0f
    5640:	b8 8b       	std	Y+16, r27	; 0x10
    5642:	29 8d       	ldd	r18, Y+25	; 0x19
    5644:	3a 8d       	ldd	r19, Y+26	; 0x1a
    5646:	4d a1       	ldd	r20, Y+37	; 0x25
    5648:	5e a1       	ldd	r21, Y+38	; 0x26
    564a:	6f a1       	ldd	r22, Y+39	; 0x27
    564c:	78 a5       	ldd	r23, Y+40	; 0x28
    564e:	89 a5       	ldd	r24, Y+41	; 0x29
    5650:	9a a5       	ldd	r25, Y+42	; 0x2a
    5652:	ae 2c       	mov	r10, r14
    5654:	bf 2c       	mov	r11, r15
    5656:	c0 2e       	mov	r12, r16
    5658:	d1 2e       	mov	r13, r17
    565a:	ed 84       	ldd	r14, Y+13	; 0x0d
    565c:	fe 2c       	mov	r15, r14
    565e:	0e 2d       	mov	r16, r14
    5660:	1e 2d       	mov	r17, r14
    5662:	0e 94 b6 62 	call	0xc56c	; 0xc56c <__subdi3>
    5666:	29 8f       	std	Y+25, r18	; 0x19
    5668:	3a 8f       	std	Y+26, r19	; 0x1a
    566a:	4d a3       	std	Y+37, r20	; 0x25
    566c:	5e a3       	std	Y+38, r21	; 0x26
    566e:	6f a3       	std	Y+39, r22	; 0x27
    5670:	78 a7       	std	Y+40, r23	; 0x28
    5672:	89 a7       	std	Y+41, r24	; 0x29
    5674:	9a a7       	std	Y+42, r25	; 0x2a
			sens -= sens2;
    5676:	a3 01       	movw	r20, r6
    5678:	92 01       	movw	r18, r4
    567a:	55 0f       	add	r21, r21
    567c:	22 0b       	sbc	r18, r18
    567e:	32 2f       	mov	r19, r18
    5680:	a9 01       	movw	r20, r18
    5682:	2d 87       	std	Y+13, r18	; 0x0d
    5684:	3e 87       	std	Y+14, r19	; 0x0e
    5686:	4f 87       	std	Y+15, r20	; 0x0f
    5688:	58 8b       	std	Y+16, r21	; 0x10
    568a:	23 2d       	mov	r18, r3
    568c:	32 2d       	mov	r19, r2
    568e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    5690:	5c 8d       	ldd	r21, Y+28	; 0x1c
    5692:	6b a5       	ldd	r22, Y+43	; 0x2b
    5694:	7c a5       	ldd	r23, Y+44	; 0x2c
    5696:	89 2d       	mov	r24, r9
    5698:	98 2d       	mov	r25, r8
    569a:	a4 2c       	mov	r10, r4
    569c:	b5 2c       	mov	r11, r5
    569e:	c6 2c       	mov	r12, r6
    56a0:	d7 2c       	mov	r13, r7
    56a2:	ed 84       	ldd	r14, Y+13	; 0x0d
    56a4:	fe 2c       	mov	r15, r14
    56a6:	0e 2d       	mov	r16, r14
    56a8:	1e 2d       	mov	r17, r14
    56aa:	0e 94 b6 62 	call	0xc56c	; 0xc56c <__subdi3>
    56ae:	32 2e       	mov	r3, r18
    56b0:	23 2e       	mov	r2, r19
    56b2:	4b 8f       	std	Y+27, r20	; 0x1b
    56b4:	5c 8f       	std	Y+28, r21	; 0x1c
    56b6:	6b a7       	std	Y+43, r22	; 0x2b
    56b8:	7c a7       	std	Y+44, r23	; 0x2c
    56ba:	98 2e       	mov	r9, r24
    56bc:	89 2e       	mov	r8, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    56be:	8f b7       	in	r24, 0x3f	; 63
    56c0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    56c2:	f8 94       	cli
	return flags;
    56c4:	79 80       	ldd	r7, Y+1	; 0x01
		}
		int32_t p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);

		flags = cpu_irq_save();
		g_twi1_baro_temp_100 = temp;
    56c6:	4d 8d       	ldd	r20, Y+29	; 0x1d
    56c8:	5e 8d       	ldd	r21, Y+30	; 0x1e
    56ca:	6f 8d       	ldd	r22, Y+31	; 0x1f
    56cc:	78 a1       	ldd	r23, Y+32	; 0x20
    56ce:	40 93 f1 25 	sts	0x25F1, r20	; 0x8025f1 <g_twi1_baro_temp_100>
    56d2:	50 93 f2 25 	sts	0x25F2, r21	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    56d6:	60 93 f3 25 	sts	0x25F3, r22	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    56da:	70 93 f4 25 	sts	0x25F4, r23	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
		g_twi1_baro_p_100    = p;
    56de:	49 a1       	ldd	r20, Y+33	; 0x21
    56e0:	5a a1       	ldd	r21, Y+34	; 0x22
    56e2:	6b a1       	ldd	r22, Y+35	; 0x23
    56e4:	7c a1       	ldd	r23, Y+36	; 0x24
    56e6:	9a 01       	movw	r18, r20
    56e8:	ab 01       	movw	r20, r22
    56ea:	60 e0       	ldi	r22, 0x00	; 0
    56ec:	70 e0       	ldi	r23, 0x00	; 0
    56ee:	cb 01       	movw	r24, r22
    56f0:	2d 87       	std	Y+13, r18	; 0x0d
    56f2:	3e 87       	std	Y+14, r19	; 0x0e
    56f4:	4f 87       	std	Y+15, r20	; 0x0f
    56f6:	58 8b       	std	Y+16, r21	; 0x10
    56f8:	69 8b       	std	Y+17, r22	; 0x11
    56fa:	7a 8b       	std	Y+18, r23	; 0x12
    56fc:	8b 8b       	std	Y+19, r24	; 0x13
    56fe:	9c 8b       	std	Y+20, r25	; 0x14
    5700:	a3 2c       	mov	r10, r3
    5702:	b2 2c       	mov	r11, r2
    5704:	cb 8c       	ldd	r12, Y+27	; 0x1b
    5706:	dc 8c       	ldd	r13, Y+28	; 0x1c
    5708:	eb a4       	ldd	r14, Y+43	; 0x2b
    570a:	fc a4       	ldd	r15, Y+44	; 0x2c
    570c:	09 2d       	mov	r16, r9
    570e:	18 2d       	mov	r17, r8
    5710:	60 e0       	ldi	r22, 0x00	; 0
    5712:	70 e0       	ldi	r23, 0x00	; 0
    5714:	80 e0       	ldi	r24, 0x00	; 0
    5716:	90 e0       	ldi	r25, 0x00	; 0
    5718:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    571c:	05 e1       	ldi	r16, 0x15	; 21
    571e:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    5722:	a9 8c       	ldd	r10, Y+25	; 0x19
    5724:	ba 8c       	ldd	r11, Y+26	; 0x1a
    5726:	cd a0       	ldd	r12, Y+37	; 0x25
    5728:	de a0       	ldd	r13, Y+38	; 0x26
    572a:	ef a0       	ldd	r14, Y+39	; 0x27
    572c:	f8 a4       	ldd	r15, Y+40	; 0x28
    572e:	09 a5       	ldd	r16, Y+41	; 0x29
    5730:	1a a5       	ldd	r17, Y+42	; 0x2a
    5732:	0e 94 b6 62 	call	0xc56c	; 0xc56c <__subdi3>
    5736:	0f e0       	ldi	r16, 0x0F	; 15
    5738:	0e 94 8f 62 	call	0xc51e	; 0xc51e <__ashrdi3>
    573c:	20 93 ed 25 	sts	0x25ED, r18	; 0x8025ed <g_twi1_baro_p_100>
    5740:	30 93 ee 25 	sts	0x25EE, r19	; 0x8025ee <g_twi1_baro_p_100+0x1>
    5744:	40 93 ef 25 	sts	0x25EF, r20	; 0x8025ef <g_twi1_baro_p_100+0x2>
    5748:	50 93 f0 25 	sts	0x25F0, r21	; 0x8025f0 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    574c:	7f be       	out	0x3f, r7	; 63
	}

	if (l_twi1_baro_valid) {
		task_twi1_baro(now);
	}
}
    574e:	e0 96       	adiw	r28, 0x30	; 48
    5750:	cd bf       	out	0x3d, r28	; 61
    5752:	de bf       	out	0x3e, r29	; 62
    5754:	df 91       	pop	r29
    5756:	cf 91       	pop	r28
    5758:	1f 91       	pop	r17
    575a:	0f 91       	pop	r16
    575c:	ff 90       	pop	r15
    575e:	ef 90       	pop	r14
    5760:	df 90       	pop	r13
    5762:	cf 90       	pop	r12
    5764:	bf 90       	pop	r11
    5766:	af 90       	pop	r10
    5768:	9f 90       	pop	r9
    576a:	8f 90       	pop	r8
    576c:	7f 90       	pop	r7
    576e:	6f 90       	pop	r6
    5770:	5f 90       	pop	r5
    5772:	4f 90       	pop	r4
    5774:	3f 90       	pop	r3
    5776:	2f 90       	pop	r2
    5778:	08 95       	ret

0000577a <task_twi2_lcd>:
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

/* TWI2 - LCD Port */
void task_twi2_lcd(uint32_t now)
{
    577a:	2f 92       	push	r2
    577c:	3f 92       	push	r3
    577e:	4f 92       	push	r4
    5780:	5f 92       	push	r5
    5782:	6f 92       	push	r6
    5784:	7f 92       	push	r7
    5786:	8f 92       	push	r8
    5788:	9f 92       	push	r9
    578a:	af 92       	push	r10
    578c:	bf 92       	push	r11
    578e:	cf 92       	push	r12
    5790:	df 92       	push	r13
    5792:	ef 92       	push	r14
    5794:	ff 92       	push	r15
    5796:	0f 93       	push	r16
    5798:	1f 93       	push	r17
    579a:	cf 93       	push	r28
    579c:	df 93       	push	r29
    579e:	cd b7       	in	r28, 0x3d	; 61
    57a0:	de b7       	in	r29, 0x3e	; 62
    57a2:	66 97       	sbiw	r28, 0x16	; 22
    57a4:	cd bf       	out	0x3d, r28	; 61
    57a6:	de bf       	out	0x3e, r29	; 62
    57a8:	2b 01       	movw	r4, r22
    57aa:	3c 01       	movw	r6, r24
	static uint16_t s_lcd_entry_cnt =  0U;
	static uint32_t s_lcd_last		= 0UL;

	if (g_twi2_lcd_version >= 0x11) {
    57ac:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_twi2_lcd_version>
    57b0:	81 31       	cpi	r24, 0x11	; 17
    57b2:	08 f4       	brcc	.+2      	; 0x57b6 <task_twi2_lcd+0x3c>
    57b4:	8d c6       	rjmp	.+3354   	; 0x64d0 <__stack+0x4d1>
		//static uint8_t s_ofs = 0;

		/* Show current measurement data on the LCD - 8 times per second */
		if (((now - s_lcd_last) >= 128) || (now < s_lcd_last)) {
    57b6:	80 91 0e 23 	lds	r24, 0x230E	; 0x80230e <s_lcd_last.7700>
    57ba:	90 91 0f 23 	lds	r25, 0x230F	; 0x80230f <s_lcd_last.7700+0x1>
    57be:	a0 91 10 23 	lds	r26, 0x2310	; 0x802310 <s_lcd_last.7700+0x2>
    57c2:	b0 91 11 23 	lds	r27, 0x2311	; 0x802311 <s_lcd_last.7700+0x3>
    57c6:	b3 01       	movw	r22, r6
    57c8:	a2 01       	movw	r20, r4
    57ca:	48 1b       	sub	r20, r24
    57cc:	59 0b       	sbc	r21, r25
    57ce:	6a 0b       	sbc	r22, r26
    57d0:	7b 0b       	sbc	r23, r27
    57d2:	40 38       	cpi	r20, 0x80	; 128
    57d4:	51 05       	cpc	r21, r1
    57d6:	61 05       	cpc	r22, r1
    57d8:	71 05       	cpc	r23, r1
    57da:	30 f4       	brcc	.+12     	; 0x57e8 <task_twi2_lcd+0x6e>
    57dc:	48 16       	cp	r4, r24
    57de:	59 06       	cpc	r5, r25
    57e0:	6a 06       	cpc	r6, r26
    57e2:	7b 06       	cpc	r7, r27
    57e4:	08 f0       	brcs	.+2      	; 0x57e8 <task_twi2_lcd+0x6e>
    57e6:	93 c6       	rjmp	.+3366   	; 0x650e <__stack+0x50f>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    57e8:	8f b7       	in	r24, 0x3f	; 63
    57ea:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    57ec:	f8 94       	cli
	return flags;
    57ee:	8a 85       	ldd	r24, Y+10	; 0x0a
			const uint8_t col_left = 6 * 10;
			static uint8_t s_line = 2;

			irqflags_t flags = cpu_irq_save();
			bool l_twi2_lcd_repaint = g_twi2_lcd_repaint;
    57f0:	40 91 e1 25 	lds	r20, 0x25E1	; 0x8025e1 <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    57f4:	8f bf       	out	0x3f, r24	; 63
			cpu_irq_restore(flags);

			/* Each second go to the home position */
			if (!(s_lcd_entry_cnt % 8)) {
    57f6:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7699>
    57fa:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7699+0x1>
    57fe:	9c 01       	movw	r18, r24
    5800:	27 70       	andi	r18, 0x07	; 7
    5802:	33 27       	eor	r19, r19
    5804:	23 2b       	or	r18, r19
    5806:	19 f4       	brne	.+6      	; 0x580e <task_twi2_lcd+0x94>
				s_line = 2;
    5808:	22 e0       	ldi	r18, 0x02	; 2
    580a:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7702>
			}

			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
    580e:	9c 01       	movw	r18, r24
    5810:	2f 5f       	subi	r18, 0xFF	; 255
    5812:	3f 4f       	sbci	r19, 0xFF	; 255
    5814:	20 93 0c 23 	sts	0x230C, r18	; 0x80230c <s_lcd_entry_cnt.7699>
    5818:	30 93 0d 23 	sts	0x230D, r19	; 0x80230d <s_lcd_entry_cnt.7699+0x1>
    581c:	89 2b       	or	r24, r25
    581e:	19 f0       	breq	.+6      	; 0x5826 <task_twi2_lcd+0xac>
    5820:	44 23       	and	r20, r20
    5822:	09 f4       	brne	.+2      	; 0x5826 <task_twi2_lcd+0xac>
    5824:	f6 c0       	rjmp	.+492    	; 0x5a12 <task_twi2_lcd+0x298>
}


static void task_twi2_lcd_cls(void)
{
	twi2_waitUntilReady();
    5826:	0e 94 c8 1c 	call	0x3990	; 0x3990 <twi2_waitUntilReady>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
    582a:	e4 e1       	ldi	r30, 0x14	; 20
    582c:	f0 e2       	ldi	r31, 0x20	; 32
    582e:	80 e1       	ldi	r24, 0x10	; 16
    5830:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.length = 0;
    5832:	10 86       	std	Z+8, r1	; 0x08
    5834:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    5836:	40 e0       	ldi	r20, 0x00	; 0
    5838:	bf 01       	movw	r22, r30
    583a:	80 e8       	ldi	r24, 0x80	; 128
    583c:	94 e0       	ldi	r25, 0x04	; 4
    583e:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    5842:	65 e0       	ldi	r22, 0x05	; 5
    5844:	70 e0       	ldi	r23, 0x00	; 0
    5846:	80 e0       	ldi	r24, 0x00	; 0
    5848:	90 e0       	ldi	r25, 0x00	; 0
    584a:	0e 94 bd 1c 	call	0x397a	; 0x397a <__portable_avr_delay_cycles>
{
	uint8_t line;

	/* The header line */
	task_twi2_lcd_cls();
	task_twi2_lcd_str(6 * 10, 2, "FindMeSAT");
    584e:	40 e2       	ldi	r20, 0x20	; 32
    5850:	51 e2       	ldi	r21, 0x21	; 33
    5852:	62 e0       	ldi	r22, 0x02	; 2
    5854:	8c e3       	ldi	r24, 0x3C	; 60
    5856:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 30, 2, "by DF4IAH");
    585a:	4a e2       	ldi	r20, 0x2A	; 42
    585c:	51 e2       	ldi	r21, 0x21	; 33
    585e:	62 e0       	ldi	r22, 0x02	; 2
    5860:	84 eb       	ldi	r24, 0xB4	; 180
    5862:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>

	/* A tiny satellite */
	task_twi2_lcd_circ( 9, 4, 3, true, 1);
    5866:	01 e0       	ldi	r16, 0x01	; 1
    5868:	21 e0       	ldi	r18, 0x01	; 1
    586a:	43 e0       	ldi	r20, 0x03	; 3
    586c:	64 e0       	ldi	r22, 0x04	; 4
    586e:	89 e0       	ldi	r24, 0x09	; 9
    5870:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>
	task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
    5874:	ee 24       	eor	r14, r14
    5876:	e3 94       	inc	r14
    5878:	00 e0       	ldi	r16, 0x00	; 0
    587a:	24 e0       	ldi	r18, 0x04	; 4
    587c:	46 e0       	ldi	r20, 0x06	; 6
    587e:	62 e0       	ldi	r22, 0x02	; 2
    5880:	81 e0       	ldi	r24, 0x01	; 1
    5882:	0e 94 05 1e 	call	0x3c0a	; 0x3c0a <task_twi2_lcd_rect>
	task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
    5886:	24 e0       	ldi	r18, 0x04	; 4
    5888:	46 e0       	ldi	r20, 0x06	; 6
    588a:	62 e0       	ldi	r22, 0x02	; 2
    588c:	8c e0       	ldi	r24, 0x0C	; 12
    588e:	0e 94 05 1e 	call	0x3c0a	; 0x3c0a <task_twi2_lcd_rect>

	/* Header line separator */
	task_twi2_lcd_line(0, 11, 239, 11, 1);
    5892:	01 e0       	ldi	r16, 0x01	; 1
    5894:	2b e0       	ldi	r18, 0x0B	; 11
    5896:	4f ee       	ldi	r20, 0xEF	; 239
    5898:	6b e0       	ldi	r22, 0x0B	; 11
    589a:	80 e0       	ldi	r24, 0x00	; 0
    589c:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>

	if (g_adc_enabled) {
    58a0:	80 91 5d 20 	lds	r24, 0x205D	; 0x80205d <g_adc_enabled>
    58a4:	88 23       	and	r24, r24
    58a6:	21 f1       	breq	.+72     	; 0x58f0 <task_twi2_lcd+0x176>
		/* Left measurement names */
		line = 2;
		task_twi2_lcd_str(6 *  0, (line++) * 10, "mP Temp =");
    58a8:	44 e3       	ldi	r20, 0x34	; 52
    58aa:	51 e2       	ldi	r21, 0x21	; 33
    58ac:	64 e1       	ldi	r22, 0x14	; 20
    58ae:	80 e0       	ldi	r24, 0x00	; 0
    58b0:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vusb =");
    58b4:	4e e3       	ldi	r20, 0x3E	; 62
    58b6:	51 e2       	ldi	r21, 0x21	; 33
    58b8:	6e e1       	ldi	r22, 0x1E	; 30
    58ba:	82 e1       	ldi	r24, 0x12	; 18
    58bc:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vbat =");
    58c0:	45 e4       	ldi	r20, 0x45	; 69
    58c2:	51 e2       	ldi	r21, 0x21	; 33
    58c4:	68 e2       	ldi	r22, 0x28	; 40
    58c6:	82 e1       	ldi	r24, 0x12	; 18
    58c8:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vvctcxo =");
    58cc:	4c e4       	ldi	r20, 0x4C	; 76
    58ce:	51 e2       	ldi	r21, 0x21	; 33
    58d0:	62 e3       	ldi	r22, 0x32	; 50
    58d2:	80 e0       	ldi	r24, 0x00	; 0
    58d4:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc4 =");
    58d8:	46 e5       	ldi	r20, 0x56	; 86
    58da:	51 e2       	ldi	r21, 0x21	; 33
    58dc:	6c e3       	ldi	r22, 0x3C	; 60
    58de:	80 e0       	ldi	r24, 0x00	; 0
    58e0:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc5 =");
    58e4:	40 e6       	ldi	r20, 0x60	; 96
    58e6:	51 e2       	ldi	r21, 0x21	; 33
    58e8:	66 e4       	ldi	r22, 0x46	; 70
    58ea:	80 e0       	ldi	r24, 0x00	; 0
    58ec:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Temp =");
    58f0:	4a e6       	ldi	r20, 0x6A	; 106
    58f2:	51 e2       	ldi	r21, 0x21	; 33
    58f4:	6a e5       	ldi	r22, 0x5A	; 90
    58f6:	80 e0       	ldi	r24, 0x00	; 0
    58f8:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Pres =");
    58fc:	44 e7       	ldi	r20, 0x74	; 116
    58fe:	51 e2       	ldi	r21, 0x21	; 33
    5900:	64 e6       	ldi	r22, 0x64	; 100
    5902:	80 e0       	ldi	r24, 0x00	; 0
    5904:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_Temp =");
    5908:	4e e7       	ldi	r20, 0x7E	; 126
    590a:	51 e2       	ldi	r21, 0x21	; 33
    590c:	6e e6       	ldi	r22, 0x6E	; 110
    590e:	80 e0       	ldi	r24, 0x00	; 0
    5910:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_RelH =");
    5914:	48 e8       	ldi	r20, 0x88	; 136
    5916:	51 e2       	ldi	r21, 0x21	; 33
    5918:	68 e7       	ldi	r22, 0x78	; 120
    591a:	80 e0       	ldi	r24, 0x00	; 0
    591c:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>

	if (g_adc_enabled) {
    5920:	80 91 5d 20 	lds	r24, 0x205D	; 0x80205d <g_adc_enabled>
    5924:	88 23       	and	r24, r24
    5926:	21 f1       	breq	.+72     	; 0x5970 <task_twi2_lcd+0x1f6>
		/* Left measurement units */
		line = 2;
		task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5928:	42 e9       	ldi	r20, 0x92	; 146
    592a:	51 e2       	ldi	r21, 0x21	; 33
    592c:	64 e1       	ldi	r22, 0x14	; 20
    592e:	80 e6       	ldi	r24, 0x60	; 96
    5930:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5934:	44 e9       	ldi	r20, 0x94	; 148
    5936:	51 e2       	ldi	r21, 0x21	; 33
    5938:	6e e1       	ldi	r22, 0x1E	; 30
    593a:	80 e6       	ldi	r24, 0x60	; 96
    593c:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5940:	44 e9       	ldi	r20, 0x94	; 148
    5942:	51 e2       	ldi	r21, 0x21	; 33
    5944:	68 e2       	ldi	r22, 0x28	; 40
    5946:	80 e6       	ldi	r24, 0x60	; 96
    5948:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    594c:	44 e9       	ldi	r20, 0x94	; 148
    594e:	51 e2       	ldi	r21, 0x21	; 33
    5950:	62 e3       	ldi	r22, 0x32	; 50
    5952:	80 e6       	ldi	r24, 0x60	; 96
    5954:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5958:	44 e9       	ldi	r20, 0x94	; 148
    595a:	51 e2       	ldi	r21, 0x21	; 33
    595c:	6c e3       	ldi	r22, 0x3C	; 60
    595e:	80 e6       	ldi	r24, 0x60	; 96
    5960:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5964:	44 e9       	ldi	r20, 0x94	; 148
    5966:	51 e2       	ldi	r21, 0x21	; 33
    5968:	66 e4       	ldi	r22, 0x46	; 70
    596a:	80 e6       	ldi	r24, 0x60	; 96
    596c:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5970:	42 e9       	ldi	r20, 0x92	; 146
    5972:	51 e2       	ldi	r21, 0x21	; 33
    5974:	6a e5       	ldi	r22, 0x5A	; 90
    5976:	80 e6       	ldi	r24, 0x60	; 96
    5978:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 18, (line++) * 10, "hPa");
    597c:	46 e9       	ldi	r20, 0x96	; 150
    597e:	51 e2       	ldi	r21, 0x21	; 33
    5980:	64 e6       	ldi	r22, 0x64	; 100
    5982:	8c e6       	ldi	r24, 0x6C	; 108
    5984:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5988:	42 e9       	ldi	r20, 0x92	; 146
    598a:	51 e2       	ldi	r21, 0x21	; 33
    598c:	6e e6       	ldi	r22, 0x6E	; 110
    598e:	80 e6       	ldi	r24, 0x60	; 96
    5990:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "%");
    5994:	4a e9       	ldi	r20, 0x9A	; 154
    5996:	51 e2       	ldi	r21, 0x21	; 33
    5998:	68 e7       	ldi	r22, 0x78	; 120
    599a:	80 e6       	ldi	r24, 0x60	; 96
    599c:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		const uint8_t plot_gyro_center_x_Y	= 150 + 30;
		const uint8_t plot_gyro_center_x_Z	= 150 + 60;
		const uint8_t plot_gyro_center_y	= 100;
		const uint8_t plot_gyro_radius		= 14;

		task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
    59a0:	01 e0       	ldi	r16, 0x01	; 1
    59a2:	20 e0       	ldi	r18, 0x00	; 0
    59a4:	4e e0       	ldi	r20, 0x0E	; 14
    59a6:	64 e6       	ldi	r22, 0x64	; 100
    59a8:	86 e9       	ldi	r24, 0x96	; 150
    59aa:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
    59ae:	20 e0       	ldi	r18, 0x00	; 0
    59b0:	4e e0       	ldi	r20, 0x0E	; 14
    59b2:	64 e6       	ldi	r22, 0x64	; 100
    59b4:	84 eb       	ldi	r24, 0xB4	; 180
    59b6:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
    59ba:	20 e0       	ldi	r18, 0x00	; 0
    59bc:	4e e0       	ldi	r20, 0x0E	; 14
    59be:	64 e6       	ldi	r22, 0x64	; 100
    59c0:	82 ed       	ldi	r24, 0xD2	; 210
    59c2:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>

		task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gx");
    59c6:	4c e9       	ldi	r20, 0x9C	; 156
    59c8:	51 e2       	ldi	r21, 0x21	; 33
    59ca:	66 e7       	ldi	r22, 0x76	; 118
    59cc:	82 e9       	ldi	r24, 0x92	; 146
    59ce:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gy");
    59d2:	4f e9       	ldi	r20, 0x9F	; 159
    59d4:	51 e2       	ldi	r21, 0x21	; 33
    59d6:	66 e7       	ldi	r22, 0x76	; 118
    59d8:	80 eb       	ldi	r24, 0xB0	; 176
    59da:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gz");
    59de:	42 ea       	ldi	r20, 0xA2	; 162
    59e0:	51 e2       	ldi	r21, 0x21	; 33
    59e2:	66 e7       	ldi	r22, 0x76	; 118
    59e4:	8e ec       	ldi	r24, 0xCE	; 206
    59e6:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
	}

	/* Magnetic & Accel */
	{
		task_twi2_lcd_str(113, 72, "Magnetics");
    59ea:	45 ea       	ldi	r20, 0xA5	; 165
    59ec:	51 e2       	ldi	r21, 0x21	; 33
    59ee:	68 e4       	ldi	r22, 0x48	; 72
    59f0:	81 e7       	ldi	r24, 0x71	; 113
    59f2:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>
		task_twi2_lcd_str(196, 72, "Accel.");
    59f6:	4f ea       	ldi	r20, 0xAF	; 175
    59f8:	51 e2       	ldi	r21, 0x21	; 33
    59fa:	68 e4       	ldi	r22, 0x48	; 72
    59fc:	84 ec       	ldi	r24, 0xC4	; 196
    59fe:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <task_twi2_lcd_str>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5a02:	8f b7       	in	r24, 0x3f	; 63
    5a04:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    5a06:	f8 94       	cli
	return flags;
    5a08:	89 85       	ldd	r24, Y+9	; 0x09
			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
				task_twi2_lcd_header();

				flags = cpu_irq_save();
				g_twi2_lcd_repaint = false;
    5a0a:	10 92 e1 25 	sts	0x25E1, r1	; 0x8025e1 <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5a0e:	8f bf       	out	0x3f, r24	; 63
    5a10:	08 c0       	rjmp	.+16     	; 0x5a22 <task_twi2_lcd+0x2a8>
				cpu_irq_restore(flags);

			#if 1
			} else if (s_lcd_entry_cnt >= (60 * 8)) {  // Repaint after one minute
    5a12:	20 3e       	cpi	r18, 0xE0	; 224
    5a14:	31 40       	sbci	r19, 0x01	; 1
    5a16:	28 f0       	brcs	.+10     	; 0x5a22 <task_twi2_lcd+0x2a8>
				s_lcd_entry_cnt = 0;
    5a18:	10 92 0c 23 	sts	0x230C, r1	; 0x80230c <s_lcd_entry_cnt.7699>
    5a1c:	10 92 0d 23 	sts	0x230D, r1	; 0x80230d <s_lcd_entry_cnt.7699+0x1>
    5a20:	09 c0       	rjmp	.+18     	; 0x5a34 <task_twi2_lcd+0x2ba>
			#endif
			}

			/* Update Gfx twice a second */
			if (!(s_lcd_entry_cnt % 4)) {
    5a22:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7699>
    5a26:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7699+0x1>
    5a2a:	83 70       	andi	r24, 0x03	; 3
    5a2c:	99 27       	eor	r25, r25
    5a2e:	89 2b       	or	r24, r25
    5a30:	09 f0       	breq	.+2      	; 0x5a34 <task_twi2_lcd+0x2ba>
    5a32:	cb c3       	rjmp	.+1942   	; 0x61ca <__stack+0x1cb>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5a34:	8f b7       	in	r24, 0x3f	; 63
    5a36:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    5a38:	f8 94       	cli
	return flags;
    5a3a:	88 85       	ldd	r24, Y+8	; 0x08
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    5a3c:	20 91 18 26 	lds	r18, 0x2618	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    5a40:	30 91 19 26 	lds	r19, 0x2619	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    5a44:	40 91 1a 26 	lds	r20, 0x261A	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    5a48:	50 91 1b 26 	lds	r21, 0x261B	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
    5a4c:	2b 87       	std	Y+11, r18	; 0x0b
    5a4e:	3c 87       	std	Y+12, r19	; 0x0c
    5a50:	4d 87       	std	Y+13, r20	; 0x0d
    5a52:	5e 87       	std	Y+14, r21	; 0x0e
					int32_t l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    5a54:	80 90 14 26 	lds	r8, 0x2614	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    5a58:	90 90 15 26 	lds	r9, 0x2615	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    5a5c:	a0 90 16 26 	lds	r10, 0x2616	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    5a60:	b0 90 17 26 	lds	r11, 0x2617	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
					int32_t l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    5a64:	20 91 10 26 	lds	r18, 0x2610	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    5a68:	30 91 11 26 	lds	r19, 0x2611	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    5a6c:	40 91 12 26 	lds	r20, 0x2612	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    5a70:	50 91 13 26 	lds	r21, 0x2613	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
    5a74:	2f 87       	std	Y+15, r18	; 0x0f
    5a76:	38 8b       	std	Y+16, r19	; 0x10
    5a78:	49 8b       	std	Y+17, r20	; 0x11
    5a7a:	5a 8b       	std	Y+18, r21	; 0x12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5a7c:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
    5a7e:	20 e0       	ldi	r18, 0x00	; 0
    5a80:	30 e8       	ldi	r19, 0x80	; 128
    5a82:	4b e3       	ldi	r20, 0x3B	; 59
    5a84:	55 e4       	ldi	r21, 0x45	; 69
    5a86:	60 91 08 23 	lds	r22, 0x2308	; 0x802308 <s_length.7709>
    5a8a:	70 91 09 23 	lds	r23, 0x2309	; 0x802309 <s_length.7709+0x1>
    5a8e:	80 91 0a 23 	lds	r24, 0x230A	; 0x80230a <s_length.7709+0x2>
    5a92:	90 91 0b 23 	lds	r25, 0x230B	; 0x80230b <s_length.7709+0x3>
    5a96:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5a9a:	6b 01       	movw	r12, r22
    5a9c:	7c 01       	movw	r14, r24
    5a9e:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5aa2:	16 2f       	mov	r17, r22
    5aa4:	a7 01       	movw	r20, r14
    5aa6:	96 01       	movw	r18, r12
    5aa8:	60 e0       	ldi	r22, 0x00	; 0
    5aaa:	70 e0       	ldi	r23, 0x00	; 0
    5aac:	80 e8       	ldi	r24, 0x80	; 128
    5aae:	92 e4       	ldi	r25, 0x42	; 66
    5ab0:	0e 94 bf 62 	call	0xc57e	; 0xc57e <__subsf3>
    5ab4:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5ab8:	e1 2c       	mov	r14, r1
    5aba:	01 e0       	ldi	r16, 0x01	; 1
    5abc:	21 2f       	mov	r18, r17
    5abe:	43 e0       	ldi	r20, 0x03	; 3
    5ac0:	82 e7       	ldi	r24, 0x72	; 114
    5ac2:	0e 94 05 1e 	call	0x3c0a	; 0x3c0a <task_twi2_lcd_rect>
					task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
    5ac6:	20 91 07 23 	lds	r18, 0x2307	; 0x802307 <s_p1y.7711>
    5aca:	28 5d       	subi	r18, 0xD8	; 216
    5acc:	40 91 06 23 	lds	r20, 0x2306	; 0x802306 <s_p1x.7710>
    5ad0:	4a 56       	subi	r20, 0x6A	; 106
    5ad2:	00 e0       	ldi	r16, 0x00	; 0
    5ad4:	68 e2       	ldi	r22, 0x28	; 40
    5ad6:	86 e9       	ldi	r24, 0x96	; 150
    5ad8:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
    5adc:	20 91 05 23 	lds	r18, 0x2305	; 0x802305 <s_p2y.7713>
    5ae0:	28 5d       	subi	r18, 0xD8	; 216
    5ae2:	40 91 04 23 	lds	r20, 0x2304	; 0x802304 <s_p2x.7712>
    5ae6:	4a 56       	subi	r20, 0x6A	; 106
    5ae8:	60 91 07 23 	lds	r22, 0x2307	; 0x802307 <s_p1y.7711>
    5aec:	68 5d       	subi	r22, 0xD8	; 216
    5aee:	80 91 06 23 	lds	r24, 0x2306	; 0x802306 <s_p1x.7710>
    5af2:	8a 56       	subi	r24, 0x6A	; 106
    5af4:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
    5af8:	20 91 03 23 	lds	r18, 0x2303	; 0x802303 <s_p3y.7715>
    5afc:	28 5d       	subi	r18, 0xD8	; 216
    5afe:	40 91 02 23 	lds	r20, 0x2302	; 0x802302 <s_p3x.7714>
    5b02:	4a 56       	subi	r20, 0x6A	; 106
    5b04:	60 91 05 23 	lds	r22, 0x2305	; 0x802305 <s_p2y.7713>
    5b08:	68 5d       	subi	r22, 0xD8	; 216
    5b0a:	80 91 04 23 	lds	r24, 0x2304	; 0x802304 <s_p2x.7712>
    5b0e:	8a 56       	subi	r24, 0x6A	; 106
    5b10:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>

					/* Draw center point */
					task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
    5b14:	01 e0       	ldi	r16, 0x01	; 1
    5b16:	21 e0       	ldi	r18, 0x01	; 1
    5b18:	41 e0       	ldi	r20, 0x01	; 1
    5b1a:	68 e2       	ldi	r22, 0x28	; 40
    5b1c:	86 e9       	ldi	r24, 0x96	; 150
    5b1e:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
    5b22:	6b 85       	ldd	r22, Y+11	; 0x0b
    5b24:	7c 85       	ldd	r23, Y+12	; 0x0c
    5b26:	8d 85       	ldd	r24, Y+13	; 0x0d
    5b28:	9e 85       	ldd	r25, Y+14	; 0x0e
    5b2a:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5b2e:	6b 87       	std	Y+11, r22	; 0x0b
    5b30:	7c 87       	std	Y+12, r23	; 0x0c
    5b32:	8d 87       	std	Y+13, r24	; 0x0d
    5b34:	9e 87       	std	Y+14, r25	; 0x0e
    5b36:	c5 01       	movw	r24, r10
    5b38:	b4 01       	movw	r22, r8
    5b3a:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5b3e:	6b 8b       	std	Y+19, r22	; 0x13
    5b40:	7c 8b       	std	Y+20, r23	; 0x14
    5b42:	8d 8b       	std	Y+21, r24	; 0x15
    5b44:	9e 8b       	std	Y+22, r25	; 0x16
    5b46:	6f 85       	ldd	r22, Y+15	; 0x0f
    5b48:	78 89       	ldd	r23, Y+16	; 0x10
    5b4a:	89 89       	ldd	r24, Y+17	; 0x11
    5b4c:	9a 89       	ldd	r25, Y+18	; 0x12
    5b4e:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5b52:	6f 87       	std	Y+15, r22	; 0x0f
    5b54:	78 8b       	std	Y+16, r23	; 0x10
    5b56:	89 8b       	std	Y+17, r24	; 0x11
    5b58:	9a 8b       	std	Y+18, r25	; 0x12
    5b5a:	2b 85       	ldd	r18, Y+11	; 0x0b
    5b5c:	3c 85       	ldd	r19, Y+12	; 0x0c
    5b5e:	4d 85       	ldd	r20, Y+13	; 0x0d
    5b60:	5e 85       	ldd	r21, Y+14	; 0x0e
    5b62:	ca 01       	movw	r24, r20
    5b64:	b9 01       	movw	r22, r18
    5b66:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5b6a:	4b 01       	movw	r8, r22
    5b6c:	5c 01       	movw	r10, r24
    5b6e:	2b 89       	ldd	r18, Y+19	; 0x13
    5b70:	3c 89       	ldd	r19, Y+20	; 0x14
    5b72:	4d 89       	ldd	r20, Y+21	; 0x15
    5b74:	5e 89       	ldd	r21, Y+22	; 0x16
    5b76:	ca 01       	movw	r24, r20
    5b78:	b9 01       	movw	r22, r18
    5b7a:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5b7e:	9b 01       	movw	r18, r22
    5b80:	ac 01       	movw	r20, r24
    5b82:	c5 01       	movw	r24, r10
    5b84:	b4 01       	movw	r22, r8
    5b86:	0e 94 c0 62 	call	0xc580	; 0xc580 <__addsf3>
    5b8a:	4b 01       	movw	r8, r22
    5b8c:	5c 01       	movw	r10, r24
    5b8e:	2f 85       	ldd	r18, Y+15	; 0x0f
    5b90:	38 89       	ldd	r19, Y+16	; 0x10
    5b92:	49 89       	ldd	r20, Y+17	; 0x11
    5b94:	5a 89       	ldd	r21, Y+18	; 0x12
    5b96:	ca 01       	movw	r24, r20
    5b98:	b9 01       	movw	r22, r18
    5b9a:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5b9e:	9b 01       	movw	r18, r22
    5ba0:	ac 01       	movw	r20, r24
    5ba2:	c5 01       	movw	r24, r10
    5ba4:	b4 01       	movw	r22, r8
    5ba6:	0e 94 c0 62 	call	0xc580	; 0xc580 <__addsf3>
    5baa:	20 e0       	ldi	r18, 0x00	; 0
    5bac:	30 e0       	ldi	r19, 0x00	; 0
    5bae:	40 e0       	ldi	r20, 0x00	; 0
    5bb0:	5f e3       	ldi	r21, 0x3F	; 63
    5bb2:	0e 94 16 65 	call	0xca2c	; 0xca2c <pow>
    5bb6:	f6 2e       	mov	r15, r22
    5bb8:	c7 2e       	mov	r12, r23
    5bba:	38 2e       	mov	r3, r24
    5bbc:	29 2e       	mov	r2, r25
						if (!l_length) {
    5bbe:	20 e0       	ldi	r18, 0x00	; 0
    5bc0:	30 e0       	ldi	r19, 0x00	; 0
    5bc2:	a9 01       	movw	r20, r18
    5bc4:	0e 94 24 63 	call	0xc648	; 0xc648 <__cmpsf2>
    5bc8:	81 11       	cpse	r24, r1
    5bca:	09 c0       	rjmp	.+18     	; 0x5bde <task_twi2_lcd+0x464>
							l_length = 1.f;
    5bcc:	f1 2c       	mov	r15, r1
    5bce:	c1 2c       	mov	r12, r1
    5bd0:	68 94       	set
    5bd2:	33 24       	eor	r3, r3
    5bd4:	37 f8       	bld	r3, 7
    5bd6:	0f 2e       	mov	r0, r31
    5bd8:	ff e3       	ldi	r31, 0x3F	; 63
    5bda:	2f 2e       	mov	r2, r31
    5bdc:	f0 2d       	mov	r31, r0
						}

						float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
						float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
						float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
						uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
    5bde:	2f 2d       	mov	r18, r15
    5be0:	3c 2d       	mov	r19, r12
    5be2:	43 2d       	mov	r20, r3
    5be4:	52 2d       	mov	r21, r2
    5be6:	6b 85       	ldd	r22, Y+11	; 0x0b
    5be8:	7c 85       	ldd	r23, Y+12	; 0x0c
    5bea:	8d 85       	ldd	r24, Y+13	; 0x0d
    5bec:	9e 85       	ldd	r25, Y+14	; 0x0e
    5bee:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5bf2:	20 e0       	ldi	r18, 0x00	; 0
    5bf4:	30 e0       	ldi	r19, 0x00	; 0
    5bf6:	48 e4       	ldi	r20, 0x48	; 72
    5bf8:	51 e4       	ldi	r21, 0x41	; 65
    5bfa:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5bfe:	4b 01       	movw	r8, r22
    5c00:	5c 01       	movw	r10, r24
    5c02:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5c06:	d6 2e       	mov	r13, r22
						uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
    5c08:	c5 01       	movw	r24, r10
    5c0a:	b4 01       	movw	r22, r8
    5c0c:	90 58       	subi	r25, 0x80	; 128
    5c0e:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5c12:	16 2f       	mov	r17, r22
						uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
    5c14:	2f 2d       	mov	r18, r15
    5c16:	3c 2d       	mov	r19, r12
    5c18:	43 2d       	mov	r20, r3
    5c1a:	52 2d       	mov	r21, r2
    5c1c:	6b 89       	ldd	r22, Y+19	; 0x13
    5c1e:	7c 89       	ldd	r23, Y+20	; 0x14
    5c20:	8d 89       	ldd	r24, Y+21	; 0x15
    5c22:	9e 89       	ldd	r25, Y+22	; 0x16
    5c24:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5c28:	20 e0       	ldi	r18, 0x00	; 0
    5c2a:	30 e0       	ldi	r19, 0x00	; 0
    5c2c:	48 ec       	ldi	r20, 0xC8	; 200
    5c2e:	51 e4       	ldi	r21, 0x41	; 65
    5c30:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5c34:	4b 01       	movw	r8, r22
    5c36:	5c 01       	movw	r10, r24
    5c38:	6d 2d       	mov	r22, r13
    5c3a:	70 e0       	ldi	r23, 0x00	; 0
    5c3c:	80 e0       	ldi	r24, 0x00	; 0
    5c3e:	90 e0       	ldi	r25, 0x00	; 0
    5c40:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5c44:	9b 01       	movw	r18, r22
    5c46:	ac 01       	movw	r20, r24
    5c48:	c5 01       	movw	r24, r10
    5c4a:	b4 01       	movw	r22, r8
    5c4c:	0e 94 c0 62 	call	0xc580	; 0xc580 <__addsf3>
    5c50:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5c54:	6b 87       	std	Y+11, r22	; 0x0b
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
    5c56:	2f 2d       	mov	r18, r15
    5c58:	3c 2d       	mov	r19, r12
    5c5a:	43 2d       	mov	r20, r3
    5c5c:	52 2d       	mov	r21, r2
    5c5e:	6f 85       	ldd	r22, Y+15	; 0x0f
    5c60:	78 89       	ldd	r23, Y+16	; 0x10
    5c62:	89 89       	ldd	r24, Y+17	; 0x11
    5c64:	9a 89       	ldd	r25, Y+18	; 0x12
    5c66:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5c6a:	20 e0       	ldi	r18, 0x00	; 0
    5c6c:	30 e0       	ldi	r19, 0x00	; 0
    5c6e:	48 ec       	ldi	r20, 0xC8	; 200
    5c70:	51 e4       	ldi	r21, 0x41	; 65
    5c72:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5c76:	4b 01       	movw	r8, r22
    5c78:	5c 01       	movw	r10, r24
    5c7a:	61 2f       	mov	r22, r17
    5c7c:	70 e0       	ldi	r23, 0x00	; 0
    5c7e:	80 e0       	ldi	r24, 0x00	; 0
    5c80:	90 e0       	ldi	r25, 0x00	; 0
    5c82:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5c86:	9b 01       	movw	r18, r22
    5c88:	ac 01       	movw	r20, r24
    5c8a:	c5 01       	movw	r24, r10
    5c8c:	b4 01       	movw	r22, r8
    5c8e:	0e 94 c0 62 	call	0xc580	; 0xc580 <__addsf3>
    5c92:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5c96:	6b 8b       	std	Y+19, r22	; 0x13

						// Saturation at 100T
						if (l_length > 100000.f) {
    5c98:	20 e0       	ldi	r18, 0x00	; 0
    5c9a:	30 e5       	ldi	r19, 0x50	; 80
    5c9c:	43 ec       	ldi	r20, 0xC3	; 195
    5c9e:	57 e4       	ldi	r21, 0x47	; 71
    5ca0:	6f 2d       	mov	r22, r15
    5ca2:	7c 2d       	mov	r23, r12
    5ca4:	83 2d       	mov	r24, r3
    5ca6:	92 2d       	mov	r25, r2
    5ca8:	0e 94 af 64 	call	0xc95e	; 0xc95e <__gesf2>
    5cac:	18 16       	cp	r1, r24
    5cae:	6c f4       	brge	.+26     	; 0x5cca <task_twi2_lcd+0x550>
							l_length = 100000.f;
    5cb0:	f1 2c       	mov	r15, r1
    5cb2:	0f 2e       	mov	r0, r31
    5cb4:	f0 e5       	ldi	r31, 0x50	; 80
    5cb6:	cf 2e       	mov	r12, r31
    5cb8:	f0 2d       	mov	r31, r0
    5cba:	0f 2e       	mov	r0, r31
    5cbc:	f3 ec       	ldi	r31, 0xC3	; 195
    5cbe:	3f 2e       	mov	r3, r31
    5cc0:	f0 2d       	mov	r31, r0
    5cc2:	0f 2e       	mov	r0, r31
    5cc4:	f7 e4       	ldi	r31, 0x47	; 71
    5cc6:	2f 2e       	mov	r2, r31
    5cc8:	f0 2d       	mov	r31, r0
						}

						task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
    5cca:	01 e0       	ldi	r16, 0x01	; 1
    5ccc:	20 e0       	ldi	r18, 0x00	; 0
    5cce:	42 e0       	ldi	r20, 0x02	; 2
    5cd0:	60 e4       	ldi	r22, 0x40	; 64
    5cd2:	83 e7       	ldi	r24, 0x73	; 115
    5cd4:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>
						task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
    5cd8:	20 e0       	ldi	r18, 0x00	; 0
    5cda:	30 e8       	ldi	r19, 0x80	; 128
    5cdc:	4b e3       	ldi	r20, 0x3B	; 59
    5cde:	55 e4       	ldi	r21, 0x45	; 69
    5ce0:	6f 2d       	mov	r22, r15
    5ce2:	7c 2d       	mov	r23, r12
    5ce4:	83 2d       	mov	r24, r3
    5ce6:	92 2d       	mov	r25, r2
    5ce8:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5cec:	4b 01       	movw	r8, r22
    5cee:	5c 01       	movw	r10, r24
    5cf0:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5cf4:	6f 87       	std	Y+15, r22	; 0x0f
    5cf6:	a5 01       	movw	r20, r10
    5cf8:	94 01       	movw	r18, r8
    5cfa:	60 e0       	ldi	r22, 0x00	; 0
    5cfc:	70 e0       	ldi	r23, 0x00	; 0
    5cfe:	80 e8       	ldi	r24, 0x80	; 128
    5d00:	92 e4       	ldi	r25, 0x42	; 66
    5d02:	0e 94 bf 62 	call	0xc57e	; 0xc57e <__subsf3>
    5d06:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    5d0a:	ee 24       	eor	r14, r14
    5d0c:	e3 94       	inc	r14
    5d0e:	2f 85       	ldd	r18, Y+15	; 0x0f
    5d10:	43 e0       	ldi	r20, 0x03	; 3
    5d12:	82 e7       	ldi	r24, 0x72	; 114
    5d14:	0e 94 05 1e 	call	0x3c0a	; 0x3c0a <task_twi2_lcd_rect>
						task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
    5d18:	0f 2e       	mov	r0, r31
    5d1a:	f8 e2       	ldi	r31, 0x28	; 40
    5d1c:	ef 2e       	mov	r14, r31
    5d1e:	f0 2d       	mov	r31, r0
    5d20:	e1 0e       	add	r14, r17
    5d22:	0f 2e       	mov	r0, r31
    5d24:	f6 e9       	ldi	r31, 0x96	; 150
    5d26:	af 2e       	mov	r10, r31
    5d28:	f0 2d       	mov	r31, r0
    5d2a:	ad 0c       	add	r10, r13
    5d2c:	2e 2d       	mov	r18, r14
    5d2e:	4a 2d       	mov	r20, r10
    5d30:	68 e2       	ldi	r22, 0x28	; 40
    5d32:	86 e9       	ldi	r24, 0x96	; 150
    5d34:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
    5d38:	bb 84       	ldd	r11, Y+11	; 0x0b
    5d3a:	36 e9       	ldi	r19, 0x96	; 150
    5d3c:	b3 0e       	add	r11, r19
    5d3e:	2e 2d       	mov	r18, r14
    5d40:	4b 2d       	mov	r20, r11
    5d42:	6e 2d       	mov	r22, r14
    5d44:	8a 2d       	mov	r24, r10
    5d46:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
    5d4a:	2b 89       	ldd	r18, Y+19	; 0x13
    5d4c:	28 5d       	subi	r18, 0xD8	; 216
    5d4e:	4b 2d       	mov	r20, r11
    5d50:	6e 2d       	mov	r22, r14
    5d52:	8b 2d       	mov	r24, r11
    5d54:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>

						/* Store new set */
						s_length = l_length;
    5d58:	8f 2d       	mov	r24, r15
    5d5a:	9c 2d       	mov	r25, r12
    5d5c:	a3 2d       	mov	r26, r3
    5d5e:	b2 2d       	mov	r27, r2
    5d60:	80 93 08 23 	sts	0x2308, r24	; 0x802308 <s_length.7709>
    5d64:	90 93 09 23 	sts	0x2309, r25	; 0x802309 <s_length.7709+0x1>
    5d68:	a0 93 0a 23 	sts	0x230A, r26	; 0x80230a <s_length.7709+0x2>
    5d6c:	b0 93 0b 23 	sts	0x230B, r27	; 0x80230b <s_length.7709+0x3>
						s_p1x = p1x;
    5d70:	d0 92 06 23 	sts	0x2306, r13	; 0x802306 <s_p1x.7710>
						s_p1y = p1y;
    5d74:	10 93 07 23 	sts	0x2307, r17	; 0x802307 <s_p1y.7711>
						s_p2x = p2x;
    5d78:	4b 85       	ldd	r20, Y+11	; 0x0b
    5d7a:	40 93 04 23 	sts	0x2304, r20	; 0x802304 <s_p2x.7712>
						s_p2y = p2y;
    5d7e:	10 93 05 23 	sts	0x2305, r17	; 0x802305 <s_p2y.7713>
						s_p3x = p3x;
    5d82:	40 93 02 23 	sts	0x2302, r20	; 0x802302 <s_p3x.7714>
						s_p3y = p3y;
    5d86:	5b 89       	ldd	r21, Y+19	; 0x13
    5d88:	50 93 03 23 	sts	0x2303, r21	; 0x802303 <s_p3y.7715>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5d8c:	8f b7       	in	r24, 0x3f	; 63
    5d8e:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    5d90:	f8 94       	cli
	return flags;
    5d92:	8e 81       	ldd	r24, Y+6	; 0x06
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    5d94:	e0 90 3c 26 	lds	r14, 0x263C	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    5d98:	f0 90 3d 26 	lds	r15, 0x263D	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
					int16_t l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    5d9c:	c0 90 3a 26 	lds	r12, 0x263A	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    5da0:	d0 90 3b 26 	lds	r13, 0x263B	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
					int16_t l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    5da4:	a0 90 38 26 	lds	r10, 0x2638	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    5da8:	b0 90 39 26 	lds	r11, 0x2639	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5dac:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					{
						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
    5dae:	20 91 01 23 	lds	r18, 0x2301	; 0x802301 <s_p1y.7732>
    5db2:	28 5d       	subi	r18, 0xD8	; 216
    5db4:	40 91 00 23 	lds	r20, 0x2300	; 0x802300 <s_p1x.7731>
    5db8:	4e 52       	subi	r20, 0x2E	; 46
    5dba:	00 e0       	ldi	r16, 0x00	; 0
    5dbc:	68 e2       	ldi	r22, 0x28	; 40
    5dbe:	82 ed       	ldi	r24, 0xD2	; 210
    5dc0:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
    5dc4:	20 91 ff 22 	lds	r18, 0x22FF	; 0x8022ff <s_p2y.7734>
    5dc8:	28 5d       	subi	r18, 0xD8	; 216
    5dca:	40 91 fe 22 	lds	r20, 0x22FE	; 0x8022fe <s_p2x.7733>
    5dce:	4e 52       	subi	r20, 0x2E	; 46
    5dd0:	60 91 01 23 	lds	r22, 0x2301	; 0x802301 <s_p1y.7732>
    5dd4:	68 5d       	subi	r22, 0xD8	; 216
    5dd6:	80 91 00 23 	lds	r24, 0x2300	; 0x802300 <s_p1x.7731>
    5dda:	8e 52       	subi	r24, 0x2E	; 46
    5ddc:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
    5de0:	20 91 fd 22 	lds	r18, 0x22FD	; 0x8022fd <s_p3y.7736>
    5de4:	28 5d       	subi	r18, 0xD8	; 216
    5de6:	40 91 fc 22 	lds	r20, 0x22FC	; 0x8022fc <s_p3x.7735>
    5dea:	4e 52       	subi	r20, 0x2E	; 46
    5dec:	60 91 ff 22 	lds	r22, 0x22FF	; 0x8022ff <s_p2y.7734>
    5df0:	68 5d       	subi	r22, 0xD8	; 216
    5df2:	80 91 fe 22 	lds	r24, 0x22FE	; 0x8022fe <s_p2x.7733>
    5df6:	8e 52       	subi	r24, 0x2E	; 46
    5df8:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					}

					/* Center point */
					task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
    5dfc:	01 e0       	ldi	r16, 0x01	; 1
    5dfe:	21 e0       	ldi	r18, 0x01	; 1
    5e00:	41 e0       	ldi	r20, 0x01	; 1
    5e02:	68 e2       	ldi	r22, 0x28	; 40
    5e04:	82 ed       	ldi	r24, 0xD2	; 210
    5e06:	0e 94 32 1e 	call	0x3c64	; 0x3c64 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
    5e0a:	c6 01       	movw	r24, r12
    5e0c:	60 e5       	ldi	r22, 0x50	; 80
    5e0e:	70 e0       	ldi	r23, 0x00	; 0
    5e10:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    5e14:	16 2f       	mov	r17, r22
    5e16:	c6 2e       	mov	r12, r22
    5e18:	c1 94       	neg	r12
						uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
						uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
    5e1a:	28 e2       	ldi	r18, 0x28	; 40
    5e1c:	30 e0       	ldi	r19, 0x00	; 0
    5e1e:	c7 01       	movw	r24, r14
    5e20:	b9 01       	movw	r22, r18
    5e22:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    5e26:	dc 2c       	mov	r13, r12
    5e28:	d6 1a       	sub	r13, r22
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
    5e2a:	c5 01       	movw	r24, r10
    5e2c:	b9 01       	movw	r22, r18
    5e2e:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    5e32:	f1 2e       	mov	r15, r17
    5e34:	f6 0e       	add	r15, r22

						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
    5e36:	0f 2e       	mov	r0, r31
    5e38:	f8 e2       	ldi	r31, 0x28	; 40
    5e3a:	ef 2e       	mov	r14, r31
    5e3c:	f0 2d       	mov	r31, r0
    5e3e:	e1 0e       	add	r14, r17
    5e40:	0f 2e       	mov	r0, r31
    5e42:	f2 ed       	ldi	r31, 0xD2	; 210
    5e44:	2f 2e       	mov	r2, r31
    5e46:	f0 2d       	mov	r31, r0
    5e48:	a2 2c       	mov	r10, r2
    5e4a:	a1 1a       	sub	r10, r17
    5e4c:	2e 2d       	mov	r18, r14
    5e4e:	4a 2d       	mov	r20, r10
    5e50:	68 e2       	ldi	r22, 0x28	; 40
    5e52:	82 ed       	ldi	r24, 0xD2	; 210
    5e54:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
    5e58:	0f 2e       	mov	r0, r31
    5e5a:	f2 ed       	ldi	r31, 0xD2	; 210
    5e5c:	bf 2e       	mov	r11, r31
    5e5e:	f0 2d       	mov	r31, r0
    5e60:	bd 0c       	add	r11, r13
    5e62:	2e 2d       	mov	r18, r14
    5e64:	4b 2d       	mov	r20, r11
    5e66:	6e 2d       	mov	r22, r14
    5e68:	8a 2d       	mov	r24, r10
    5e6a:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
    5e6e:	28 e2       	ldi	r18, 0x28	; 40
    5e70:	2f 0d       	add	r18, r15
    5e72:	4b 2d       	mov	r20, r11
    5e74:	6e 2d       	mov	r22, r14
    5e76:	8b 2d       	mov	r24, r11
    5e78:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>

						/* Store new set */
						s_p1x = p1x;
    5e7c:	c0 92 00 23 	sts	0x2300, r12	; 0x802300 <s_p1x.7731>
						s_p1y = p1y;
    5e80:	10 93 01 23 	sts	0x2301, r17	; 0x802301 <s_p1y.7732>
						s_p2x = p2x;
    5e84:	d0 92 fe 22 	sts	0x22FE, r13	; 0x8022fe <s_p2x.7733>
						s_p2y = p2y;
    5e88:	10 93 ff 22 	sts	0x22FF, r17	; 0x8022ff <s_p2y.7734>
						s_p3x = p3x;
    5e8c:	d0 92 fc 22 	sts	0x22FC, r13	; 0x8022fc <s_p3x.7735>
						s_p3y = p3y;
    5e90:	f0 92 fd 22 	sts	0x22FD, r15	; 0x8022fd <s_p3y.7736>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5e94:	8f b7       	in	r24, 0x3f	; 63
    5e96:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    5e98:	f8 94       	cli
	return flags;
    5e9a:	2f 81       	ldd	r18, Y+7	; 0x07
					static float s_rads_y = 0.f;
					static float s_rads_z = 0.f;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    5e9c:	60 91 2e 26 	lds	r22, 0x262E	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    5ea0:	70 91 2f 26 	lds	r23, 0x262F	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    5ea4:	80 91 30 26 	lds	r24, 0x2630	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5ea8:	90 91 31 26 	lds	r25, 0x2631	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
					int32_t l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    5eac:	80 90 2a 26 	lds	r8, 0x262A	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    5eb0:	90 90 2b 26 	lds	r9, 0x262B	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    5eb4:	a0 90 2c 26 	lds	r10, 0x262C	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    5eb8:	b0 90 2d 26 	lds	r11, 0x262D	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
					int32_t l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    5ebc:	c0 90 26 26 	lds	r12, 0x2626	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    5ec0:	d0 90 27 26 	lds	r13, 0x2627	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    5ec4:	e0 90 28 26 	lds	r14, 0x2628	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    5ec8:	f0 90 29 26 	lds	r15, 0x2629	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5ecc:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
    5ece:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5ed2:	2b ed       	ldi	r18, 0xDB	; 219
    5ed4:	3f e0       	ldi	r19, 0x0F	; 15
    5ed6:	49 e4       	ldi	r20, 0x49	; 73
    5ed8:	50 e4       	ldi	r21, 0x40	; 64
    5eda:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5ede:	20 e0       	ldi	r18, 0x00	; 0
    5ee0:	38 ec       	ldi	r19, 0xC8	; 200
    5ee2:	4f e2       	ldi	r20, 0x2F	; 47
    5ee4:	58 e4       	ldi	r21, 0x48	; 72
    5ee6:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5eea:	6b 87       	std	Y+11, r22	; 0x0b
    5eec:	7c 87       	std	Y+12, r23	; 0x0c
    5eee:	8d 87       	std	Y+13, r24	; 0x0d
    5ef0:	9e 87       	std	Y+14, r25	; 0x0e
					float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
    5ef2:	c5 01       	movw	r24, r10
    5ef4:	b4 01       	movw	r22, r8
    5ef6:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5efa:	2b ed       	ldi	r18, 0xDB	; 219
    5efc:	3f e0       	ldi	r19, 0x0F	; 15
    5efe:	49 e4       	ldi	r20, 0x49	; 73
    5f00:	50 e4       	ldi	r21, 0x40	; 64
    5f02:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5f06:	20 e0       	ldi	r18, 0x00	; 0
    5f08:	38 ec       	ldi	r19, 0xC8	; 200
    5f0a:	4f e2       	ldi	r20, 0x2F	; 47
    5f0c:	58 e4       	ldi	r21, 0x48	; 72
    5f0e:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5f12:	6b 8b       	std	Y+19, r22	; 0x13
    5f14:	7c 8b       	std	Y+20, r23	; 0x14
    5f16:	8d 8b       	std	Y+21, r24	; 0x15
    5f18:	9e 8b       	std	Y+22, r25	; 0x16
					float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
    5f1a:	c7 01       	movw	r24, r14
    5f1c:	b6 01       	movw	r22, r12
    5f1e:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__floatsisf>
    5f22:	2b ed       	ldi	r18, 0xDB	; 219
    5f24:	3f e0       	ldi	r19, 0x0F	; 15
    5f26:	49 e4       	ldi	r20, 0x49	; 73
    5f28:	50 e4       	ldi	r21, 0x40	; 64
    5f2a:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5f2e:	20 e0       	ldi	r18, 0x00	; 0
    5f30:	38 ec       	ldi	r19, 0xC8	; 200
    5f32:	4f e2       	ldi	r20, 0x2F	; 47
    5f34:	58 e4       	ldi	r21, 0x48	; 72
    5f36:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    5f3a:	6f 87       	std	Y+15, r22	; 0x0f
    5f3c:	78 8b       	std	Y+16, r23	; 0x10
    5f3e:	89 8b       	std	Y+17, r24	; 0x11
    5f40:	9a 8b       	std	Y+18, r25	; 0x12

					/* Remove old lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
    5f42:	c0 90 f8 22 	lds	r12, 0x22F8	; 0x8022f8 <s_rads_x.7751>
    5f46:	d0 90 f9 22 	lds	r13, 0x22F9	; 0x8022f9 <s_rads_x.7751+0x1>
    5f4a:	e0 90 fa 22 	lds	r14, 0x22FA	; 0x8022fa <s_rads_x.7751+0x2>
    5f4e:	f0 90 fb 22 	lds	r15, 0x22FB	; 0x8022fb <s_rads_x.7751+0x3>
    5f52:	c7 01       	movw	r24, r14
    5f54:	b6 01       	movw	r22, r12
    5f56:	0e 94 28 63 	call	0xc650	; 0xc650 <cos>
    5f5a:	4b 01       	movw	r8, r22
    5f5c:	5c 01       	movw	r10, r24
    5f5e:	c7 01       	movw	r24, r14
    5f60:	b6 01       	movw	r22, r12
    5f62:	0e 94 62 65 	call	0xcac4	; 0xcac4 <sin>
    5f66:	6b 01       	movw	r12, r22
    5f68:	7c 01       	movw	r14, r24
    5f6a:	20 e0       	ldi	r18, 0x00	; 0
    5f6c:	30 e0       	ldi	r19, 0x00	; 0
    5f6e:	40 e4       	ldi	r20, 0x40	; 64
    5f70:	51 e4       	ldi	r21, 0x41	; 65
    5f72:	c5 01       	movw	r24, r10
    5f74:	b4 01       	movw	r22, r8
    5f76:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5f7a:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    5f7e:	0f 2e       	mov	r0, r31
    5f80:	f4 e6       	ldi	r31, 0x64	; 100
    5f82:	3f 2e       	mov	r3, r31
    5f84:	f0 2d       	mov	r31, r0
    5f86:	13 2d       	mov	r17, r3
    5f88:	16 1b       	sub	r17, r22
    5f8a:	20 e0       	ldi	r18, 0x00	; 0
    5f8c:	30 e0       	ldi	r19, 0x00	; 0
    5f8e:	40 e4       	ldi	r20, 0x40	; 64
    5f90:	51 e4       	ldi	r21, 0x41	; 65
    5f92:	c7 01       	movw	r24, r14
    5f94:	b6 01       	movw	r22, r12
    5f96:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5f9a:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    5f9e:	46 e9       	ldi	r20, 0x96	; 150
    5fa0:	46 1b       	sub	r20, r22
    5fa2:	00 e0       	ldi	r16, 0x00	; 0
    5fa4:	21 2f       	mov	r18, r17
    5fa6:	64 e6       	ldi	r22, 0x64	; 100
    5fa8:	86 e9       	ldi	r24, 0x96	; 150
    5faa:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
    5fae:	c0 90 f4 22 	lds	r12, 0x22F4	; 0x8022f4 <s_rads_y.7752>
    5fb2:	d0 90 f5 22 	lds	r13, 0x22F5	; 0x8022f5 <s_rads_y.7752+0x1>
    5fb6:	e0 90 f6 22 	lds	r14, 0x22F6	; 0x8022f6 <s_rads_y.7752+0x2>
    5fba:	f0 90 f7 22 	lds	r15, 0x22F7	; 0x8022f7 <s_rads_y.7752+0x3>
    5fbe:	c7 01       	movw	r24, r14
    5fc0:	b6 01       	movw	r22, r12
    5fc2:	0e 94 28 63 	call	0xc650	; 0xc650 <cos>
    5fc6:	4b 01       	movw	r8, r22
    5fc8:	5c 01       	movw	r10, r24
    5fca:	c7 01       	movw	r24, r14
    5fcc:	b6 01       	movw	r22, r12
    5fce:	0e 94 62 65 	call	0xcac4	; 0xcac4 <sin>
    5fd2:	6b 01       	movw	r12, r22
    5fd4:	7c 01       	movw	r14, r24
    5fd6:	20 e0       	ldi	r18, 0x00	; 0
    5fd8:	30 e0       	ldi	r19, 0x00	; 0
    5fda:	40 e4       	ldi	r20, 0x40	; 64
    5fdc:	51 e4       	ldi	r21, 0x41	; 65
    5fde:	c5 01       	movw	r24, r10
    5fe0:	b4 01       	movw	r22, r8
    5fe2:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5fe6:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    5fea:	13 2d       	mov	r17, r3
    5fec:	16 1b       	sub	r17, r22
    5fee:	20 e0       	ldi	r18, 0x00	; 0
    5ff0:	30 e0       	ldi	r19, 0x00	; 0
    5ff2:	40 e4       	ldi	r20, 0x40	; 64
    5ff4:	51 e4       	ldi	r21, 0x41	; 65
    5ff6:	c7 01       	movw	r24, r14
    5ff8:	b6 01       	movw	r22, r12
    5ffa:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    5ffe:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    6002:	44 eb       	ldi	r20, 0xB4	; 180
    6004:	46 0f       	add	r20, r22
    6006:	21 2f       	mov	r18, r17
    6008:	64 e6       	ldi	r22, 0x64	; 100
    600a:	84 eb       	ldi	r24, 0xB4	; 180
    600c:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
    6010:	c0 90 f0 22 	lds	r12, 0x22F0	; 0x8022f0 <s_rads_z.7753>
    6014:	d0 90 f1 22 	lds	r13, 0x22F1	; 0x8022f1 <s_rads_z.7753+0x1>
    6018:	e0 90 f2 22 	lds	r14, 0x22F2	; 0x8022f2 <s_rads_z.7753+0x2>
    601c:	f0 90 f3 22 	lds	r15, 0x22F3	; 0x8022f3 <s_rads_z.7753+0x3>
    6020:	c7 01       	movw	r24, r14
    6022:	b6 01       	movw	r22, r12
    6024:	0e 94 28 63 	call	0xc650	; 0xc650 <cos>
    6028:	4b 01       	movw	r8, r22
    602a:	5c 01       	movw	r10, r24
    602c:	c7 01       	movw	r24, r14
    602e:	b6 01       	movw	r22, r12
    6030:	0e 94 62 65 	call	0xcac4	; 0xcac4 <sin>
    6034:	6b 01       	movw	r12, r22
    6036:	7c 01       	movw	r14, r24
    6038:	20 e0       	ldi	r18, 0x00	; 0
    603a:	30 e0       	ldi	r19, 0x00	; 0
    603c:	40 e4       	ldi	r20, 0x40	; 64
    603e:	51 e4       	ldi	r21, 0x41	; 65
    6040:	c5 01       	movw	r24, r10
    6042:	b4 01       	movw	r22, r8
    6044:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    6048:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    604c:	13 2d       	mov	r17, r3
    604e:	16 1b       	sub	r17, r22
    6050:	20 e0       	ldi	r18, 0x00	; 0
    6052:	30 e0       	ldi	r19, 0x00	; 0
    6054:	40 e4       	ldi	r20, 0x40	; 64
    6056:	51 e4       	ldi	r21, 0x41	; 65
    6058:	c7 01       	movw	r24, r14
    605a:	b6 01       	movw	r22, r12
    605c:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    6060:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    6064:	42 2d       	mov	r20, r2
    6066:	46 1b       	sub	r20, r22
    6068:	21 2f       	mov	r18, r17
    606a:	64 e6       	ldi	r22, 0x64	; 100
    606c:	82 ed       	ldi	r24, 0xD2	; 210
    606e:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>

					/* Draw new lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
    6072:	6b 85       	ldd	r22, Y+11	; 0x0b
    6074:	7c 85       	ldd	r23, Y+12	; 0x0c
    6076:	8d 85       	ldd	r24, Y+13	; 0x0d
    6078:	9e 85       	ldd	r25, Y+14	; 0x0e
    607a:	0e 94 28 63 	call	0xc650	; 0xc650 <cos>
    607e:	4b 01       	movw	r8, r22
    6080:	5c 01       	movw	r10, r24
    6082:	6b 85       	ldd	r22, Y+11	; 0x0b
    6084:	7c 85       	ldd	r23, Y+12	; 0x0c
    6086:	8d 85       	ldd	r24, Y+13	; 0x0d
    6088:	9e 85       	ldd	r25, Y+14	; 0x0e
    608a:	0e 94 62 65 	call	0xcac4	; 0xcac4 <sin>
    608e:	6b 01       	movw	r12, r22
    6090:	7c 01       	movw	r14, r24
    6092:	20 e0       	ldi	r18, 0x00	; 0
    6094:	30 e0       	ldi	r19, 0x00	; 0
    6096:	40 e4       	ldi	r20, 0x40	; 64
    6098:	51 e4       	ldi	r21, 0x41	; 65
    609a:	c5 01       	movw	r24, r10
    609c:	b4 01       	movw	r22, r8
    609e:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    60a2:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    60a6:	13 2d       	mov	r17, r3
    60a8:	16 1b       	sub	r17, r22
    60aa:	20 e0       	ldi	r18, 0x00	; 0
    60ac:	30 e0       	ldi	r19, 0x00	; 0
    60ae:	40 e4       	ldi	r20, 0x40	; 64
    60b0:	51 e4       	ldi	r21, 0x41	; 65
    60b2:	c7 01       	movw	r24, r14
    60b4:	b6 01       	movw	r22, r12
    60b6:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    60ba:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    60be:	46 e9       	ldi	r20, 0x96	; 150
    60c0:	46 1b       	sub	r20, r22
    60c2:	01 e0       	ldi	r16, 0x01	; 1
    60c4:	21 2f       	mov	r18, r17
    60c6:	64 e6       	ldi	r22, 0x64	; 100
    60c8:	86 e9       	ldi	r24, 0x96	; 150
    60ca:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
    60ce:	6b 89       	ldd	r22, Y+19	; 0x13
    60d0:	7c 89       	ldd	r23, Y+20	; 0x14
    60d2:	8d 89       	ldd	r24, Y+21	; 0x15
    60d4:	9e 89       	ldd	r25, Y+22	; 0x16
    60d6:	0e 94 28 63 	call	0xc650	; 0xc650 <cos>
    60da:	4b 01       	movw	r8, r22
    60dc:	5c 01       	movw	r10, r24
    60de:	6b 89       	ldd	r22, Y+19	; 0x13
    60e0:	7c 89       	ldd	r23, Y+20	; 0x14
    60e2:	8d 89       	ldd	r24, Y+21	; 0x15
    60e4:	9e 89       	ldd	r25, Y+22	; 0x16
    60e6:	0e 94 62 65 	call	0xcac4	; 0xcac4 <sin>
    60ea:	6b 01       	movw	r12, r22
    60ec:	7c 01       	movw	r14, r24
    60ee:	20 e0       	ldi	r18, 0x00	; 0
    60f0:	30 e0       	ldi	r19, 0x00	; 0
    60f2:	40 e4       	ldi	r20, 0x40	; 64
    60f4:	51 e4       	ldi	r21, 0x41	; 65
    60f6:	c5 01       	movw	r24, r10
    60f8:	b4 01       	movw	r22, r8
    60fa:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    60fe:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    6102:	13 2d       	mov	r17, r3
    6104:	16 1b       	sub	r17, r22
    6106:	20 e0       	ldi	r18, 0x00	; 0
    6108:	30 e0       	ldi	r19, 0x00	; 0
    610a:	40 e4       	ldi	r20, 0x40	; 64
    610c:	51 e4       	ldi	r21, 0x41	; 65
    610e:	c7 01       	movw	r24, r14
    6110:	b6 01       	movw	r22, r12
    6112:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    6116:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    611a:	44 eb       	ldi	r20, 0xB4	; 180
    611c:	46 0f       	add	r20, r22
    611e:	21 2f       	mov	r18, r17
    6120:	64 e6       	ldi	r22, 0x64	; 100
    6122:	84 eb       	ldi	r24, 0xB4	; 180
    6124:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
    6128:	6f 85       	ldd	r22, Y+15	; 0x0f
    612a:	78 89       	ldd	r23, Y+16	; 0x10
    612c:	89 89       	ldd	r24, Y+17	; 0x11
    612e:	9a 89       	ldd	r25, Y+18	; 0x12
    6130:	0e 94 28 63 	call	0xc650	; 0xc650 <cos>
    6134:	4b 01       	movw	r8, r22
    6136:	5c 01       	movw	r10, r24
    6138:	6f 85       	ldd	r22, Y+15	; 0x0f
    613a:	78 89       	ldd	r23, Y+16	; 0x10
    613c:	89 89       	ldd	r24, Y+17	; 0x11
    613e:	9a 89       	ldd	r25, Y+18	; 0x12
    6140:	0e 94 62 65 	call	0xcac4	; 0xcac4 <sin>
    6144:	6b 01       	movw	r12, r22
    6146:	7c 01       	movw	r14, r24
    6148:	20 e0       	ldi	r18, 0x00	; 0
    614a:	30 e0       	ldi	r19, 0x00	; 0
    614c:	40 e4       	ldi	r20, 0x40	; 64
    614e:	51 e4       	ldi	r21, 0x41	; 65
    6150:	c5 01       	movw	r24, r10
    6152:	b4 01       	movw	r22, r8
    6154:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    6158:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    615c:	13 2d       	mov	r17, r3
    615e:	16 1b       	sub	r17, r22
    6160:	20 e0       	ldi	r18, 0x00	; 0
    6162:	30 e0       	ldi	r19, 0x00	; 0
    6164:	40 e4       	ldi	r20, 0x40	; 64
    6166:	51 e4       	ldi	r21, 0x41	; 65
    6168:	c7 01       	movw	r24, r14
    616a:	b6 01       	movw	r22, r12
    616c:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    6170:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    6174:	42 2d       	mov	r20, r2
    6176:	46 1b       	sub	r20, r22
    6178:	21 2f       	mov	r18, r17
    617a:	64 e6       	ldi	r22, 0x64	; 100
    617c:	82 ed       	ldi	r24, 0xD2	; 210
    617e:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <task_twi2_lcd_line>

					/* Store new set */
					s_rads_x = rads_x;
    6182:	8b 85       	ldd	r24, Y+11	; 0x0b
    6184:	9c 85       	ldd	r25, Y+12	; 0x0c
    6186:	ad 85       	ldd	r26, Y+13	; 0x0d
    6188:	be 85       	ldd	r27, Y+14	; 0x0e
    618a:	80 93 f8 22 	sts	0x22F8, r24	; 0x8022f8 <s_rads_x.7751>
    618e:	90 93 f9 22 	sts	0x22F9, r25	; 0x8022f9 <s_rads_x.7751+0x1>
    6192:	a0 93 fa 22 	sts	0x22FA, r26	; 0x8022fa <s_rads_x.7751+0x2>
    6196:	b0 93 fb 22 	sts	0x22FB, r27	; 0x8022fb <s_rads_x.7751+0x3>
					s_rads_y = rads_y;
    619a:	2b 89       	ldd	r18, Y+19	; 0x13
    619c:	3c 89       	ldd	r19, Y+20	; 0x14
    619e:	4d 89       	ldd	r20, Y+21	; 0x15
    61a0:	5e 89       	ldd	r21, Y+22	; 0x16
    61a2:	20 93 f4 22 	sts	0x22F4, r18	; 0x8022f4 <s_rads_y.7752>
    61a6:	30 93 f5 22 	sts	0x22F5, r19	; 0x8022f5 <s_rads_y.7752+0x1>
    61aa:	40 93 f6 22 	sts	0x22F6, r20	; 0x8022f6 <s_rads_y.7752+0x2>
    61ae:	50 93 f7 22 	sts	0x22F7, r21	; 0x8022f7 <s_rads_y.7752+0x3>
					s_rads_z = rads_z;
    61b2:	8f 85       	ldd	r24, Y+15	; 0x0f
    61b4:	98 89       	ldd	r25, Y+16	; 0x10
    61b6:	a9 89       	ldd	r26, Y+17	; 0x11
    61b8:	ba 89       	ldd	r27, Y+18	; 0x12
    61ba:	80 93 f0 22 	sts	0x22F0, r24	; 0x8022f0 <s_rads_z.7753>
    61be:	90 93 f1 22 	sts	0x22F1, r25	; 0x8022f1 <s_rads_z.7753+0x1>
    61c2:	a0 93 f2 22 	sts	0x22F2, r26	; 0x8022f2 <s_rads_z.7753+0x2>
    61c6:	b0 93 f3 22 	sts	0x22F3, r27	; 0x8022f3 <s_rads_z.7753+0x3>
				}
			}

			/* Update same text line each second when no Gfx data is drawn */
			if (g_adc_enabled) {
    61ca:	80 91 5d 20 	lds	r24, 0x205D	; 0x80205d <g_adc_enabled>
    61ce:	88 23       	and	r24, r24
    61d0:	09 f4       	brne	.+2      	; 0x61d4 <__stack+0x1d5>
    61d2:	e2 c0       	rjmp	.+452    	; 0x6398 <__stack+0x399>
				if ((s_lcd_entry_cnt % 8) == 1) {
    61d4:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7699>
    61d8:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7699+0x1>
    61dc:	87 70       	andi	r24, 0x07	; 7
    61de:	99 27       	eor	r25, r25
    61e0:	81 30       	cpi	r24, 0x01	; 1
    61e2:	91 05       	cpc	r25, r1
    61e4:	09 f0       	breq	.+2      	; 0x61e8 <__stack+0x1e9>
    61e6:	4a c0       	rjmp	.+148    	; 0x627c <__stack+0x27d>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    61e8:	8f b7       	in	r24, 0x3f	; 63
    61ea:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    61ec:	f8 94       	cli
	return flags;
    61ee:	8d 81       	ldd	r24, Y+5	; 0x05
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_temp_deg_100			= g_adc_temp_deg_100;
    61f0:	c0 90 6b 25 	lds	r12, 0x256B	; 0x80256b <g_adc_temp_deg_100>
    61f4:	d0 90 6c 25 	lds	r13, 0x256C	; 0x80256c <g_adc_temp_deg_100+0x1>
					int16_t l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    61f8:	e0 90 75 25 	lds	r14, 0x2575	; 0x802575 <g_adc_5v0_volt_1000>
    61fc:	f0 90 76 25 	lds	r15, 0x2576	; 0x802576 <g_adc_5v0_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6200:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_TEMP */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_temp_deg_100 / 100,      (l_adc_temp_deg_100 / 10) % 10,  "%02d.%01d");
    6202:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    6206:	81 e0       	ldi	r24, 0x01	; 1
    6208:	83 0f       	add	r24, r19
    620a:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    620e:	ea e0       	ldi	r30, 0x0A	; 10
    6210:	f0 e0       	ldi	r31, 0x00	; 0
    6212:	c6 01       	movw	r24, r12
    6214:	bf 01       	movw	r22, r30
    6216:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    621a:	cb 01       	movw	r24, r22
    621c:	bf 01       	movw	r22, r30
    621e:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    6222:	fc 01       	movw	r30, r24
    6224:	c6 01       	movw	r24, r12
    6226:	64 e6       	ldi	r22, 0x64	; 100
    6228:	70 e0       	ldi	r23, 0x00	; 0
    622a:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    622e:	ab 01       	movw	r20, r22
    6230:	33 0f       	add	r19, r19
    6232:	83 2f       	mov	r24, r19
    6234:	88 0f       	add	r24, r24
    6236:	88 0f       	add	r24, r24
    6238:	63 2f       	mov	r22, r19
    623a:	68 0f       	add	r22, r24
    623c:	06 eb       	ldi	r16, 0xB6	; 182
    623e:	11 e2       	ldi	r17, 0x21	; 33
    6240:	9f 01       	movw	r18, r30
    6242:	8c e3       	ldi	r24, 0x3C	; 60
    6244:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>

					/* ADC_5V0 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_5v0_volt_1000 / 1000,     l_adc_5v0_volt_1000 % 1000,     "%1d.%03d");
    6248:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    624c:	81 e0       	ldi	r24, 0x01	; 1
    624e:	83 0f       	add	r24, r19
    6250:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    6254:	c7 01       	movw	r24, r14
    6256:	68 ee       	ldi	r22, 0xE8	; 232
    6258:	73 e0       	ldi	r23, 0x03	; 3
    625a:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    625e:	ab 01       	movw	r20, r22
    6260:	fc 01       	movw	r30, r24
    6262:	33 0f       	add	r19, r19
    6264:	93 2f       	mov	r25, r19
    6266:	99 0f       	add	r25, r25
    6268:	99 0f       	add	r25, r25
    626a:	63 2f       	mov	r22, r19
    626c:	69 0f       	add	r22, r25
    626e:	00 ec       	ldi	r16, 0xC0	; 192
    6270:	11 e2       	ldi	r17, 0x21	; 33
    6272:	9f 01       	movw	r18, r30
    6274:	8c e3       	ldi	r24, 0x3C	; 60
    6276:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>
    627a:	8e c0       	rjmp	.+284    	; 0x6398 <__stack+0x399>

				} else if ((s_lcd_entry_cnt % 8) == 2) {
    627c:	82 30       	cpi	r24, 0x02	; 2
    627e:	91 05       	cpc	r25, r1
    6280:	09 f0       	breq	.+2      	; 0x6284 <__stack+0x285>
    6282:	3f c0       	rjmp	.+126    	; 0x6302 <__stack+0x303>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6284:	8f b7       	in	r24, 0x3f	; 63
    6286:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    6288:	f8 94       	cli
	return flags;
    628a:	2c 81       	ldd	r18, Y+4	; 0x04
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    628c:	80 91 73 25 	lds	r24, 0x2573	; 0x802573 <g_adc_vbat_volt_1000>
    6290:	90 91 74 25 	lds	r25, 0x2574	; 0x802574 <g_adc_vbat_volt_1000+0x1>
					int16_t l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    6294:	c0 90 77 25 	lds	r12, 0x2577	; 0x802577 <g_adc_vctcxo_volt_1000>
    6298:	d0 90 78 25 	lds	r13, 0x2578	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    629c:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_VBAT */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vbat_volt_1000 / 1000,    l_adc_vbat_volt_1000 % 1000,    "%1d.%03d");
    629e:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    62a2:	21 e0       	ldi	r18, 0x01	; 1
    62a4:	23 0f       	add	r18, r19
    62a6:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7702>
    62aa:	0f 2e       	mov	r0, r31
    62ac:	f8 ee       	ldi	r31, 0xE8	; 232
    62ae:	ef 2e       	mov	r14, r31
    62b0:	f3 e0       	ldi	r31, 0x03	; 3
    62b2:	ff 2e       	mov	r15, r31
    62b4:	f0 2d       	mov	r31, r0
    62b6:	b7 01       	movw	r22, r14
    62b8:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    62bc:	ab 01       	movw	r20, r22
    62be:	33 0f       	add	r19, r19
    62c0:	63 2f       	mov	r22, r19
    62c2:	66 0f       	add	r22, r22
    62c4:	66 0f       	add	r22, r22
    62c6:	63 0f       	add	r22, r19
    62c8:	00 ec       	ldi	r16, 0xC0	; 192
    62ca:	11 e2       	ldi	r17, 0x21	; 33
    62cc:	9c 01       	movw	r18, r24
    62ce:	8c e3       	ldi	r24, 0x3C	; 60
    62d0:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>

					/* ADC_VCTCXO */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vctcxo_volt_1000 / 1000,  l_adc_vctcxo_volt_1000 % 1000,  "%1d.%03d");
    62d4:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    62d8:	81 e0       	ldi	r24, 0x01	; 1
    62da:	83 0f       	add	r24, r19
    62dc:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    62e0:	c6 01       	movw	r24, r12
    62e2:	b7 01       	movw	r22, r14
    62e4:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    62e8:	ab 01       	movw	r20, r22
    62ea:	fc 01       	movw	r30, r24
    62ec:	33 0f       	add	r19, r19
    62ee:	93 2f       	mov	r25, r19
    62f0:	99 0f       	add	r25, r25
    62f2:	99 0f       	add	r25, r25
    62f4:	63 2f       	mov	r22, r19
    62f6:	69 0f       	add	r22, r25
    62f8:	9f 01       	movw	r18, r30
    62fa:	8c e3       	ldi	r24, 0x3C	; 60
    62fc:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>
    6300:	4b c0       	rjmp	.+150    	; 0x6398 <__stack+0x399>

				} else if ((s_lcd_entry_cnt % 8) == 3) {
    6302:	83 30       	cpi	r24, 0x03	; 3
    6304:	91 05       	cpc	r25, r1
    6306:	09 f0       	breq	.+2      	; 0x630a <__stack+0x30b>
    6308:	3f c0       	rjmp	.+126    	; 0x6388 <__stack+0x389>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    630a:	8f b7       	in	r24, 0x3f	; 63
    630c:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    630e:	f8 94       	cli
	return flags;
    6310:	2b 81       	ldd	r18, Y+3	; 0x03
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    6312:	80 91 71 25 	lds	r24, 0x2571	; 0x802571 <g_adc_io_adc4_volt_1000>
    6316:	90 91 72 25 	lds	r25, 0x2572	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
					int16_t l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    631a:	c0 90 6f 25 	lds	r12, 0x256F	; 0x80256f <g_adc_io_adc5_volt_1000>
    631e:	d0 90 70 25 	lds	r13, 0x2570	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6322:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_IO_ADC4 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc4_volt_1000 / 1000, l_adc_io_adc4_volt_1000 % 1000, "%1d.%03d");
    6324:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    6328:	21 e0       	ldi	r18, 0x01	; 1
    632a:	23 0f       	add	r18, r19
    632c:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7702>
    6330:	0f 2e       	mov	r0, r31
    6332:	f8 ee       	ldi	r31, 0xE8	; 232
    6334:	ef 2e       	mov	r14, r31
    6336:	f3 e0       	ldi	r31, 0x03	; 3
    6338:	ff 2e       	mov	r15, r31
    633a:	f0 2d       	mov	r31, r0
    633c:	b7 01       	movw	r22, r14
    633e:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    6342:	ab 01       	movw	r20, r22
    6344:	33 0f       	add	r19, r19
    6346:	63 2f       	mov	r22, r19
    6348:	66 0f       	add	r22, r22
    634a:	66 0f       	add	r22, r22
    634c:	63 0f       	add	r22, r19
    634e:	00 ec       	ldi	r16, 0xC0	; 192
    6350:	11 e2       	ldi	r17, 0x21	; 33
    6352:	9c 01       	movw	r18, r24
    6354:	8c e3       	ldi	r24, 0x3C	; 60
    6356:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>

					/* ADC_IO_ADC5 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc5_volt_1000 / 1000, l_adc_io_adc5_volt_1000 % 1000, "%1d.%03d");
    635a:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    635e:	81 e0       	ldi	r24, 0x01	; 1
    6360:	83 0f       	add	r24, r19
    6362:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    6366:	c6 01       	movw	r24, r12
    6368:	b7 01       	movw	r22, r14
    636a:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    636e:	ab 01       	movw	r20, r22
    6370:	fc 01       	movw	r30, r24
    6372:	33 0f       	add	r19, r19
    6374:	93 2f       	mov	r25, r19
    6376:	99 0f       	add	r25, r25
    6378:	99 0f       	add	r25, r25
    637a:	63 2f       	mov	r22, r19
    637c:	69 0f       	add	r22, r25
    637e:	9f 01       	movw	r18, r30
    6380:	8c e3       	ldi	r24, 0x3C	; 60
    6382:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>
    6386:	08 c0       	rjmp	.+16     	; 0x6398 <__stack+0x399>

				} else if ((s_lcd_entry_cnt % 8) == 5) {
    6388:	05 97       	sbiw	r24, 0x05	; 5
    638a:	31 f4       	brne	.+12     	; 0x6398 <__stack+0x399>
					cpu_irq_restore(flags);

					/* ADC_SILENCE */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_silence_volt_1000 / 1000, l_adc_silence_volt_1000 % 1000, "%1d.%03d");
					#else
					s_line++;
    638c:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_line.7702>
    6390:	8f 5f       	subi	r24, 0xFF	; 255
    6392:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    6396:	93 c0       	rjmp	.+294    	; 0x64be <__stack+0x4bf>
					#endif
				}
			}

			if ((s_lcd_entry_cnt % 8) == 6) {
    6398:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7699>
    639c:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7699+0x1>
    63a0:	87 70       	andi	r24, 0x07	; 7
    63a2:	99 27       	eor	r25, r25
    63a4:	86 30       	cpi	r24, 0x06	; 6
    63a6:	91 05       	cpc	r25, r1
    63a8:	09 f0       	breq	.+2      	; 0x63ac <__stack+0x3ad>
    63aa:	4a c0       	rjmp	.+148    	; 0x6440 <__stack+0x441>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    63ac:	8f b7       	in	r24, 0x3f	; 63
    63ae:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    63b0:	f8 94       	cli
	return flags;
    63b2:	2a 81       	ldd	r18, Y+2	; 0x02
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int32_t l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    63b4:	60 91 f1 25 	lds	r22, 0x25F1	; 0x8025f1 <g_twi1_baro_temp_100>
    63b8:	70 91 f2 25 	lds	r23, 0x25F2	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    63bc:	80 91 f3 25 	lds	r24, 0x25F3	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    63c0:	90 91 f4 25 	lds	r25, 0x25F4	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
				int32_t l_twi1_baro_p_100			= g_twi1_baro_p_100;
    63c4:	80 90 ed 25 	lds	r8, 0x25ED	; 0x8025ed <g_twi1_baro_p_100>
    63c8:	90 90 ee 25 	lds	r9, 0x25EE	; 0x8025ee <g_twi1_baro_p_100+0x1>
    63cc:	a0 90 ef 25 	lds	r10, 0x25EF	; 0x8025ef <g_twi1_baro_p_100+0x2>
    63d0:	b0 90 f0 25 	lds	r11, 0x25F0	; 0x8025f0 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    63d4:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				s_line = 9;

				/* Baro_Temp */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_temp_100 / 100,     l_twi1_baro_temp_100 % 100,     "%02ld.%02ld");
    63d6:	2a e0       	ldi	r18, 0x0A	; 10
    63d8:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7702>
    63dc:	24 e6       	ldi	r18, 0x64	; 100
    63de:	30 e0       	ldi	r19, 0x00	; 0
    63e0:	40 e0       	ldi	r20, 0x00	; 0
    63e2:	50 e0       	ldi	r21, 0x00	; 0
    63e4:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    63e8:	0f 2e       	mov	r0, r31
    63ea:	f9 ec       	ldi	r31, 0xC9	; 201
    63ec:	cf 2e       	mov	r12, r31
    63ee:	f1 e2       	ldi	r31, 0x21	; 33
    63f0:	df 2e       	mov	r13, r31
    63f2:	f0 2d       	mov	r31, r0
    63f4:	7b 01       	movw	r14, r22
    63f6:	8c 01       	movw	r16, r24
    63f8:	6a e5       	ldi	r22, 0x5A	; 90
    63fa:	8c e3       	ldi	r24, 0x3C	; 60
    63fc:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <task_twi2_lcd_print_format_uint32>

				/* Baro_P */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_p_100 / 100,        l_twi1_baro_p_100 % 100,        "%04ld.%02ld");
    6400:	10 91 06 20 	lds	r17, 0x2006	; 0x802006 <s_line.7702>
    6404:	81 e0       	ldi	r24, 0x01	; 1
    6406:	81 0f       	add	r24, r17
    6408:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    640c:	c5 01       	movw	r24, r10
    640e:	b4 01       	movw	r22, r8
    6410:	24 e6       	ldi	r18, 0x64	; 100
    6412:	30 e0       	ldi	r19, 0x00	; 0
    6414:	40 e0       	ldi	r20, 0x00	; 0
    6416:	50 e0       	ldi	r21, 0x00	; 0
    6418:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    641c:	11 0f       	add	r17, r17
    641e:	e1 2f       	mov	r30, r17
    6420:	ee 0f       	add	r30, r30
    6422:	ee 0f       	add	r30, r30
    6424:	e1 0f       	add	r30, r17
    6426:	0f 2e       	mov	r0, r31
    6428:	f5 ed       	ldi	r31, 0xD5	; 213
    642a:	cf 2e       	mov	r12, r31
    642c:	f1 e2       	ldi	r31, 0x21	; 33
    642e:	df 2e       	mov	r13, r31
    6430:	f0 2d       	mov	r31, r0
    6432:	7b 01       	movw	r14, r22
    6434:	8c 01       	movw	r16, r24
    6436:	6e 2f       	mov	r22, r30
    6438:	8c e3       	ldi	r24, 0x3C	; 60
    643a:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <task_twi2_lcd_print_format_uint32>
    643e:	3f c0       	rjmp	.+126    	; 0x64be <__stack+0x4bf>

			} else if ((s_lcd_entry_cnt % 8) == 7) {
    6440:	07 97       	sbiw	r24, 0x07	; 7
    6442:	e9 f5       	brne	.+122    	; 0x64be <__stack+0x4bf>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6444:	8f b7       	in	r24, 0x3f	; 63
    6446:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6448:	f8 94       	cli
	return flags;
    644a:	29 81       	ldd	r18, Y+1	; 0x01
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int16_t l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    644c:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_twi1_hygro_T_100>
    6450:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
				int16_t l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    6454:	c0 90 e3 25 	lds	r12, 0x25E3	; 0x8025e3 <g_twi1_hygro_RH_100>
    6458:	d0 90 e4 25 	lds	r13, 0x25E4	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    645c:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				/* Hygro_Temp */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_T_100 / 100,       l_twi1_hygro_T_100 % 100,       "%02d.%02d");
    645e:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    6462:	21 e0       	ldi	r18, 0x01	; 1
    6464:	23 0f       	add	r18, r19
    6466:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7702>
    646a:	0f 2e       	mov	r0, r31
    646c:	f4 e6       	ldi	r31, 0x64	; 100
    646e:	ef 2e       	mov	r14, r31
    6470:	f1 2c       	mov	r15, r1
    6472:	f0 2d       	mov	r31, r0
    6474:	b7 01       	movw	r22, r14
    6476:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    647a:	ab 01       	movw	r20, r22
    647c:	33 0f       	add	r19, r19
    647e:	63 2f       	mov	r22, r19
    6480:	66 0f       	add	r22, r22
    6482:	66 0f       	add	r22, r22
    6484:	63 0f       	add	r22, r19
    6486:	01 ee       	ldi	r16, 0xE1	; 225
    6488:	11 e2       	ldi	r17, 0x21	; 33
    648a:	9c 01       	movw	r18, r24
    648c:	8c e3       	ldi	r24, 0x3C	; 60
    648e:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>

				/* Hygro_RH */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_RH_100 / 100,      l_twi1_hygro_RH_100 % 100,      "%02d.%02d");
    6492:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7702>
    6496:	81 e0       	ldi	r24, 0x01	; 1
    6498:	83 0f       	add	r24, r19
    649a:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7702>
    649e:	c6 01       	movw	r24, r12
    64a0:	b7 01       	movw	r22, r14
    64a2:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    64a6:	ab 01       	movw	r20, r22
    64a8:	fc 01       	movw	r30, r24
    64aa:	33 0f       	add	r19, r19
    64ac:	93 2f       	mov	r25, r19
    64ae:	99 0f       	add	r25, r25
    64b0:	99 0f       	add	r25, r25
    64b2:	63 2f       	mov	r22, r19
    64b4:	69 0f       	add	r22, r25
    64b6:	9f 01       	movw	r18, r30
    64b8:	8c e3       	ldi	r24, 0x3C	; 60
    64ba:	0e 94 2f 1f 	call	0x3e5e	; 0x3e5e <task_twi2_lcd_print_format_uint16>
			}

			/* Store last time */
			s_lcd_last = now;
    64be:	40 92 0e 23 	sts	0x230E, r4	; 0x80230e <s_lcd_last.7700>
    64c2:	50 92 0f 23 	sts	0x230F, r5	; 0x80230f <s_lcd_last.7700+0x1>
    64c6:	60 92 10 23 	sts	0x2310, r6	; 0x802310 <s_lcd_last.7700+0x2>
    64ca:	70 92 11 23 	sts	0x2311, r7	; 0x802311 <s_lcd_last.7700+0x3>
    64ce:	1f c0       	rjmp	.+62     	; 0x650e <__stack+0x50f>
		}

	} else if (g_twi2_lcd_version == 0x10) {
    64d0:	80 31       	cpi	r24, 0x10	; 16
    64d2:	e9 f4       	brne	.+58     	; 0x650e <__stack+0x50f>
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		twi2_waitUntilReady();
    64d4:	0e 94 c8 1c 	call	0x3990	; 0x3990 <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
    64d8:	e4 e1       	ldi	r30, 0x14	; 20
    64da:	f0 e2       	ldi	r31, 0x20	; 32
    64dc:	84 e8       	ldi	r24, 0x84	; 132
    64de:	81 83       	std	Z+1, r24	; 0x01
		twi2_m_data[0] = 1;
    64e0:	ab e1       	ldi	r26, 0x1B	; 27
    64e2:	b5 e2       	ldi	r27, 0x25	; 37
    64e4:	81 e0       	ldi	r24, 0x01	; 1
    64e6:	8c 93       	st	X, r24
		twi2_m_data[1] = 128;
    64e8:	80 e8       	ldi	r24, 0x80	; 128
    64ea:	11 96       	adiw	r26, 0x01	; 1
    64ec:	8c 93       	st	X, r24
		twi2_packet.length = 2;
    64ee:	82 e0       	ldi	r24, 0x02	; 2
    64f0:	90 e0       	ldi	r25, 0x00	; 0
    64f2:	80 87       	std	Z+8, r24	; 0x08
    64f4:	91 87       	std	Z+9, r25	; 0x09
    64f6:	40 e0       	ldi	r20, 0x00	; 0
    64f8:	bf 01       	movw	r22, r30
    64fa:	80 e8       	ldi	r24, 0x80	; 128
    64fc:	94 e0       	ldi	r25, 0x04	; 4
    64fe:	0e 94 20 3f 	call	0x7e40	; 0x7e40 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
    6502:	69 e8       	ldi	r22, 0x89	; 137
    6504:	73 e1       	ldi	r23, 0x13	; 19
    6506:	80 e0       	ldi	r24, 0x00	; 0
    6508:	90 e0       	ldi	r25, 0x00	; 0
    650a:	0e 94 bd 1c 	call	0x397a	; 0x397a <__portable_avr_delay_cycles>
	}
}
    650e:	66 96       	adiw	r28, 0x16	; 22
    6510:	cd bf       	out	0x3d, r28	; 61
    6512:	de bf       	out	0x3e, r29	; 62
    6514:	df 91       	pop	r29
    6516:	cf 91       	pop	r28
    6518:	1f 91       	pop	r17
    651a:	0f 91       	pop	r16
    651c:	ff 90       	pop	r15
    651e:	ef 90       	pop	r14
    6520:	df 90       	pop	r13
    6522:	cf 90       	pop	r12
    6524:	bf 90       	pop	r11
    6526:	af 90       	pop	r10
    6528:	9f 90       	pop	r9
    652a:	8f 90       	pop	r8
    652c:	7f 90       	pop	r7
    652e:	6f 90       	pop	r6
    6530:	5f 90       	pop	r5
    6532:	4f 90       	pop	r4
    6534:	3f 90       	pop	r3
    6536:	2f 90       	pop	r2
    6538:	08 95       	ret

0000653a <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    653a:	08 95       	ret

0000653c <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    653c:	cf 93       	push	r28
    653e:	df 93       	push	r29
    6540:	1f 92       	push	r1
    6542:	cd b7       	in	r28, 0x3d	; 61
    6544:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6546:	2f b7       	in	r18, 0x3f	; 63
    6548:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    654a:	f8 94       	cli
	return flags;
    654c:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    654e:	28 2f       	mov	r18, r24
    6550:	39 2f       	mov	r19, r25
    6552:	21 15       	cp	r18, r1
    6554:	82 e0       	ldi	r24, 0x02	; 2
    6556:	38 07       	cpc	r19, r24
    6558:	29 f4       	brne	.+10     	; 0x6564 <adc_set_callback+0x28>
		adca_callback = callback;
    655a:	60 93 9b 27 	sts	0x279B, r22	; 0x80279b <adca_callback>
    655e:	70 93 9c 27 	sts	0x279C, r23	; 0x80279c <adca_callback+0x1>
    6562:	07 c0       	rjmp	.+14     	; 0x6572 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    6564:	20 34       	cpi	r18, 0x40	; 64
    6566:	32 40       	sbci	r19, 0x02	; 2
    6568:	21 f4       	brne	.+8      	; 0x6572 <adc_set_callback+0x36>
		adcb_callback = callback;
    656a:	60 93 99 27 	sts	0x2799, r22	; 0x802799 <adcb_callback>
    656e:	70 93 9a 27 	sts	0x279A, r23	; 0x80279a <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6572:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    6574:	0f 90       	pop	r0
    6576:	df 91       	pop	r29
    6578:	cf 91       	pop	r28
    657a:	08 95       	ret

0000657c <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    657c:	81 15       	cp	r24, r1
    657e:	22 e0       	ldi	r18, 0x02	; 2
    6580:	92 07       	cpc	r25, r18
    6582:	69 f4       	brne	.+26     	; 0x659e <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    6584:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <adca_enable_count>
    6588:	91 e0       	ldi	r25, 0x01	; 1
    658a:	98 0f       	add	r25, r24
    658c:	90 93 1b 23 	sts	0x231B, r25	; 0x80231b <adca_enable_count>
    6590:	81 11       	cpse	r24, r1
    6592:	14 c0       	rjmp	.+40     	; 0x65bc <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    6594:	62 e0       	ldi	r22, 0x02	; 2
    6596:	81 e0       	ldi	r24, 0x01	; 1
    6598:	0c 94 31 58 	jmp	0xb062	; 0xb062 <sysclk_enable_module>
    659c:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    659e:	80 34       	cpi	r24, 0x40	; 64
    65a0:	92 40       	sbci	r25, 0x02	; 2
    65a2:	61 f4       	brne	.+24     	; 0x65bc <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    65a4:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <adcb_enable_count>
    65a8:	91 e0       	ldi	r25, 0x01	; 1
    65aa:	98 0f       	add	r25, r24
    65ac:	90 93 1a 23 	sts	0x231A, r25	; 0x80231a <adcb_enable_count>
    65b0:	81 11       	cpse	r24, r1
    65b2:	04 c0       	rjmp	.+8      	; 0x65bc <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    65b4:	62 e0       	ldi	r22, 0x02	; 2
    65b6:	82 e0       	ldi	r24, 0x02	; 2
    65b8:	0c 94 31 58 	jmp	0xb062	; 0xb062 <sysclk_enable_module>
    65bc:	08 95       	ret

000065be <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    65be:	81 15       	cp	r24, r1
    65c0:	22 e0       	ldi	r18, 0x02	; 2
    65c2:	92 07       	cpc	r25, r18
    65c4:	61 f4       	brne	.+24     	; 0x65de <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    65c6:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <adca_enable_count>
    65ca:	81 50       	subi	r24, 0x01	; 1
    65cc:	80 93 1b 23 	sts	0x231B, r24	; 0x80231b <adca_enable_count>
    65d0:	81 11       	cpse	r24, r1
    65d2:	13 c0       	rjmp	.+38     	; 0x65fa <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    65d4:	62 e0       	ldi	r22, 0x02	; 2
    65d6:	81 e0       	ldi	r24, 0x01	; 1
    65d8:	0c 94 47 58 	jmp	0xb08e	; 0xb08e <sysclk_disable_module>
    65dc:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    65de:	80 34       	cpi	r24, 0x40	; 64
    65e0:	92 40       	sbci	r25, 0x02	; 2
    65e2:	59 f4       	brne	.+22     	; 0x65fa <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    65e4:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <adcb_enable_count>
    65e8:	81 50       	subi	r24, 0x01	; 1
    65ea:	80 93 1a 23 	sts	0x231A, r24	; 0x80231a <adcb_enable_count>
    65ee:	81 11       	cpse	r24, r1
    65f0:	04 c0       	rjmp	.+8      	; 0x65fa <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    65f2:	62 e0       	ldi	r22, 0x02	; 2
    65f4:	82 e0       	ldi	r24, 0x02	; 2
    65f6:	0c 94 47 58 	jmp	0xb08e	; 0xb08e <sysclk_disable_module>
    65fa:	08 95       	ret

000065fc <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    65fc:	ef 92       	push	r14
    65fe:	ff 92       	push	r15
    6600:	1f 93       	push	r17
    6602:	cf 93       	push	r28
    6604:	df 93       	push	r29
    6606:	1f 92       	push	r1
    6608:	1f 92       	push	r1
    660a:	cd b7       	in	r28, 0x3d	; 61
    660c:	de b7       	in	r29, 0x3e	; 62
    660e:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6610:	8f b7       	in	r24, 0x3f	; 63
    6612:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6614:	f8 94       	cli
	return flags;
    6616:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    6618:	c7 01       	movw	r24, r14
    661a:	b0 df       	rcall	.-160    	; 0x657c <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    661c:	f7 01       	movw	r30, r14
    661e:	80 81       	ld	r24, Z
    6620:	81 60       	ori	r24, 0x01	; 1
    6622:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6624:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    6626:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    662a:	8f 3f       	cpi	r24, 0xFF	; 255
    662c:	09 f4       	brne	.+2      	; 0x6630 <adc_enable+0x34>
    662e:	ff cf       	rjmp	.-2      	; 0x662e <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6630:	8f b7       	in	r24, 0x3f	; 63
    6632:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    6634:	f8 94       	cli
	return flags;
    6636:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    6638:	ed ea       	ldi	r30, 0xAD	; 173
    663a:	f7 e2       	ldi	r31, 0x27	; 39
    663c:	81 81       	ldd	r24, Z+1	; 0x01
    663e:	8f 5f       	subi	r24, 0xFF	; 255
    6640:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6642:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    6644:	0f 90       	pop	r0
    6646:	0f 90       	pop	r0
    6648:	df 91       	pop	r29
    664a:	cf 91       	pop	r28
    664c:	1f 91       	pop	r17
    664e:	ff 90       	pop	r15
    6650:	ef 90       	pop	r14
    6652:	08 95       	ret

00006654 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    6654:	1f 93       	push	r17
    6656:	cf 93       	push	r28
    6658:	df 93       	push	r29
    665a:	1f 92       	push	r1
    665c:	1f 92       	push	r1
    665e:	cd b7       	in	r28, 0x3d	; 61
    6660:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6662:	2f b7       	in	r18, 0x3f	; 63
    6664:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    6666:	f8 94       	cli
	return flags;
    6668:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    666a:	fc 01       	movw	r30, r24
    666c:	20 81       	ld	r18, Z
    666e:	2e 7f       	andi	r18, 0xFE	; 254
	adc_disable_clock(adc);
    6670:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6672:	a5 df       	rcall	.-182    	; 0x65be <adc_disable_clock>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    6674:	1f bf       	out	0x3f, r17	; 63
    6676:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    667a:	81 11       	cpse	r24, r1
    667c:	01 c0       	rjmp	.+2      	; 0x6680 <adc_disable+0x2c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    667e:	ff cf       	rjmp	.-2      	; 0x667e <adc_disable+0x2a>
    6680:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    6682:	8a 83       	std	Y+2, r24	; 0x02
	return flags;
    6684:	f8 94       	cli
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    6686:	9a 81       	ldd	r25, Y+2	; 0x02
    6688:	ed ea       	ldi	r30, 0xAD	; 173
    668a:	f7 e2       	ldi	r31, 0x27	; 39
    668c:	81 81       	ldd	r24, Z+1	; 0x01
    668e:	81 50       	subi	r24, 0x01	; 1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6690:	81 83       	std	Z+1, r24	; 0x01
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    6692:	9f bf       	out	0x3f, r25	; 63
    6694:	0f 90       	pop	r0
    6696:	0f 90       	pop	r0
    6698:	df 91       	pop	r29
    669a:	cf 91       	pop	r28
    669c:	1f 91       	pop	r17
    669e:	08 95       	ret

000066a0 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    66a0:	1f 92       	push	r1
    66a2:	0f 92       	push	r0
    66a4:	0f b6       	in	r0, 0x3f	; 63
    66a6:	0f 92       	push	r0
    66a8:	11 24       	eor	r1, r1
    66aa:	0b b6       	in	r0, 0x3b	; 59
    66ac:	0f 92       	push	r0
    66ae:	2f 93       	push	r18
    66b0:	3f 93       	push	r19
    66b2:	4f 93       	push	r20
    66b4:	5f 93       	push	r21
    66b6:	6f 93       	push	r22
    66b8:	7f 93       	push	r23
    66ba:	8f 93       	push	r24
    66bc:	9f 93       	push	r25
    66be:	af 93       	push	r26
    66c0:	bf 93       	push	r27
    66c2:	ef 93       	push	r30
    66c4:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    66c6:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    66ca:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    66ce:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    66d2:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    66d6:	61 e0       	ldi	r22, 0x01	; 1
    66d8:	80 e0       	ldi	r24, 0x00	; 0
    66da:	92 e0       	ldi	r25, 0x02	; 2
    66dc:	19 95       	eicall
}
    66de:	ff 91       	pop	r31
    66e0:	ef 91       	pop	r30
    66e2:	bf 91       	pop	r27
    66e4:	af 91       	pop	r26
    66e6:	9f 91       	pop	r25
    66e8:	8f 91       	pop	r24
    66ea:	7f 91       	pop	r23
    66ec:	6f 91       	pop	r22
    66ee:	5f 91       	pop	r21
    66f0:	4f 91       	pop	r20
    66f2:	3f 91       	pop	r19
    66f4:	2f 91       	pop	r18
    66f6:	0f 90       	pop	r0
    66f8:	0b be       	out	0x3b, r0	; 59
    66fa:	0f 90       	pop	r0
    66fc:	0f be       	out	0x3f, r0	; 63
    66fe:	0f 90       	pop	r0
    6700:	1f 90       	pop	r1
    6702:	18 95       	reti

00006704 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    6704:	1f 92       	push	r1
    6706:	0f 92       	push	r0
    6708:	0f b6       	in	r0, 0x3f	; 63
    670a:	0f 92       	push	r0
    670c:	11 24       	eor	r1, r1
    670e:	0b b6       	in	r0, 0x3b	; 59
    6710:	0f 92       	push	r0
    6712:	2f 93       	push	r18
    6714:	3f 93       	push	r19
    6716:	4f 93       	push	r20
    6718:	5f 93       	push	r21
    671a:	6f 93       	push	r22
    671c:	7f 93       	push	r23
    671e:	8f 93       	push	r24
    6720:	9f 93       	push	r25
    6722:	af 93       	push	r26
    6724:	bf 93       	push	r27
    6726:	ef 93       	push	r30
    6728:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    672a:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    672e:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    6732:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6736:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    673a:	62 e0       	ldi	r22, 0x02	; 2
    673c:	80 e0       	ldi	r24, 0x00	; 0
    673e:	92 e0       	ldi	r25, 0x02	; 2
    6740:	19 95       	eicall
}
    6742:	ff 91       	pop	r31
    6744:	ef 91       	pop	r30
    6746:	bf 91       	pop	r27
    6748:	af 91       	pop	r26
    674a:	9f 91       	pop	r25
    674c:	8f 91       	pop	r24
    674e:	7f 91       	pop	r23
    6750:	6f 91       	pop	r22
    6752:	5f 91       	pop	r21
    6754:	4f 91       	pop	r20
    6756:	3f 91       	pop	r19
    6758:	2f 91       	pop	r18
    675a:	0f 90       	pop	r0
    675c:	0b be       	out	0x3b, r0	; 59
    675e:	0f 90       	pop	r0
    6760:	0f be       	out	0x3f, r0	; 63
    6762:	0f 90       	pop	r0
    6764:	1f 90       	pop	r1
    6766:	18 95       	reti

00006768 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    6768:	1f 92       	push	r1
    676a:	0f 92       	push	r0
    676c:	0f b6       	in	r0, 0x3f	; 63
    676e:	0f 92       	push	r0
    6770:	11 24       	eor	r1, r1
    6772:	0b b6       	in	r0, 0x3b	; 59
    6774:	0f 92       	push	r0
    6776:	2f 93       	push	r18
    6778:	3f 93       	push	r19
    677a:	4f 93       	push	r20
    677c:	5f 93       	push	r21
    677e:	6f 93       	push	r22
    6780:	7f 93       	push	r23
    6782:	8f 93       	push	r24
    6784:	9f 93       	push	r25
    6786:	af 93       	push	r26
    6788:	bf 93       	push	r27
    678a:	ef 93       	push	r30
    678c:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    678e:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    6792:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    6796:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    679a:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    679e:	64 e0       	ldi	r22, 0x04	; 4
    67a0:	80 e0       	ldi	r24, 0x00	; 0
    67a2:	92 e0       	ldi	r25, 0x02	; 2
    67a4:	19 95       	eicall
}
    67a6:	ff 91       	pop	r31
    67a8:	ef 91       	pop	r30
    67aa:	bf 91       	pop	r27
    67ac:	af 91       	pop	r26
    67ae:	9f 91       	pop	r25
    67b0:	8f 91       	pop	r24
    67b2:	7f 91       	pop	r23
    67b4:	6f 91       	pop	r22
    67b6:	5f 91       	pop	r21
    67b8:	4f 91       	pop	r20
    67ba:	3f 91       	pop	r19
    67bc:	2f 91       	pop	r18
    67be:	0f 90       	pop	r0
    67c0:	0b be       	out	0x3b, r0	; 59
    67c2:	0f 90       	pop	r0
    67c4:	0f be       	out	0x3f, r0	; 63
    67c6:	0f 90       	pop	r0
    67c8:	1f 90       	pop	r1
    67ca:	18 95       	reti

000067cc <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    67cc:	1f 92       	push	r1
    67ce:	0f 92       	push	r0
    67d0:	0f b6       	in	r0, 0x3f	; 63
    67d2:	0f 92       	push	r0
    67d4:	11 24       	eor	r1, r1
    67d6:	0b b6       	in	r0, 0x3b	; 59
    67d8:	0f 92       	push	r0
    67da:	2f 93       	push	r18
    67dc:	3f 93       	push	r19
    67de:	4f 93       	push	r20
    67e0:	5f 93       	push	r21
    67e2:	6f 93       	push	r22
    67e4:	7f 93       	push	r23
    67e6:	8f 93       	push	r24
    67e8:	9f 93       	push	r25
    67ea:	af 93       	push	r26
    67ec:	bf 93       	push	r27
    67ee:	ef 93       	push	r30
    67f0:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    67f2:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    67f6:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    67fa:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    67fe:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6802:	68 e0       	ldi	r22, 0x08	; 8
    6804:	80 e0       	ldi	r24, 0x00	; 0
    6806:	92 e0       	ldi	r25, 0x02	; 2
    6808:	19 95       	eicall
}
    680a:	ff 91       	pop	r31
    680c:	ef 91       	pop	r30
    680e:	bf 91       	pop	r27
    6810:	af 91       	pop	r26
    6812:	9f 91       	pop	r25
    6814:	8f 91       	pop	r24
    6816:	7f 91       	pop	r23
    6818:	6f 91       	pop	r22
    681a:	5f 91       	pop	r21
    681c:	4f 91       	pop	r20
    681e:	3f 91       	pop	r19
    6820:	2f 91       	pop	r18
    6822:	0f 90       	pop	r0
    6824:	0b be       	out	0x3b, r0	; 59
    6826:	0f 90       	pop	r0
    6828:	0f be       	out	0x3f, r0	; 63
    682a:	0f 90       	pop	r0
    682c:	1f 90       	pop	r1
    682e:	18 95       	reti

00006830 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    6830:	1f 92       	push	r1
    6832:	0f 92       	push	r0
    6834:	0f b6       	in	r0, 0x3f	; 63
    6836:	0f 92       	push	r0
    6838:	11 24       	eor	r1, r1
    683a:	0b b6       	in	r0, 0x3b	; 59
    683c:	0f 92       	push	r0
    683e:	2f 93       	push	r18
    6840:	3f 93       	push	r19
    6842:	4f 93       	push	r20
    6844:	5f 93       	push	r21
    6846:	6f 93       	push	r22
    6848:	7f 93       	push	r23
    684a:	8f 93       	push	r24
    684c:	9f 93       	push	r25
    684e:	af 93       	push	r26
    6850:	bf 93       	push	r27
    6852:	ef 93       	push	r30
    6854:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    6856:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    685a:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    685e:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6862:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6866:	61 e0       	ldi	r22, 0x01	; 1
    6868:	80 e4       	ldi	r24, 0x40	; 64
    686a:	92 e0       	ldi	r25, 0x02	; 2
    686c:	19 95       	eicall
}
    686e:	ff 91       	pop	r31
    6870:	ef 91       	pop	r30
    6872:	bf 91       	pop	r27
    6874:	af 91       	pop	r26
    6876:	9f 91       	pop	r25
    6878:	8f 91       	pop	r24
    687a:	7f 91       	pop	r23
    687c:	6f 91       	pop	r22
    687e:	5f 91       	pop	r21
    6880:	4f 91       	pop	r20
    6882:	3f 91       	pop	r19
    6884:	2f 91       	pop	r18
    6886:	0f 90       	pop	r0
    6888:	0b be       	out	0x3b, r0	; 59
    688a:	0f 90       	pop	r0
    688c:	0f be       	out	0x3f, r0	; 63
    688e:	0f 90       	pop	r0
    6890:	1f 90       	pop	r1
    6892:	18 95       	reti

00006894 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    6894:	1f 92       	push	r1
    6896:	0f 92       	push	r0
    6898:	0f b6       	in	r0, 0x3f	; 63
    689a:	0f 92       	push	r0
    689c:	11 24       	eor	r1, r1
    689e:	0b b6       	in	r0, 0x3b	; 59
    68a0:	0f 92       	push	r0
    68a2:	2f 93       	push	r18
    68a4:	3f 93       	push	r19
    68a6:	4f 93       	push	r20
    68a8:	5f 93       	push	r21
    68aa:	6f 93       	push	r22
    68ac:	7f 93       	push	r23
    68ae:	8f 93       	push	r24
    68b0:	9f 93       	push	r25
    68b2:	af 93       	push	r26
    68b4:	bf 93       	push	r27
    68b6:	ef 93       	push	r30
    68b8:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    68ba:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    68be:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    68c2:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    68c6:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    68ca:	62 e0       	ldi	r22, 0x02	; 2
    68cc:	80 e4       	ldi	r24, 0x40	; 64
    68ce:	92 e0       	ldi	r25, 0x02	; 2
    68d0:	19 95       	eicall
}
    68d2:	ff 91       	pop	r31
    68d4:	ef 91       	pop	r30
    68d6:	bf 91       	pop	r27
    68d8:	af 91       	pop	r26
    68da:	9f 91       	pop	r25
    68dc:	8f 91       	pop	r24
    68de:	7f 91       	pop	r23
    68e0:	6f 91       	pop	r22
    68e2:	5f 91       	pop	r21
    68e4:	4f 91       	pop	r20
    68e6:	3f 91       	pop	r19
    68e8:	2f 91       	pop	r18
    68ea:	0f 90       	pop	r0
    68ec:	0b be       	out	0x3b, r0	; 59
    68ee:	0f 90       	pop	r0
    68f0:	0f be       	out	0x3f, r0	; 63
    68f2:	0f 90       	pop	r0
    68f4:	1f 90       	pop	r1
    68f6:	18 95       	reti

000068f8 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    68f8:	1f 92       	push	r1
    68fa:	0f 92       	push	r0
    68fc:	0f b6       	in	r0, 0x3f	; 63
    68fe:	0f 92       	push	r0
    6900:	11 24       	eor	r1, r1
    6902:	0b b6       	in	r0, 0x3b	; 59
    6904:	0f 92       	push	r0
    6906:	2f 93       	push	r18
    6908:	3f 93       	push	r19
    690a:	4f 93       	push	r20
    690c:	5f 93       	push	r21
    690e:	6f 93       	push	r22
    6910:	7f 93       	push	r23
    6912:	8f 93       	push	r24
    6914:	9f 93       	push	r25
    6916:	af 93       	push	r26
    6918:	bf 93       	push	r27
    691a:	ef 93       	push	r30
    691c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    691e:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    6922:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    6926:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    692a:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    692e:	64 e0       	ldi	r22, 0x04	; 4
    6930:	80 e4       	ldi	r24, 0x40	; 64
    6932:	92 e0       	ldi	r25, 0x02	; 2
    6934:	19 95       	eicall
}
    6936:	ff 91       	pop	r31
    6938:	ef 91       	pop	r30
    693a:	bf 91       	pop	r27
    693c:	af 91       	pop	r26
    693e:	9f 91       	pop	r25
    6940:	8f 91       	pop	r24
    6942:	7f 91       	pop	r23
    6944:	6f 91       	pop	r22
    6946:	5f 91       	pop	r21
    6948:	4f 91       	pop	r20
    694a:	3f 91       	pop	r19
    694c:	2f 91       	pop	r18
    694e:	0f 90       	pop	r0
    6950:	0b be       	out	0x3b, r0	; 59
    6952:	0f 90       	pop	r0
    6954:	0f be       	out	0x3f, r0	; 63
    6956:	0f 90       	pop	r0
    6958:	1f 90       	pop	r1
    695a:	18 95       	reti

0000695c <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    695c:	1f 92       	push	r1
    695e:	0f 92       	push	r0
    6960:	0f b6       	in	r0, 0x3f	; 63
    6962:	0f 92       	push	r0
    6964:	11 24       	eor	r1, r1
    6966:	0b b6       	in	r0, 0x3b	; 59
    6968:	0f 92       	push	r0
    696a:	2f 93       	push	r18
    696c:	3f 93       	push	r19
    696e:	4f 93       	push	r20
    6970:	5f 93       	push	r21
    6972:	6f 93       	push	r22
    6974:	7f 93       	push	r23
    6976:	8f 93       	push	r24
    6978:	9f 93       	push	r25
    697a:	af 93       	push	r26
    697c:	bf 93       	push	r27
    697e:	ef 93       	push	r30
    6980:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    6982:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    6986:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    698a:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    698e:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6992:	68 e0       	ldi	r22, 0x08	; 8
    6994:	80 e4       	ldi	r24, 0x40	; 64
    6996:	92 e0       	ldi	r25, 0x02	; 2
    6998:	19 95       	eicall
}
    699a:	ff 91       	pop	r31
    699c:	ef 91       	pop	r30
    699e:	bf 91       	pop	r27
    69a0:	af 91       	pop	r26
    69a2:	9f 91       	pop	r25
    69a4:	8f 91       	pop	r24
    69a6:	7f 91       	pop	r23
    69a8:	6f 91       	pop	r22
    69aa:	5f 91       	pop	r21
    69ac:	4f 91       	pop	r20
    69ae:	3f 91       	pop	r19
    69b0:	2f 91       	pop	r18
    69b2:	0f 90       	pop	r0
    69b4:	0b be       	out	0x3b, r0	; 59
    69b6:	0f 90       	pop	r0
    69b8:	0f be       	out	0x3f, r0	; 63
    69ba:	0f 90       	pop	r0
    69bc:	1f 90       	pop	r1
    69be:	18 95       	reti

000069c0 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    69c0:	bf 92       	push	r11
    69c2:	cf 92       	push	r12
    69c4:	df 92       	push	r13
    69c6:	ef 92       	push	r14
    69c8:	ff 92       	push	r15
    69ca:	0f 93       	push	r16
    69cc:	1f 93       	push	r17
    69ce:	cf 93       	push	r28
    69d0:	df 93       	push	r29
    69d2:	1f 92       	push	r1
    69d4:	cd b7       	in	r28, 0x3d	; 61
    69d6:	de b7       	in	r29, 0x3e	; 62
    69d8:	8c 01       	movw	r16, r24
    69da:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    69dc:	81 15       	cp	r24, r1
    69de:	22 e0       	ldi	r18, 0x02	; 2
    69e0:	92 07       	cpc	r25, r18
    69e2:	81 f4       	brne	.+32     	; 0x6a04 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    69e4:	61 e2       	ldi	r22, 0x21	; 33
    69e6:	70 e0       	ldi	r23, 0x00	; 0
    69e8:	82 e0       	ldi	r24, 0x02	; 2
    69ea:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    69ee:	c8 2e       	mov	r12, r24
    69f0:	d1 2c       	mov	r13, r1
    69f2:	60 e2       	ldi	r22, 0x20	; 32
    69f4:	70 e0       	ldi	r23, 0x00	; 0
    69f6:	82 e0       	ldi	r24, 0x02	; 2
    69f8:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    69fc:	dc 2c       	mov	r13, r12
    69fe:	cc 24       	eor	r12, r12
    6a00:	c8 2a       	or	r12, r24
    6a02:	12 c0       	rjmp	.+36     	; 0x6a28 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    6a04:	80 34       	cpi	r24, 0x40	; 64
    6a06:	92 40       	sbci	r25, 0x02	; 2
    6a08:	d1 f5       	brne	.+116    	; 0x6a7e <adc_write_configuration+0xbe>
    6a0a:	65 e2       	ldi	r22, 0x25	; 37
    6a0c:	70 e0       	ldi	r23, 0x00	; 0
    6a0e:	82 e0       	ldi	r24, 0x02	; 2
    6a10:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    6a14:	c8 2e       	mov	r12, r24
    6a16:	d1 2c       	mov	r13, r1
    6a18:	64 e2       	ldi	r22, 0x24	; 36
    6a1a:	70 e0       	ldi	r23, 0x00	; 0
    6a1c:	82 e0       	ldi	r24, 0x02	; 2
    6a1e:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    6a22:	dc 2c       	mov	r13, r12
    6a24:	cc 24       	eor	r12, r12
    6a26:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6a28:	8f b7       	in	r24, 0x3f	; 63
    6a2a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6a2c:	f8 94       	cli
	return flags;
    6a2e:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    6a30:	c8 01       	movw	r24, r16
    6a32:	a4 dd       	rcall	.-1208   	; 0x657c <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    6a34:	f8 01       	movw	r30, r16
    6a36:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    6a38:	92 e0       	ldi	r25, 0x02	; 2
    6a3a:	90 83       	st	Z, r25
	adc->CAL = cal;
    6a3c:	c4 86       	std	Z+12, r12	; 0x0c
    6a3e:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    6a40:	f7 01       	movw	r30, r14
    6a42:	25 81       	ldd	r18, Z+5	; 0x05
    6a44:	36 81       	ldd	r19, Z+6	; 0x06
    6a46:	f8 01       	movw	r30, r16
    6a48:	20 8f       	std	Z+24, r18	; 0x18
    6a4a:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    6a4c:	f7 01       	movw	r30, r14
    6a4e:	92 81       	ldd	r25, Z+2	; 0x02
    6a50:	f8 01       	movw	r30, r16
    6a52:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    6a54:	f7 01       	movw	r30, r14
    6a56:	94 81       	ldd	r25, Z+4	; 0x04
    6a58:	f8 01       	movw	r30, r16
    6a5a:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    6a5c:	f7 01       	movw	r30, r14
    6a5e:	93 81       	ldd	r25, Z+3	; 0x03
    6a60:	f8 01       	movw	r30, r16
    6a62:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    6a64:	f7 01       	movw	r30, r14
    6a66:	91 81       	ldd	r25, Z+1	; 0x01
    6a68:	f8 01       	movw	r30, r16
    6a6a:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    6a6c:	81 70       	andi	r24, 0x01	; 1
    6a6e:	f7 01       	movw	r30, r14
    6a70:	90 81       	ld	r25, Z
    6a72:	89 2b       	or	r24, r25
    6a74:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    6a76:	80 83       	st	Z, r24
    6a78:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6a7a:	a1 dd       	rcall	.-1214   	; 0x65be <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6a7c:	bf be       	out	0x3f, r11	; 63
    6a7e:	0f 90       	pop	r0
    6a80:	df 91       	pop	r29
    6a82:	cf 91       	pop	r28
    6a84:	1f 91       	pop	r17
    6a86:	0f 91       	pop	r16
    6a88:	ff 90       	pop	r15
    6a8a:	ef 90       	pop	r14
    6a8c:	df 90       	pop	r13
    6a8e:	cf 90       	pop	r12
    6a90:	bf 90       	pop	r11
    6a92:	08 95       	ret

00006a94 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    6a94:	df 92       	push	r13
    6a96:	ef 92       	push	r14
    6a98:	ff 92       	push	r15
    6a9a:	0f 93       	push	r16
    6a9c:	1f 93       	push	r17
    6a9e:	cf 93       	push	r28
    6aa0:	df 93       	push	r29
    6aa2:	1f 92       	push	r1
    6aa4:	cd b7       	in	r28, 0x3d	; 61
    6aa6:	de b7       	in	r29, 0x3e	; 62
    6aa8:	8c 01       	movw	r16, r24
    6aaa:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6aac:	8f b7       	in	r24, 0x3f	; 63
    6aae:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6ab0:	f8 94       	cli
	return flags;
    6ab2:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    6ab4:	c8 01       	movw	r24, r16
    6ab6:	62 dd       	rcall	.-1340   	; 0x657c <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    6ab8:	f8 01       	movw	r30, r16
    6aba:	80 81       	ld	r24, Z
    6abc:	80 7c       	andi	r24, 0xC0	; 192
    6abe:	f7 01       	movw	r30, r14
    6ac0:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    6ac2:	f8 01       	movw	r30, r16
    6ac4:	80 8d       	ldd	r24, Z+24	; 0x18
    6ac6:	91 8d       	ldd	r25, Z+25	; 0x19
    6ac8:	f7 01       	movw	r30, r14
    6aca:	85 83       	std	Z+5, r24	; 0x05
    6acc:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    6ace:	f8 01       	movw	r30, r16
    6ad0:	82 81       	ldd	r24, Z+2	; 0x02
    6ad2:	f7 01       	movw	r30, r14
    6ad4:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    6ad6:	f8 01       	movw	r30, r16
    6ad8:	84 81       	ldd	r24, Z+4	; 0x04
    6ada:	f7 01       	movw	r30, r14
    6adc:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    6ade:	f8 01       	movw	r30, r16
    6ae0:	83 81       	ldd	r24, Z+3	; 0x03
    6ae2:	f7 01       	movw	r30, r14
    6ae4:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    6ae6:	f8 01       	movw	r30, r16
    6ae8:	81 81       	ldd	r24, Z+1	; 0x01
    6aea:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    6aec:	81 83       	std	Z+1, r24	; 0x01
    6aee:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6af0:	66 dd       	rcall	.-1332   	; 0x65be <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6af2:	df be       	out	0x3f, r13	; 63
    6af4:	0f 90       	pop	r0
    6af6:	df 91       	pop	r29
    6af8:	cf 91       	pop	r28
    6afa:	1f 91       	pop	r17
    6afc:	0f 91       	pop	r16
    6afe:	ff 90       	pop	r15
    6b00:	ef 90       	pop	r14
    6b02:	df 90       	pop	r13
    6b04:	08 95       	ret

00006b06 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    6b06:	af 92       	push	r10
    6b08:	bf 92       	push	r11
    6b0a:	cf 92       	push	r12
    6b0c:	df 92       	push	r13
    6b0e:	ef 92       	push	r14
    6b10:	ff 92       	push	r15
    6b12:	0f 93       	push	r16
    6b14:	1f 93       	push	r17
    6b16:	cf 93       	push	r28
    6b18:	df 93       	push	r29
    6b1a:	1f 92       	push	r1
    6b1c:	cd b7       	in	r28, 0x3d	; 61
    6b1e:	de b7       	in	r29, 0x3e	; 62
    6b20:	6c 01       	movw	r12, r24
    6b22:	b6 2e       	mov	r11, r22
    6b24:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6b26:	86 2f       	mov	r24, r22
    6b28:	83 70       	andi	r24, 0x03	; 3
    6b2a:	29 f4       	brne	.+10     	; 0x6b36 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    6b2c:	96 2f       	mov	r25, r22
    6b2e:	96 95       	lsr	r25
    6b30:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    6b32:	82 e0       	ldi	r24, 0x02	; 2
    6b34:	02 c0       	rjmp	.+4      	; 0x6b3a <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6b36:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    6b38:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    6b3a:	90 ff       	sbrs	r25, 0
		index++;
    6b3c:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    6b3e:	86 01       	movw	r16, r12
    6b40:	00 5e       	subi	r16, 0xE0	; 224
    6b42:	1f 4f       	sbci	r17, 0xFF	; 255
    6b44:	98 e0       	ldi	r25, 0x08	; 8
    6b46:	89 9f       	mul	r24, r25
    6b48:	00 0d       	add	r16, r0
    6b4a:	11 1d       	adc	r17, r1
    6b4c:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6b4e:	8f b7       	in	r24, 0x3f	; 63
    6b50:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6b52:	f8 94       	cli
	return flags;
    6b54:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    6b56:	c6 01       	movw	r24, r12
    6b58:	11 dd       	rcall	.-1502   	; 0x657c <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    6b5a:	f7 01       	movw	r30, r14
    6b5c:	80 81       	ld	r24, Z
    6b5e:	f8 01       	movw	r30, r16
    6b60:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    6b62:	f7 01       	movw	r30, r14
    6b64:	82 81       	ldd	r24, Z+2	; 0x02
    6b66:	f8 01       	movw	r30, r16
    6b68:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    6b6a:	f7 01       	movw	r30, r14
    6b6c:	81 81       	ldd	r24, Z+1	; 0x01
    6b6e:	f8 01       	movw	r30, r16
    6b70:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    6b72:	b0 fe       	sbrs	r11, 0
    6b74:	04 c0       	rjmp	.+8      	; 0x6b7e <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    6b76:	f7 01       	movw	r30, r14
    6b78:	83 81       	ldd	r24, Z+3	; 0x03
    6b7a:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    6b7c:	86 83       	std	Z+6, r24	; 0x06
    6b7e:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6b80:	1e dd       	rcall	.-1476   	; 0x65be <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6b82:	af be       	out	0x3f, r10	; 63
    6b84:	0f 90       	pop	r0
    6b86:	df 91       	pop	r29
    6b88:	cf 91       	pop	r28
    6b8a:	1f 91       	pop	r17
    6b8c:	0f 91       	pop	r16
    6b8e:	ff 90       	pop	r15
    6b90:	ef 90       	pop	r14
    6b92:	df 90       	pop	r13
    6b94:	cf 90       	pop	r12
    6b96:	bf 90       	pop	r11
    6b98:	af 90       	pop	r10
    6b9a:	08 95       	ret

00006b9c <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    6b9c:	af 92       	push	r10
    6b9e:	bf 92       	push	r11
    6ba0:	cf 92       	push	r12
    6ba2:	df 92       	push	r13
    6ba4:	ef 92       	push	r14
    6ba6:	ff 92       	push	r15
    6ba8:	0f 93       	push	r16
    6baa:	1f 93       	push	r17
    6bac:	cf 93       	push	r28
    6bae:	df 93       	push	r29
    6bb0:	1f 92       	push	r1
    6bb2:	cd b7       	in	r28, 0x3d	; 61
    6bb4:	de b7       	in	r29, 0x3e	; 62
    6bb6:	6c 01       	movw	r12, r24
    6bb8:	b6 2e       	mov	r11, r22
    6bba:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6bbc:	86 2f       	mov	r24, r22
    6bbe:	83 70       	andi	r24, 0x03	; 3
    6bc0:	29 f4       	brne	.+10     	; 0x6bcc <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    6bc2:	96 2f       	mov	r25, r22
    6bc4:	96 95       	lsr	r25
    6bc6:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    6bc8:	82 e0       	ldi	r24, 0x02	; 2
    6bca:	02 c0       	rjmp	.+4      	; 0x6bd0 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6bcc:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    6bce:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    6bd0:	90 ff       	sbrs	r25, 0
		index++;
    6bd2:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    6bd4:	86 01       	movw	r16, r12
    6bd6:	00 5e       	subi	r16, 0xE0	; 224
    6bd8:	1f 4f       	sbci	r17, 0xFF	; 255
    6bda:	98 e0       	ldi	r25, 0x08	; 8
    6bdc:	89 9f       	mul	r24, r25
    6bde:	00 0d       	add	r16, r0
    6be0:	11 1d       	adc	r17, r1
    6be2:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6be4:	8f b7       	in	r24, 0x3f	; 63
    6be6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6be8:	f8 94       	cli
	return flags;
    6bea:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    6bec:	c6 01       	movw	r24, r12
    6bee:	c6 dc       	rcall	.-1652   	; 0x657c <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    6bf0:	f8 01       	movw	r30, r16
    6bf2:	80 81       	ld	r24, Z
    6bf4:	f7 01       	movw	r30, r14
    6bf6:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    6bf8:	f8 01       	movw	r30, r16
    6bfa:	82 81       	ldd	r24, Z+2	; 0x02
    6bfc:	f7 01       	movw	r30, r14
    6bfe:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    6c00:	f8 01       	movw	r30, r16
    6c02:	81 81       	ldd	r24, Z+1	; 0x01
    6c04:	f7 01       	movw	r30, r14
    6c06:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    6c08:	b0 fe       	sbrs	r11, 0
    6c0a:	04 c0       	rjmp	.+8      	; 0x6c14 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    6c0c:	f8 01       	movw	r30, r16
    6c0e:	86 81       	ldd	r24, Z+6	; 0x06
    6c10:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    6c12:	83 83       	std	Z+3, r24	; 0x03
    6c14:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6c16:	d3 dc       	rcall	.-1626   	; 0x65be <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6c18:	af be       	out	0x3f, r10	; 63
    6c1a:	0f 90       	pop	r0
    6c1c:	df 91       	pop	r29
    6c1e:	cf 91       	pop	r28
    6c20:	1f 91       	pop	r17
    6c22:	0f 91       	pop	r16
    6c24:	ff 90       	pop	r15
    6c26:	ef 90       	pop	r14
    6c28:	df 90       	pop	r13
    6c2a:	cf 90       	pop	r12
    6c2c:	bf 90       	pop	r11
    6c2e:	af 90       	pop	r10
    6c30:	08 95       	ret

00006c32 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    6c32:	80 32       	cpi	r24, 0x20	; 32
    6c34:	93 40       	sbci	r25, 0x03	; 3
    6c36:	61 f4       	brne	.+24     	; 0x6c50 <dac_enable_clock+0x1e>
    6c38:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <dacb_enable_count>
    6c3c:	91 e0       	ldi	r25, 0x01	; 1
    6c3e:	98 0f       	add	r25, r24
    6c40:	90 93 1c 23 	sts	0x231C, r25	; 0x80231c <dacb_enable_count>
    6c44:	81 11       	cpse	r24, r1
    6c46:	04 c0       	rjmp	.+8      	; 0x6c50 <dac_enable_clock+0x1e>
    6c48:	64 e0       	ldi	r22, 0x04	; 4
    6c4a:	82 e0       	ldi	r24, 0x02	; 2
    6c4c:	0c 94 31 58 	jmp	0xb062	; 0xb062 <sysclk_enable_module>
    6c50:	08 95       	ret

00006c52 <dac_disable_clock>:
    6c52:	80 32       	cpi	r24, 0x20	; 32
    6c54:	93 40       	sbci	r25, 0x03	; 3
    6c56:	59 f4       	brne	.+22     	; 0x6c6e <dac_disable_clock+0x1c>
    6c58:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <dacb_enable_count>
    6c5c:	81 50       	subi	r24, 0x01	; 1
    6c5e:	80 93 1c 23 	sts	0x231C, r24	; 0x80231c <dacb_enable_count>
    6c62:	81 11       	cpse	r24, r1
    6c64:	04 c0       	rjmp	.+8      	; 0x6c6e <dac_disable_clock+0x1c>
    6c66:	64 e0       	ldi	r22, 0x04	; 4
    6c68:	82 e0       	ldi	r24, 0x02	; 2
    6c6a:	0c 94 47 58 	jmp	0xb08e	; 0xb08e <sysclk_disable_module>
    6c6e:	08 95       	ret

00006c70 <dac_enable>:
    6c70:	ef 92       	push	r14
    6c72:	ff 92       	push	r15
    6c74:	1f 93       	push	r17
    6c76:	cf 93       	push	r28
    6c78:	df 93       	push	r29
    6c7a:	1f 92       	push	r1
    6c7c:	1f 92       	push	r1
    6c7e:	cd b7       	in	r28, 0x3d	; 61
    6c80:	de b7       	in	r29, 0x3e	; 62
    6c82:	2f b7       	in	r18, 0x3f	; 63
    6c84:	29 83       	std	Y+1, r18	; 0x01
    6c86:	f8 94       	cli
    6c88:	19 81       	ldd	r17, Y+1	; 0x01
    6c8a:	20 91 ae 27 	lds	r18, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    6c8e:	2f 3f       	cpi	r18, 0xFF	; 255
    6c90:	09 f4       	brne	.+2      	; 0x6c94 <dac_enable+0x24>
    6c92:	ff cf       	rjmp	.-2      	; 0x6c92 <dac_enable+0x22>
    6c94:	7c 01       	movw	r14, r24
    6c96:	8f b7       	in	r24, 0x3f	; 63
    6c98:	8a 83       	std	Y+2, r24	; 0x02
    6c9a:	f8 94       	cli
    6c9c:	9a 81       	ldd	r25, Y+2	; 0x02
    6c9e:	ed ea       	ldi	r30, 0xAD	; 173
    6ca0:	f7 e2       	ldi	r31, 0x27	; 39
    6ca2:	81 81       	ldd	r24, Z+1	; 0x01
    6ca4:	8f 5f       	subi	r24, 0xFF	; 255
    6ca6:	81 83       	std	Z+1, r24	; 0x01
    6ca8:	9f bf       	out	0x3f, r25	; 63
    6caa:	c7 01       	movw	r24, r14
    6cac:	c2 df       	rcall	.-124    	; 0x6c32 <dac_enable_clock>
    6cae:	f7 01       	movw	r30, r14
    6cb0:	80 81       	ld	r24, Z
    6cb2:	81 60       	ori	r24, 0x01	; 1
    6cb4:	80 83       	st	Z, r24
    6cb6:	1f bf       	out	0x3f, r17	; 63
    6cb8:	0f 90       	pop	r0
    6cba:	0f 90       	pop	r0
    6cbc:	df 91       	pop	r29
    6cbe:	cf 91       	pop	r28
    6cc0:	1f 91       	pop	r17
    6cc2:	ff 90       	pop	r15
    6cc4:	ef 90       	pop	r14
    6cc6:	08 95       	ret

00006cc8 <dac_disable>:
    6cc8:	1f 93       	push	r17
    6cca:	cf 93       	push	r28
    6ccc:	df 93       	push	r29
    6cce:	1f 92       	push	r1
    6cd0:	1f 92       	push	r1
    6cd2:	cd b7       	in	r28, 0x3d	; 61
    6cd4:	de b7       	in	r29, 0x3e	; 62
    6cd6:	2f b7       	in	r18, 0x3f	; 63
    6cd8:	29 83       	std	Y+1, r18	; 0x01
    6cda:	f8 94       	cli
    6cdc:	19 81       	ldd	r17, Y+1	; 0x01
    6cde:	fc 01       	movw	r30, r24
    6ce0:	20 81       	ld	r18, Z
    6ce2:	2e 7f       	andi	r18, 0xFE	; 254
    6ce4:	20 83       	st	Z, r18
    6ce6:	b5 df       	rcall	.-150    	; 0x6c52 <dac_disable_clock>
    6ce8:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    6cec:	81 11       	cpse	r24, r1
    6cee:	01 c0       	rjmp	.+2      	; 0x6cf2 <dac_disable+0x2a>
    6cf0:	ff cf       	rjmp	.-2      	; 0x6cf0 <dac_disable+0x28>
    6cf2:	8f b7       	in	r24, 0x3f	; 63
    6cf4:	8a 83       	std	Y+2, r24	; 0x02
    6cf6:	f8 94       	cli
    6cf8:	9a 81       	ldd	r25, Y+2	; 0x02
    6cfa:	ed ea       	ldi	r30, 0xAD	; 173
    6cfc:	f7 e2       	ldi	r31, 0x27	; 39
    6cfe:	81 81       	ldd	r24, Z+1	; 0x01
    6d00:	81 50       	subi	r24, 0x01	; 1
    6d02:	81 83       	std	Z+1, r24	; 0x01
    6d04:	9f bf       	out	0x3f, r25	; 63
    6d06:	1f bf       	out	0x3f, r17	; 63
    6d08:	0f 90       	pop	r0
    6d0a:	0f 90       	pop	r0
    6d0c:	df 91       	pop	r29
    6d0e:	cf 91       	pop	r28
    6d10:	1f 91       	pop	r17
    6d12:	08 95       	ret

00006d14 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    6d14:	9f 92       	push	r9
    6d16:	af 92       	push	r10
    6d18:	bf 92       	push	r11
    6d1a:	cf 92       	push	r12
    6d1c:	df 92       	push	r13
    6d1e:	ef 92       	push	r14
    6d20:	ff 92       	push	r15
    6d22:	0f 93       	push	r16
    6d24:	1f 93       	push	r17
    6d26:	cf 93       	push	r28
    6d28:	df 93       	push	r29
    6d2a:	1f 92       	push	r1
    6d2c:	cd b7       	in	r28, 0x3d	; 61
    6d2e:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    6d30:	80 32       	cpi	r24, 0x20	; 32
    6d32:	23 e0       	ldi	r18, 0x03	; 3
    6d34:	92 07       	cpc	r25, r18
    6d36:	09 f0       	breq	.+2      	; 0x6d3a <dac_write_configuration+0x26>
    6d38:	3c c0       	rjmp	.+120    	; 0x6db2 <dac_write_configuration+0x9e>
    6d3a:	7b 01       	movw	r14, r22
    6d3c:	8c 01       	movw	r16, r24
    6d3e:	63 e3       	ldi	r22, 0x33	; 51
    6d40:	70 e0       	ldi	r23, 0x00	; 0
    6d42:	82 e0       	ldi	r24, 0x02	; 2
    6d44:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    6d48:	98 2e       	mov	r9, r24
    6d4a:	62 e3       	ldi	r22, 0x32	; 50
    6d4c:	70 e0       	ldi	r23, 0x00	; 0
    6d4e:	82 e0       	ldi	r24, 0x02	; 2
    6d50:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    6d54:	a8 2e       	mov	r10, r24
    6d56:	67 e3       	ldi	r22, 0x37	; 55
    6d58:	70 e0       	ldi	r23, 0x00	; 0
    6d5a:	82 e0       	ldi	r24, 0x02	; 2
    6d5c:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    6d60:	b8 2e       	mov	r11, r24
    6d62:	66 e3       	ldi	r22, 0x36	; 54
    6d64:	70 e0       	ldi	r23, 0x00	; 0
    6d66:	82 e0       	ldi	r24, 0x02	; 2
    6d68:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    6d6c:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6d6e:	8f b7       	in	r24, 0x3f	; 63
    6d70:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6d72:	f8 94       	cli
	return flags;
    6d74:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    6d76:	c8 01       	movw	r24, r16
    6d78:	5c df       	rcall	.-328    	; 0x6c32 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    6d7a:	f8 01       	movw	r30, r16
    6d7c:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    6d7e:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    6d80:	f7 01       	movw	r30, r14
    6d82:	91 81       	ldd	r25, Z+1	; 0x01
    6d84:	f8 01       	movw	r30, r16
    6d86:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    6d88:	f7 01       	movw	r30, r14
    6d8a:	92 81       	ldd	r25, Z+2	; 0x02
    6d8c:	f8 01       	movw	r30, r16
    6d8e:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    6d90:	f7 01       	movw	r30, r14
    6d92:	93 81       	ldd	r25, Z+3	; 0x03
    6d94:	f8 01       	movw	r30, r16
    6d96:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    6d98:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    6d9a:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    6d9c:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    6d9e:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    6da0:	81 70       	andi	r24, 0x01	; 1
    6da2:	f7 01       	movw	r30, r14
    6da4:	90 81       	ld	r25, Z
    6da6:	89 2b       	or	r24, r25
    6da8:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    6daa:	80 83       	st	Z, r24
    6dac:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6dae:	51 df       	rcall	.-350    	; 0x6c52 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    6db0:	df be       	out	0x3f, r13	; 63
    6db2:	0f 90       	pop	r0
    6db4:	df 91       	pop	r29
    6db6:	cf 91       	pop	r28
    6db8:	1f 91       	pop	r17
    6dba:	0f 91       	pop	r16
    6dbc:	ff 90       	pop	r15
    6dbe:	ef 90       	pop	r14
    6dc0:	df 90       	pop	r13
    6dc2:	cf 90       	pop	r12
    6dc4:	bf 90       	pop	r11
    6dc6:	af 90       	pop	r10
    6dc8:	9f 90       	pop	r9
    6dca:	08 95       	ret

00006dcc <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    6dcc:	df 92       	push	r13
    6dce:	ef 92       	push	r14
    6dd0:	ff 92       	push	r15
    6dd2:	0f 93       	push	r16
    6dd4:	1f 93       	push	r17
    6dd6:	cf 93       	push	r28
    6dd8:	df 93       	push	r29
    6dda:	1f 92       	push	r1
    6ddc:	cd b7       	in	r28, 0x3d	; 61
    6dde:	de b7       	in	r29, 0x3e	; 62
    6de0:	8c 01       	movw	r16, r24
    6de2:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6de4:	8f b7       	in	r24, 0x3f	; 63
    6de6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6de8:	f8 94       	cli
	return flags;
    6dea:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    6dec:	c8 01       	movw	r24, r16
    6dee:	21 df       	rcall	.-446    	; 0x6c32 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    6df0:	f8 01       	movw	r30, r16
    6df2:	80 81       	ld	r24, Z
    6df4:	8e 7f       	andi	r24, 0xFE	; 254
    6df6:	f7 01       	movw	r30, r14
    6df8:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    6dfa:	f8 01       	movw	r30, r16
    6dfc:	81 81       	ldd	r24, Z+1	; 0x01
    6dfe:	f7 01       	movw	r30, r14
    6e00:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    6e02:	f8 01       	movw	r30, r16
    6e04:	82 81       	ldd	r24, Z+2	; 0x02
    6e06:	f7 01       	movw	r30, r14
    6e08:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    6e0a:	f8 01       	movw	r30, r16
    6e0c:	83 81       	ldd	r24, Z+3	; 0x03
    6e0e:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    6e10:	83 83       	std	Z+3, r24	; 0x03
    6e12:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6e14:	1e df       	rcall	.-452    	; 0x6c52 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    6e16:	df be       	out	0x3f, r13	; 63
    6e18:	0f 90       	pop	r0
    6e1a:	df 91       	pop	r29
    6e1c:	cf 91       	pop	r28
    6e1e:	1f 91       	pop	r17
    6e20:	0f 91       	pop	r16
    6e22:	ff 90       	pop	r15
    6e24:	ef 90       	pop	r14
    6e26:	df 90       	pop	r13
    6e28:	08 95       	ret

00006e2a <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    6e2a:	1f 92       	push	r1
    6e2c:	0f 92       	push	r0
    6e2e:	0f b6       	in	r0, 0x3f	; 63
    6e30:	0f 92       	push	r0
    6e32:	11 24       	eor	r1, r1
    6e34:	0b b6       	in	r0, 0x3b	; 59
    6e36:	0f 92       	push	r0
    6e38:	2f 93       	push	r18
    6e3a:	3f 93       	push	r19
    6e3c:	4f 93       	push	r20
    6e3e:	5f 93       	push	r21
    6e40:	6f 93       	push	r22
    6e42:	7f 93       	push	r23
    6e44:	8f 93       	push	r24
    6e46:	9f 93       	push	r25
    6e48:	af 93       	push	r26
    6e4a:	bf 93       	push	r27
    6e4c:	ef 93       	push	r30
    6e4e:	ff 93       	push	r31
    6e50:	e0 91 63 23 	lds	r30, 0x2363	; 0x802363 <tc_tcc0_ovf_callback>
    6e54:	f0 91 64 23 	lds	r31, 0x2364	; 0x802364 <tc_tcc0_ovf_callback+0x1>
    6e58:	30 97       	sbiw	r30, 0x00	; 0
    6e5a:	09 f0       	breq	.+2      	; 0x6e5e <__vector_14+0x34>
    6e5c:	19 95       	eicall
    6e5e:	ff 91       	pop	r31
    6e60:	ef 91       	pop	r30
    6e62:	bf 91       	pop	r27
    6e64:	af 91       	pop	r26
    6e66:	9f 91       	pop	r25
    6e68:	8f 91       	pop	r24
    6e6a:	7f 91       	pop	r23
    6e6c:	6f 91       	pop	r22
    6e6e:	5f 91       	pop	r21
    6e70:	4f 91       	pop	r20
    6e72:	3f 91       	pop	r19
    6e74:	2f 91       	pop	r18
    6e76:	0f 90       	pop	r0
    6e78:	0b be       	out	0x3b, r0	; 59
    6e7a:	0f 90       	pop	r0
    6e7c:	0f be       	out	0x3f, r0	; 63
    6e7e:	0f 90       	pop	r0
    6e80:	1f 90       	pop	r1
    6e82:	18 95       	reti

00006e84 <__vector_15>:
    6e84:	1f 92       	push	r1
    6e86:	0f 92       	push	r0
    6e88:	0f b6       	in	r0, 0x3f	; 63
    6e8a:	0f 92       	push	r0
    6e8c:	11 24       	eor	r1, r1
    6e8e:	0b b6       	in	r0, 0x3b	; 59
    6e90:	0f 92       	push	r0
    6e92:	2f 93       	push	r18
    6e94:	3f 93       	push	r19
    6e96:	4f 93       	push	r20
    6e98:	5f 93       	push	r21
    6e9a:	6f 93       	push	r22
    6e9c:	7f 93       	push	r23
    6e9e:	8f 93       	push	r24
    6ea0:	9f 93       	push	r25
    6ea2:	af 93       	push	r26
    6ea4:	bf 93       	push	r27
    6ea6:	ef 93       	push	r30
    6ea8:	ff 93       	push	r31
    6eaa:	e0 91 61 23 	lds	r30, 0x2361	; 0x802361 <tc_tcc0_err_callback>
    6eae:	f0 91 62 23 	lds	r31, 0x2362	; 0x802362 <tc_tcc0_err_callback+0x1>
    6eb2:	30 97       	sbiw	r30, 0x00	; 0
    6eb4:	09 f0       	breq	.+2      	; 0x6eb8 <__vector_15+0x34>
    6eb6:	19 95       	eicall
    6eb8:	ff 91       	pop	r31
    6eba:	ef 91       	pop	r30
    6ebc:	bf 91       	pop	r27
    6ebe:	af 91       	pop	r26
    6ec0:	9f 91       	pop	r25
    6ec2:	8f 91       	pop	r24
    6ec4:	7f 91       	pop	r23
    6ec6:	6f 91       	pop	r22
    6ec8:	5f 91       	pop	r21
    6eca:	4f 91       	pop	r20
    6ecc:	3f 91       	pop	r19
    6ece:	2f 91       	pop	r18
    6ed0:	0f 90       	pop	r0
    6ed2:	0b be       	out	0x3b, r0	; 59
    6ed4:	0f 90       	pop	r0
    6ed6:	0f be       	out	0x3f, r0	; 63
    6ed8:	0f 90       	pop	r0
    6eda:	1f 90       	pop	r1
    6edc:	18 95       	reti

00006ede <__vector_16>:
    6ede:	1f 92       	push	r1
    6ee0:	0f 92       	push	r0
    6ee2:	0f b6       	in	r0, 0x3f	; 63
    6ee4:	0f 92       	push	r0
    6ee6:	11 24       	eor	r1, r1
    6ee8:	0b b6       	in	r0, 0x3b	; 59
    6eea:	0f 92       	push	r0
    6eec:	2f 93       	push	r18
    6eee:	3f 93       	push	r19
    6ef0:	4f 93       	push	r20
    6ef2:	5f 93       	push	r21
    6ef4:	6f 93       	push	r22
    6ef6:	7f 93       	push	r23
    6ef8:	8f 93       	push	r24
    6efa:	9f 93       	push	r25
    6efc:	af 93       	push	r26
    6efe:	bf 93       	push	r27
    6f00:	ef 93       	push	r30
    6f02:	ff 93       	push	r31
    6f04:	e0 91 5f 23 	lds	r30, 0x235F	; 0x80235f <tc_tcc0_cca_callback>
    6f08:	f0 91 60 23 	lds	r31, 0x2360	; 0x802360 <tc_tcc0_cca_callback+0x1>
    6f0c:	30 97       	sbiw	r30, 0x00	; 0
    6f0e:	09 f0       	breq	.+2      	; 0x6f12 <__vector_16+0x34>
    6f10:	19 95       	eicall
    6f12:	ff 91       	pop	r31
    6f14:	ef 91       	pop	r30
    6f16:	bf 91       	pop	r27
    6f18:	af 91       	pop	r26
    6f1a:	9f 91       	pop	r25
    6f1c:	8f 91       	pop	r24
    6f1e:	7f 91       	pop	r23
    6f20:	6f 91       	pop	r22
    6f22:	5f 91       	pop	r21
    6f24:	4f 91       	pop	r20
    6f26:	3f 91       	pop	r19
    6f28:	2f 91       	pop	r18
    6f2a:	0f 90       	pop	r0
    6f2c:	0b be       	out	0x3b, r0	; 59
    6f2e:	0f 90       	pop	r0
    6f30:	0f be       	out	0x3f, r0	; 63
    6f32:	0f 90       	pop	r0
    6f34:	1f 90       	pop	r1
    6f36:	18 95       	reti

00006f38 <__vector_17>:
    6f38:	1f 92       	push	r1
    6f3a:	0f 92       	push	r0
    6f3c:	0f b6       	in	r0, 0x3f	; 63
    6f3e:	0f 92       	push	r0
    6f40:	11 24       	eor	r1, r1
    6f42:	0b b6       	in	r0, 0x3b	; 59
    6f44:	0f 92       	push	r0
    6f46:	2f 93       	push	r18
    6f48:	3f 93       	push	r19
    6f4a:	4f 93       	push	r20
    6f4c:	5f 93       	push	r21
    6f4e:	6f 93       	push	r22
    6f50:	7f 93       	push	r23
    6f52:	8f 93       	push	r24
    6f54:	9f 93       	push	r25
    6f56:	af 93       	push	r26
    6f58:	bf 93       	push	r27
    6f5a:	ef 93       	push	r30
    6f5c:	ff 93       	push	r31
    6f5e:	e0 91 5d 23 	lds	r30, 0x235D	; 0x80235d <tc_tcc0_ccb_callback>
    6f62:	f0 91 5e 23 	lds	r31, 0x235E	; 0x80235e <tc_tcc0_ccb_callback+0x1>
    6f66:	30 97       	sbiw	r30, 0x00	; 0
    6f68:	09 f0       	breq	.+2      	; 0x6f6c <__vector_17+0x34>
    6f6a:	19 95       	eicall
    6f6c:	ff 91       	pop	r31
    6f6e:	ef 91       	pop	r30
    6f70:	bf 91       	pop	r27
    6f72:	af 91       	pop	r26
    6f74:	9f 91       	pop	r25
    6f76:	8f 91       	pop	r24
    6f78:	7f 91       	pop	r23
    6f7a:	6f 91       	pop	r22
    6f7c:	5f 91       	pop	r21
    6f7e:	4f 91       	pop	r20
    6f80:	3f 91       	pop	r19
    6f82:	2f 91       	pop	r18
    6f84:	0f 90       	pop	r0
    6f86:	0b be       	out	0x3b, r0	; 59
    6f88:	0f 90       	pop	r0
    6f8a:	0f be       	out	0x3f, r0	; 63
    6f8c:	0f 90       	pop	r0
    6f8e:	1f 90       	pop	r1
    6f90:	18 95       	reti

00006f92 <__vector_18>:
    6f92:	1f 92       	push	r1
    6f94:	0f 92       	push	r0
    6f96:	0f b6       	in	r0, 0x3f	; 63
    6f98:	0f 92       	push	r0
    6f9a:	11 24       	eor	r1, r1
    6f9c:	0b b6       	in	r0, 0x3b	; 59
    6f9e:	0f 92       	push	r0
    6fa0:	2f 93       	push	r18
    6fa2:	3f 93       	push	r19
    6fa4:	4f 93       	push	r20
    6fa6:	5f 93       	push	r21
    6fa8:	6f 93       	push	r22
    6faa:	7f 93       	push	r23
    6fac:	8f 93       	push	r24
    6fae:	9f 93       	push	r25
    6fb0:	af 93       	push	r26
    6fb2:	bf 93       	push	r27
    6fb4:	ef 93       	push	r30
    6fb6:	ff 93       	push	r31
    6fb8:	e0 91 5b 23 	lds	r30, 0x235B	; 0x80235b <tc_tcc0_ccc_callback>
    6fbc:	f0 91 5c 23 	lds	r31, 0x235C	; 0x80235c <tc_tcc0_ccc_callback+0x1>
    6fc0:	30 97       	sbiw	r30, 0x00	; 0
    6fc2:	09 f0       	breq	.+2      	; 0x6fc6 <__vector_18+0x34>
    6fc4:	19 95       	eicall
    6fc6:	ff 91       	pop	r31
    6fc8:	ef 91       	pop	r30
    6fca:	bf 91       	pop	r27
    6fcc:	af 91       	pop	r26
    6fce:	9f 91       	pop	r25
    6fd0:	8f 91       	pop	r24
    6fd2:	7f 91       	pop	r23
    6fd4:	6f 91       	pop	r22
    6fd6:	5f 91       	pop	r21
    6fd8:	4f 91       	pop	r20
    6fda:	3f 91       	pop	r19
    6fdc:	2f 91       	pop	r18
    6fde:	0f 90       	pop	r0
    6fe0:	0b be       	out	0x3b, r0	; 59
    6fe2:	0f 90       	pop	r0
    6fe4:	0f be       	out	0x3f, r0	; 63
    6fe6:	0f 90       	pop	r0
    6fe8:	1f 90       	pop	r1
    6fea:	18 95       	reti

00006fec <__vector_19>:
    6fec:	1f 92       	push	r1
    6fee:	0f 92       	push	r0
    6ff0:	0f b6       	in	r0, 0x3f	; 63
    6ff2:	0f 92       	push	r0
    6ff4:	11 24       	eor	r1, r1
    6ff6:	0b b6       	in	r0, 0x3b	; 59
    6ff8:	0f 92       	push	r0
    6ffa:	2f 93       	push	r18
    6ffc:	3f 93       	push	r19
    6ffe:	4f 93       	push	r20
    7000:	5f 93       	push	r21
    7002:	6f 93       	push	r22
    7004:	7f 93       	push	r23
    7006:	8f 93       	push	r24
    7008:	9f 93       	push	r25
    700a:	af 93       	push	r26
    700c:	bf 93       	push	r27
    700e:	ef 93       	push	r30
    7010:	ff 93       	push	r31
    7012:	e0 91 59 23 	lds	r30, 0x2359	; 0x802359 <tc_tcc0_ccd_callback>
    7016:	f0 91 5a 23 	lds	r31, 0x235A	; 0x80235a <tc_tcc0_ccd_callback+0x1>
    701a:	30 97       	sbiw	r30, 0x00	; 0
    701c:	09 f0       	breq	.+2      	; 0x7020 <__vector_19+0x34>
    701e:	19 95       	eicall
    7020:	ff 91       	pop	r31
    7022:	ef 91       	pop	r30
    7024:	bf 91       	pop	r27
    7026:	af 91       	pop	r26
    7028:	9f 91       	pop	r25
    702a:	8f 91       	pop	r24
    702c:	7f 91       	pop	r23
    702e:	6f 91       	pop	r22
    7030:	5f 91       	pop	r21
    7032:	4f 91       	pop	r20
    7034:	3f 91       	pop	r19
    7036:	2f 91       	pop	r18
    7038:	0f 90       	pop	r0
    703a:	0b be       	out	0x3b, r0	; 59
    703c:	0f 90       	pop	r0
    703e:	0f be       	out	0x3f, r0	; 63
    7040:	0f 90       	pop	r0
    7042:	1f 90       	pop	r1
    7044:	18 95       	reti

00007046 <__vector_20>:
    7046:	1f 92       	push	r1
    7048:	0f 92       	push	r0
    704a:	0f b6       	in	r0, 0x3f	; 63
    704c:	0f 92       	push	r0
    704e:	11 24       	eor	r1, r1
    7050:	0b b6       	in	r0, 0x3b	; 59
    7052:	0f 92       	push	r0
    7054:	2f 93       	push	r18
    7056:	3f 93       	push	r19
    7058:	4f 93       	push	r20
    705a:	5f 93       	push	r21
    705c:	6f 93       	push	r22
    705e:	7f 93       	push	r23
    7060:	8f 93       	push	r24
    7062:	9f 93       	push	r25
    7064:	af 93       	push	r26
    7066:	bf 93       	push	r27
    7068:	ef 93       	push	r30
    706a:	ff 93       	push	r31
    706c:	e0 91 57 23 	lds	r30, 0x2357	; 0x802357 <tc_tcc1_ovf_callback>
    7070:	f0 91 58 23 	lds	r31, 0x2358	; 0x802358 <tc_tcc1_ovf_callback+0x1>
    7074:	30 97       	sbiw	r30, 0x00	; 0
    7076:	09 f0       	breq	.+2      	; 0x707a <__vector_20+0x34>
    7078:	19 95       	eicall
    707a:	ff 91       	pop	r31
    707c:	ef 91       	pop	r30
    707e:	bf 91       	pop	r27
    7080:	af 91       	pop	r26
    7082:	9f 91       	pop	r25
    7084:	8f 91       	pop	r24
    7086:	7f 91       	pop	r23
    7088:	6f 91       	pop	r22
    708a:	5f 91       	pop	r21
    708c:	4f 91       	pop	r20
    708e:	3f 91       	pop	r19
    7090:	2f 91       	pop	r18
    7092:	0f 90       	pop	r0
    7094:	0b be       	out	0x3b, r0	; 59
    7096:	0f 90       	pop	r0
    7098:	0f be       	out	0x3f, r0	; 63
    709a:	0f 90       	pop	r0
    709c:	1f 90       	pop	r1
    709e:	18 95       	reti

000070a0 <__vector_21>:
    70a0:	1f 92       	push	r1
    70a2:	0f 92       	push	r0
    70a4:	0f b6       	in	r0, 0x3f	; 63
    70a6:	0f 92       	push	r0
    70a8:	11 24       	eor	r1, r1
    70aa:	0b b6       	in	r0, 0x3b	; 59
    70ac:	0f 92       	push	r0
    70ae:	2f 93       	push	r18
    70b0:	3f 93       	push	r19
    70b2:	4f 93       	push	r20
    70b4:	5f 93       	push	r21
    70b6:	6f 93       	push	r22
    70b8:	7f 93       	push	r23
    70ba:	8f 93       	push	r24
    70bc:	9f 93       	push	r25
    70be:	af 93       	push	r26
    70c0:	bf 93       	push	r27
    70c2:	ef 93       	push	r30
    70c4:	ff 93       	push	r31
    70c6:	e0 91 55 23 	lds	r30, 0x2355	; 0x802355 <tc_tcc1_err_callback>
    70ca:	f0 91 56 23 	lds	r31, 0x2356	; 0x802356 <tc_tcc1_err_callback+0x1>
    70ce:	30 97       	sbiw	r30, 0x00	; 0
    70d0:	09 f0       	breq	.+2      	; 0x70d4 <__vector_21+0x34>
    70d2:	19 95       	eicall
    70d4:	ff 91       	pop	r31
    70d6:	ef 91       	pop	r30
    70d8:	bf 91       	pop	r27
    70da:	af 91       	pop	r26
    70dc:	9f 91       	pop	r25
    70de:	8f 91       	pop	r24
    70e0:	7f 91       	pop	r23
    70e2:	6f 91       	pop	r22
    70e4:	5f 91       	pop	r21
    70e6:	4f 91       	pop	r20
    70e8:	3f 91       	pop	r19
    70ea:	2f 91       	pop	r18
    70ec:	0f 90       	pop	r0
    70ee:	0b be       	out	0x3b, r0	; 59
    70f0:	0f 90       	pop	r0
    70f2:	0f be       	out	0x3f, r0	; 63
    70f4:	0f 90       	pop	r0
    70f6:	1f 90       	pop	r1
    70f8:	18 95       	reti

000070fa <__vector_22>:
    70fa:	1f 92       	push	r1
    70fc:	0f 92       	push	r0
    70fe:	0f b6       	in	r0, 0x3f	; 63
    7100:	0f 92       	push	r0
    7102:	11 24       	eor	r1, r1
    7104:	0b b6       	in	r0, 0x3b	; 59
    7106:	0f 92       	push	r0
    7108:	2f 93       	push	r18
    710a:	3f 93       	push	r19
    710c:	4f 93       	push	r20
    710e:	5f 93       	push	r21
    7110:	6f 93       	push	r22
    7112:	7f 93       	push	r23
    7114:	8f 93       	push	r24
    7116:	9f 93       	push	r25
    7118:	af 93       	push	r26
    711a:	bf 93       	push	r27
    711c:	ef 93       	push	r30
    711e:	ff 93       	push	r31
    7120:	e0 91 53 23 	lds	r30, 0x2353	; 0x802353 <tc_tcc1_cca_callback>
    7124:	f0 91 54 23 	lds	r31, 0x2354	; 0x802354 <tc_tcc1_cca_callback+0x1>
    7128:	30 97       	sbiw	r30, 0x00	; 0
    712a:	09 f0       	breq	.+2      	; 0x712e <__vector_22+0x34>
    712c:	19 95       	eicall
    712e:	ff 91       	pop	r31
    7130:	ef 91       	pop	r30
    7132:	bf 91       	pop	r27
    7134:	af 91       	pop	r26
    7136:	9f 91       	pop	r25
    7138:	8f 91       	pop	r24
    713a:	7f 91       	pop	r23
    713c:	6f 91       	pop	r22
    713e:	5f 91       	pop	r21
    7140:	4f 91       	pop	r20
    7142:	3f 91       	pop	r19
    7144:	2f 91       	pop	r18
    7146:	0f 90       	pop	r0
    7148:	0b be       	out	0x3b, r0	; 59
    714a:	0f 90       	pop	r0
    714c:	0f be       	out	0x3f, r0	; 63
    714e:	0f 90       	pop	r0
    7150:	1f 90       	pop	r1
    7152:	18 95       	reti

00007154 <__vector_23>:
    7154:	1f 92       	push	r1
    7156:	0f 92       	push	r0
    7158:	0f b6       	in	r0, 0x3f	; 63
    715a:	0f 92       	push	r0
    715c:	11 24       	eor	r1, r1
    715e:	0b b6       	in	r0, 0x3b	; 59
    7160:	0f 92       	push	r0
    7162:	2f 93       	push	r18
    7164:	3f 93       	push	r19
    7166:	4f 93       	push	r20
    7168:	5f 93       	push	r21
    716a:	6f 93       	push	r22
    716c:	7f 93       	push	r23
    716e:	8f 93       	push	r24
    7170:	9f 93       	push	r25
    7172:	af 93       	push	r26
    7174:	bf 93       	push	r27
    7176:	ef 93       	push	r30
    7178:	ff 93       	push	r31
    717a:	e0 91 51 23 	lds	r30, 0x2351	; 0x802351 <tc_tcc1_ccb_callback>
    717e:	f0 91 52 23 	lds	r31, 0x2352	; 0x802352 <tc_tcc1_ccb_callback+0x1>
    7182:	30 97       	sbiw	r30, 0x00	; 0
    7184:	09 f0       	breq	.+2      	; 0x7188 <__vector_23+0x34>
    7186:	19 95       	eicall
    7188:	ff 91       	pop	r31
    718a:	ef 91       	pop	r30
    718c:	bf 91       	pop	r27
    718e:	af 91       	pop	r26
    7190:	9f 91       	pop	r25
    7192:	8f 91       	pop	r24
    7194:	7f 91       	pop	r23
    7196:	6f 91       	pop	r22
    7198:	5f 91       	pop	r21
    719a:	4f 91       	pop	r20
    719c:	3f 91       	pop	r19
    719e:	2f 91       	pop	r18
    71a0:	0f 90       	pop	r0
    71a2:	0b be       	out	0x3b, r0	; 59
    71a4:	0f 90       	pop	r0
    71a6:	0f be       	out	0x3f, r0	; 63
    71a8:	0f 90       	pop	r0
    71aa:	1f 90       	pop	r1
    71ac:	18 95       	reti

000071ae <__vector_77>:
    71ae:	1f 92       	push	r1
    71b0:	0f 92       	push	r0
    71b2:	0f b6       	in	r0, 0x3f	; 63
    71b4:	0f 92       	push	r0
    71b6:	11 24       	eor	r1, r1
    71b8:	0b b6       	in	r0, 0x3b	; 59
    71ba:	0f 92       	push	r0
    71bc:	2f 93       	push	r18
    71be:	3f 93       	push	r19
    71c0:	4f 93       	push	r20
    71c2:	5f 93       	push	r21
    71c4:	6f 93       	push	r22
    71c6:	7f 93       	push	r23
    71c8:	8f 93       	push	r24
    71ca:	9f 93       	push	r25
    71cc:	af 93       	push	r26
    71ce:	bf 93       	push	r27
    71d0:	ef 93       	push	r30
    71d2:	ff 93       	push	r31
    71d4:	e0 91 4f 23 	lds	r30, 0x234F	; 0x80234f <tc_tcd0_ovf_callback>
    71d8:	f0 91 50 23 	lds	r31, 0x2350	; 0x802350 <tc_tcd0_ovf_callback+0x1>
    71dc:	30 97       	sbiw	r30, 0x00	; 0
    71de:	09 f0       	breq	.+2      	; 0x71e2 <__vector_77+0x34>
    71e0:	19 95       	eicall
    71e2:	ff 91       	pop	r31
    71e4:	ef 91       	pop	r30
    71e6:	bf 91       	pop	r27
    71e8:	af 91       	pop	r26
    71ea:	9f 91       	pop	r25
    71ec:	8f 91       	pop	r24
    71ee:	7f 91       	pop	r23
    71f0:	6f 91       	pop	r22
    71f2:	5f 91       	pop	r21
    71f4:	4f 91       	pop	r20
    71f6:	3f 91       	pop	r19
    71f8:	2f 91       	pop	r18
    71fa:	0f 90       	pop	r0
    71fc:	0b be       	out	0x3b, r0	; 59
    71fe:	0f 90       	pop	r0
    7200:	0f be       	out	0x3f, r0	; 63
    7202:	0f 90       	pop	r0
    7204:	1f 90       	pop	r1
    7206:	18 95       	reti

00007208 <__vector_78>:
    7208:	1f 92       	push	r1
    720a:	0f 92       	push	r0
    720c:	0f b6       	in	r0, 0x3f	; 63
    720e:	0f 92       	push	r0
    7210:	11 24       	eor	r1, r1
    7212:	0b b6       	in	r0, 0x3b	; 59
    7214:	0f 92       	push	r0
    7216:	2f 93       	push	r18
    7218:	3f 93       	push	r19
    721a:	4f 93       	push	r20
    721c:	5f 93       	push	r21
    721e:	6f 93       	push	r22
    7220:	7f 93       	push	r23
    7222:	8f 93       	push	r24
    7224:	9f 93       	push	r25
    7226:	af 93       	push	r26
    7228:	bf 93       	push	r27
    722a:	ef 93       	push	r30
    722c:	ff 93       	push	r31
    722e:	e0 91 4d 23 	lds	r30, 0x234D	; 0x80234d <tc_tcd0_err_callback>
    7232:	f0 91 4e 23 	lds	r31, 0x234E	; 0x80234e <tc_tcd0_err_callback+0x1>
    7236:	30 97       	sbiw	r30, 0x00	; 0
    7238:	09 f0       	breq	.+2      	; 0x723c <__vector_78+0x34>
    723a:	19 95       	eicall
    723c:	ff 91       	pop	r31
    723e:	ef 91       	pop	r30
    7240:	bf 91       	pop	r27
    7242:	af 91       	pop	r26
    7244:	9f 91       	pop	r25
    7246:	8f 91       	pop	r24
    7248:	7f 91       	pop	r23
    724a:	6f 91       	pop	r22
    724c:	5f 91       	pop	r21
    724e:	4f 91       	pop	r20
    7250:	3f 91       	pop	r19
    7252:	2f 91       	pop	r18
    7254:	0f 90       	pop	r0
    7256:	0b be       	out	0x3b, r0	; 59
    7258:	0f 90       	pop	r0
    725a:	0f be       	out	0x3f, r0	; 63
    725c:	0f 90       	pop	r0
    725e:	1f 90       	pop	r1
    7260:	18 95       	reti

00007262 <__vector_79>:
    7262:	1f 92       	push	r1
    7264:	0f 92       	push	r0
    7266:	0f b6       	in	r0, 0x3f	; 63
    7268:	0f 92       	push	r0
    726a:	11 24       	eor	r1, r1
    726c:	0b b6       	in	r0, 0x3b	; 59
    726e:	0f 92       	push	r0
    7270:	2f 93       	push	r18
    7272:	3f 93       	push	r19
    7274:	4f 93       	push	r20
    7276:	5f 93       	push	r21
    7278:	6f 93       	push	r22
    727a:	7f 93       	push	r23
    727c:	8f 93       	push	r24
    727e:	9f 93       	push	r25
    7280:	af 93       	push	r26
    7282:	bf 93       	push	r27
    7284:	ef 93       	push	r30
    7286:	ff 93       	push	r31
    7288:	e0 91 4b 23 	lds	r30, 0x234B	; 0x80234b <tc_tcd0_cca_callback>
    728c:	f0 91 4c 23 	lds	r31, 0x234C	; 0x80234c <tc_tcd0_cca_callback+0x1>
    7290:	30 97       	sbiw	r30, 0x00	; 0
    7292:	09 f0       	breq	.+2      	; 0x7296 <__vector_79+0x34>
    7294:	19 95       	eicall
    7296:	ff 91       	pop	r31
    7298:	ef 91       	pop	r30
    729a:	bf 91       	pop	r27
    729c:	af 91       	pop	r26
    729e:	9f 91       	pop	r25
    72a0:	8f 91       	pop	r24
    72a2:	7f 91       	pop	r23
    72a4:	6f 91       	pop	r22
    72a6:	5f 91       	pop	r21
    72a8:	4f 91       	pop	r20
    72aa:	3f 91       	pop	r19
    72ac:	2f 91       	pop	r18
    72ae:	0f 90       	pop	r0
    72b0:	0b be       	out	0x3b, r0	; 59
    72b2:	0f 90       	pop	r0
    72b4:	0f be       	out	0x3f, r0	; 63
    72b6:	0f 90       	pop	r0
    72b8:	1f 90       	pop	r1
    72ba:	18 95       	reti

000072bc <__vector_80>:
    72bc:	1f 92       	push	r1
    72be:	0f 92       	push	r0
    72c0:	0f b6       	in	r0, 0x3f	; 63
    72c2:	0f 92       	push	r0
    72c4:	11 24       	eor	r1, r1
    72c6:	0b b6       	in	r0, 0x3b	; 59
    72c8:	0f 92       	push	r0
    72ca:	2f 93       	push	r18
    72cc:	3f 93       	push	r19
    72ce:	4f 93       	push	r20
    72d0:	5f 93       	push	r21
    72d2:	6f 93       	push	r22
    72d4:	7f 93       	push	r23
    72d6:	8f 93       	push	r24
    72d8:	9f 93       	push	r25
    72da:	af 93       	push	r26
    72dc:	bf 93       	push	r27
    72de:	ef 93       	push	r30
    72e0:	ff 93       	push	r31
    72e2:	e0 91 49 23 	lds	r30, 0x2349	; 0x802349 <tc_tcd0_ccb_callback>
    72e6:	f0 91 4a 23 	lds	r31, 0x234A	; 0x80234a <tc_tcd0_ccb_callback+0x1>
    72ea:	30 97       	sbiw	r30, 0x00	; 0
    72ec:	09 f0       	breq	.+2      	; 0x72f0 <__vector_80+0x34>
    72ee:	19 95       	eicall
    72f0:	ff 91       	pop	r31
    72f2:	ef 91       	pop	r30
    72f4:	bf 91       	pop	r27
    72f6:	af 91       	pop	r26
    72f8:	9f 91       	pop	r25
    72fa:	8f 91       	pop	r24
    72fc:	7f 91       	pop	r23
    72fe:	6f 91       	pop	r22
    7300:	5f 91       	pop	r21
    7302:	4f 91       	pop	r20
    7304:	3f 91       	pop	r19
    7306:	2f 91       	pop	r18
    7308:	0f 90       	pop	r0
    730a:	0b be       	out	0x3b, r0	; 59
    730c:	0f 90       	pop	r0
    730e:	0f be       	out	0x3f, r0	; 63
    7310:	0f 90       	pop	r0
    7312:	1f 90       	pop	r1
    7314:	18 95       	reti

00007316 <__vector_81>:
    7316:	1f 92       	push	r1
    7318:	0f 92       	push	r0
    731a:	0f b6       	in	r0, 0x3f	; 63
    731c:	0f 92       	push	r0
    731e:	11 24       	eor	r1, r1
    7320:	0b b6       	in	r0, 0x3b	; 59
    7322:	0f 92       	push	r0
    7324:	2f 93       	push	r18
    7326:	3f 93       	push	r19
    7328:	4f 93       	push	r20
    732a:	5f 93       	push	r21
    732c:	6f 93       	push	r22
    732e:	7f 93       	push	r23
    7330:	8f 93       	push	r24
    7332:	9f 93       	push	r25
    7334:	af 93       	push	r26
    7336:	bf 93       	push	r27
    7338:	ef 93       	push	r30
    733a:	ff 93       	push	r31
    733c:	e0 91 47 23 	lds	r30, 0x2347	; 0x802347 <tc_tcd0_ccc_callback>
    7340:	f0 91 48 23 	lds	r31, 0x2348	; 0x802348 <tc_tcd0_ccc_callback+0x1>
    7344:	30 97       	sbiw	r30, 0x00	; 0
    7346:	09 f0       	breq	.+2      	; 0x734a <__vector_81+0x34>
    7348:	19 95       	eicall
    734a:	ff 91       	pop	r31
    734c:	ef 91       	pop	r30
    734e:	bf 91       	pop	r27
    7350:	af 91       	pop	r26
    7352:	9f 91       	pop	r25
    7354:	8f 91       	pop	r24
    7356:	7f 91       	pop	r23
    7358:	6f 91       	pop	r22
    735a:	5f 91       	pop	r21
    735c:	4f 91       	pop	r20
    735e:	3f 91       	pop	r19
    7360:	2f 91       	pop	r18
    7362:	0f 90       	pop	r0
    7364:	0b be       	out	0x3b, r0	; 59
    7366:	0f 90       	pop	r0
    7368:	0f be       	out	0x3f, r0	; 63
    736a:	0f 90       	pop	r0
    736c:	1f 90       	pop	r1
    736e:	18 95       	reti

00007370 <__vector_82>:
    7370:	1f 92       	push	r1
    7372:	0f 92       	push	r0
    7374:	0f b6       	in	r0, 0x3f	; 63
    7376:	0f 92       	push	r0
    7378:	11 24       	eor	r1, r1
    737a:	0b b6       	in	r0, 0x3b	; 59
    737c:	0f 92       	push	r0
    737e:	2f 93       	push	r18
    7380:	3f 93       	push	r19
    7382:	4f 93       	push	r20
    7384:	5f 93       	push	r21
    7386:	6f 93       	push	r22
    7388:	7f 93       	push	r23
    738a:	8f 93       	push	r24
    738c:	9f 93       	push	r25
    738e:	af 93       	push	r26
    7390:	bf 93       	push	r27
    7392:	ef 93       	push	r30
    7394:	ff 93       	push	r31
    7396:	e0 91 45 23 	lds	r30, 0x2345	; 0x802345 <tc_tcd0_ccd_callback>
    739a:	f0 91 46 23 	lds	r31, 0x2346	; 0x802346 <tc_tcd0_ccd_callback+0x1>
    739e:	30 97       	sbiw	r30, 0x00	; 0
    73a0:	09 f0       	breq	.+2      	; 0x73a4 <__vector_82+0x34>
    73a2:	19 95       	eicall
    73a4:	ff 91       	pop	r31
    73a6:	ef 91       	pop	r30
    73a8:	bf 91       	pop	r27
    73aa:	af 91       	pop	r26
    73ac:	9f 91       	pop	r25
    73ae:	8f 91       	pop	r24
    73b0:	7f 91       	pop	r23
    73b2:	6f 91       	pop	r22
    73b4:	5f 91       	pop	r21
    73b6:	4f 91       	pop	r20
    73b8:	3f 91       	pop	r19
    73ba:	2f 91       	pop	r18
    73bc:	0f 90       	pop	r0
    73be:	0b be       	out	0x3b, r0	; 59
    73c0:	0f 90       	pop	r0
    73c2:	0f be       	out	0x3f, r0	; 63
    73c4:	0f 90       	pop	r0
    73c6:	1f 90       	pop	r1
    73c8:	18 95       	reti

000073ca <__vector_83>:
    73ca:	1f 92       	push	r1
    73cc:	0f 92       	push	r0
    73ce:	0f b6       	in	r0, 0x3f	; 63
    73d0:	0f 92       	push	r0
    73d2:	11 24       	eor	r1, r1
    73d4:	0b b6       	in	r0, 0x3b	; 59
    73d6:	0f 92       	push	r0
    73d8:	2f 93       	push	r18
    73da:	3f 93       	push	r19
    73dc:	4f 93       	push	r20
    73de:	5f 93       	push	r21
    73e0:	6f 93       	push	r22
    73e2:	7f 93       	push	r23
    73e4:	8f 93       	push	r24
    73e6:	9f 93       	push	r25
    73e8:	af 93       	push	r26
    73ea:	bf 93       	push	r27
    73ec:	ef 93       	push	r30
    73ee:	ff 93       	push	r31
    73f0:	e0 91 43 23 	lds	r30, 0x2343	; 0x802343 <tc_tcd1_ovf_callback>
    73f4:	f0 91 44 23 	lds	r31, 0x2344	; 0x802344 <tc_tcd1_ovf_callback+0x1>
    73f8:	30 97       	sbiw	r30, 0x00	; 0
    73fa:	09 f0       	breq	.+2      	; 0x73fe <__vector_83+0x34>
    73fc:	19 95       	eicall
    73fe:	ff 91       	pop	r31
    7400:	ef 91       	pop	r30
    7402:	bf 91       	pop	r27
    7404:	af 91       	pop	r26
    7406:	9f 91       	pop	r25
    7408:	8f 91       	pop	r24
    740a:	7f 91       	pop	r23
    740c:	6f 91       	pop	r22
    740e:	5f 91       	pop	r21
    7410:	4f 91       	pop	r20
    7412:	3f 91       	pop	r19
    7414:	2f 91       	pop	r18
    7416:	0f 90       	pop	r0
    7418:	0b be       	out	0x3b, r0	; 59
    741a:	0f 90       	pop	r0
    741c:	0f be       	out	0x3f, r0	; 63
    741e:	0f 90       	pop	r0
    7420:	1f 90       	pop	r1
    7422:	18 95       	reti

00007424 <__vector_84>:
    7424:	1f 92       	push	r1
    7426:	0f 92       	push	r0
    7428:	0f b6       	in	r0, 0x3f	; 63
    742a:	0f 92       	push	r0
    742c:	11 24       	eor	r1, r1
    742e:	0b b6       	in	r0, 0x3b	; 59
    7430:	0f 92       	push	r0
    7432:	2f 93       	push	r18
    7434:	3f 93       	push	r19
    7436:	4f 93       	push	r20
    7438:	5f 93       	push	r21
    743a:	6f 93       	push	r22
    743c:	7f 93       	push	r23
    743e:	8f 93       	push	r24
    7440:	9f 93       	push	r25
    7442:	af 93       	push	r26
    7444:	bf 93       	push	r27
    7446:	ef 93       	push	r30
    7448:	ff 93       	push	r31
    744a:	e0 91 41 23 	lds	r30, 0x2341	; 0x802341 <tc_tcd1_err_callback>
    744e:	f0 91 42 23 	lds	r31, 0x2342	; 0x802342 <tc_tcd1_err_callback+0x1>
    7452:	30 97       	sbiw	r30, 0x00	; 0
    7454:	09 f0       	breq	.+2      	; 0x7458 <__vector_84+0x34>
    7456:	19 95       	eicall
    7458:	ff 91       	pop	r31
    745a:	ef 91       	pop	r30
    745c:	bf 91       	pop	r27
    745e:	af 91       	pop	r26
    7460:	9f 91       	pop	r25
    7462:	8f 91       	pop	r24
    7464:	7f 91       	pop	r23
    7466:	6f 91       	pop	r22
    7468:	5f 91       	pop	r21
    746a:	4f 91       	pop	r20
    746c:	3f 91       	pop	r19
    746e:	2f 91       	pop	r18
    7470:	0f 90       	pop	r0
    7472:	0b be       	out	0x3b, r0	; 59
    7474:	0f 90       	pop	r0
    7476:	0f be       	out	0x3f, r0	; 63
    7478:	0f 90       	pop	r0
    747a:	1f 90       	pop	r1
    747c:	18 95       	reti

0000747e <__vector_85>:
    747e:	1f 92       	push	r1
    7480:	0f 92       	push	r0
    7482:	0f b6       	in	r0, 0x3f	; 63
    7484:	0f 92       	push	r0
    7486:	11 24       	eor	r1, r1
    7488:	0b b6       	in	r0, 0x3b	; 59
    748a:	0f 92       	push	r0
    748c:	2f 93       	push	r18
    748e:	3f 93       	push	r19
    7490:	4f 93       	push	r20
    7492:	5f 93       	push	r21
    7494:	6f 93       	push	r22
    7496:	7f 93       	push	r23
    7498:	8f 93       	push	r24
    749a:	9f 93       	push	r25
    749c:	af 93       	push	r26
    749e:	bf 93       	push	r27
    74a0:	ef 93       	push	r30
    74a2:	ff 93       	push	r31
    74a4:	e0 91 3f 23 	lds	r30, 0x233F	; 0x80233f <tc_tcd1_cca_callback>
    74a8:	f0 91 40 23 	lds	r31, 0x2340	; 0x802340 <tc_tcd1_cca_callback+0x1>
    74ac:	30 97       	sbiw	r30, 0x00	; 0
    74ae:	09 f0       	breq	.+2      	; 0x74b2 <__vector_85+0x34>
    74b0:	19 95       	eicall
    74b2:	ff 91       	pop	r31
    74b4:	ef 91       	pop	r30
    74b6:	bf 91       	pop	r27
    74b8:	af 91       	pop	r26
    74ba:	9f 91       	pop	r25
    74bc:	8f 91       	pop	r24
    74be:	7f 91       	pop	r23
    74c0:	6f 91       	pop	r22
    74c2:	5f 91       	pop	r21
    74c4:	4f 91       	pop	r20
    74c6:	3f 91       	pop	r19
    74c8:	2f 91       	pop	r18
    74ca:	0f 90       	pop	r0
    74cc:	0b be       	out	0x3b, r0	; 59
    74ce:	0f 90       	pop	r0
    74d0:	0f be       	out	0x3f, r0	; 63
    74d2:	0f 90       	pop	r0
    74d4:	1f 90       	pop	r1
    74d6:	18 95       	reti

000074d8 <__vector_86>:
    74d8:	1f 92       	push	r1
    74da:	0f 92       	push	r0
    74dc:	0f b6       	in	r0, 0x3f	; 63
    74de:	0f 92       	push	r0
    74e0:	11 24       	eor	r1, r1
    74e2:	0b b6       	in	r0, 0x3b	; 59
    74e4:	0f 92       	push	r0
    74e6:	2f 93       	push	r18
    74e8:	3f 93       	push	r19
    74ea:	4f 93       	push	r20
    74ec:	5f 93       	push	r21
    74ee:	6f 93       	push	r22
    74f0:	7f 93       	push	r23
    74f2:	8f 93       	push	r24
    74f4:	9f 93       	push	r25
    74f6:	af 93       	push	r26
    74f8:	bf 93       	push	r27
    74fa:	ef 93       	push	r30
    74fc:	ff 93       	push	r31
    74fe:	e0 91 3d 23 	lds	r30, 0x233D	; 0x80233d <tc_tcd1_ccb_callback>
    7502:	f0 91 3e 23 	lds	r31, 0x233E	; 0x80233e <tc_tcd1_ccb_callback+0x1>
    7506:	30 97       	sbiw	r30, 0x00	; 0
    7508:	09 f0       	breq	.+2      	; 0x750c <__vector_86+0x34>
    750a:	19 95       	eicall
    750c:	ff 91       	pop	r31
    750e:	ef 91       	pop	r30
    7510:	bf 91       	pop	r27
    7512:	af 91       	pop	r26
    7514:	9f 91       	pop	r25
    7516:	8f 91       	pop	r24
    7518:	7f 91       	pop	r23
    751a:	6f 91       	pop	r22
    751c:	5f 91       	pop	r21
    751e:	4f 91       	pop	r20
    7520:	3f 91       	pop	r19
    7522:	2f 91       	pop	r18
    7524:	0f 90       	pop	r0
    7526:	0b be       	out	0x3b, r0	; 59
    7528:	0f 90       	pop	r0
    752a:	0f be       	out	0x3f, r0	; 63
    752c:	0f 90       	pop	r0
    752e:	1f 90       	pop	r1
    7530:	18 95       	reti

00007532 <__vector_47>:
    7532:	1f 92       	push	r1
    7534:	0f 92       	push	r0
    7536:	0f b6       	in	r0, 0x3f	; 63
    7538:	0f 92       	push	r0
    753a:	11 24       	eor	r1, r1
    753c:	0b b6       	in	r0, 0x3b	; 59
    753e:	0f 92       	push	r0
    7540:	2f 93       	push	r18
    7542:	3f 93       	push	r19
    7544:	4f 93       	push	r20
    7546:	5f 93       	push	r21
    7548:	6f 93       	push	r22
    754a:	7f 93       	push	r23
    754c:	8f 93       	push	r24
    754e:	9f 93       	push	r25
    7550:	af 93       	push	r26
    7552:	bf 93       	push	r27
    7554:	ef 93       	push	r30
    7556:	ff 93       	push	r31
    7558:	e0 91 3b 23 	lds	r30, 0x233B	; 0x80233b <tc_tce0_ovf_callback>
    755c:	f0 91 3c 23 	lds	r31, 0x233C	; 0x80233c <tc_tce0_ovf_callback+0x1>
    7560:	30 97       	sbiw	r30, 0x00	; 0
    7562:	09 f0       	breq	.+2      	; 0x7566 <__vector_47+0x34>
    7564:	19 95       	eicall
    7566:	ff 91       	pop	r31
    7568:	ef 91       	pop	r30
    756a:	bf 91       	pop	r27
    756c:	af 91       	pop	r26
    756e:	9f 91       	pop	r25
    7570:	8f 91       	pop	r24
    7572:	7f 91       	pop	r23
    7574:	6f 91       	pop	r22
    7576:	5f 91       	pop	r21
    7578:	4f 91       	pop	r20
    757a:	3f 91       	pop	r19
    757c:	2f 91       	pop	r18
    757e:	0f 90       	pop	r0
    7580:	0b be       	out	0x3b, r0	; 59
    7582:	0f 90       	pop	r0
    7584:	0f be       	out	0x3f, r0	; 63
    7586:	0f 90       	pop	r0
    7588:	1f 90       	pop	r1
    758a:	18 95       	reti

0000758c <__vector_48>:
    758c:	1f 92       	push	r1
    758e:	0f 92       	push	r0
    7590:	0f b6       	in	r0, 0x3f	; 63
    7592:	0f 92       	push	r0
    7594:	11 24       	eor	r1, r1
    7596:	0b b6       	in	r0, 0x3b	; 59
    7598:	0f 92       	push	r0
    759a:	2f 93       	push	r18
    759c:	3f 93       	push	r19
    759e:	4f 93       	push	r20
    75a0:	5f 93       	push	r21
    75a2:	6f 93       	push	r22
    75a4:	7f 93       	push	r23
    75a6:	8f 93       	push	r24
    75a8:	9f 93       	push	r25
    75aa:	af 93       	push	r26
    75ac:	bf 93       	push	r27
    75ae:	ef 93       	push	r30
    75b0:	ff 93       	push	r31
    75b2:	e0 91 39 23 	lds	r30, 0x2339	; 0x802339 <tc_tce0_err_callback>
    75b6:	f0 91 3a 23 	lds	r31, 0x233A	; 0x80233a <tc_tce0_err_callback+0x1>
    75ba:	30 97       	sbiw	r30, 0x00	; 0
    75bc:	09 f0       	breq	.+2      	; 0x75c0 <__vector_48+0x34>
    75be:	19 95       	eicall
    75c0:	ff 91       	pop	r31
    75c2:	ef 91       	pop	r30
    75c4:	bf 91       	pop	r27
    75c6:	af 91       	pop	r26
    75c8:	9f 91       	pop	r25
    75ca:	8f 91       	pop	r24
    75cc:	7f 91       	pop	r23
    75ce:	6f 91       	pop	r22
    75d0:	5f 91       	pop	r21
    75d2:	4f 91       	pop	r20
    75d4:	3f 91       	pop	r19
    75d6:	2f 91       	pop	r18
    75d8:	0f 90       	pop	r0
    75da:	0b be       	out	0x3b, r0	; 59
    75dc:	0f 90       	pop	r0
    75de:	0f be       	out	0x3f, r0	; 63
    75e0:	0f 90       	pop	r0
    75e2:	1f 90       	pop	r1
    75e4:	18 95       	reti

000075e6 <__vector_49>:
    75e6:	1f 92       	push	r1
    75e8:	0f 92       	push	r0
    75ea:	0f b6       	in	r0, 0x3f	; 63
    75ec:	0f 92       	push	r0
    75ee:	11 24       	eor	r1, r1
    75f0:	0b b6       	in	r0, 0x3b	; 59
    75f2:	0f 92       	push	r0
    75f4:	2f 93       	push	r18
    75f6:	3f 93       	push	r19
    75f8:	4f 93       	push	r20
    75fa:	5f 93       	push	r21
    75fc:	6f 93       	push	r22
    75fe:	7f 93       	push	r23
    7600:	8f 93       	push	r24
    7602:	9f 93       	push	r25
    7604:	af 93       	push	r26
    7606:	bf 93       	push	r27
    7608:	ef 93       	push	r30
    760a:	ff 93       	push	r31
    760c:	e0 91 37 23 	lds	r30, 0x2337	; 0x802337 <tc_tce0_cca_callback>
    7610:	f0 91 38 23 	lds	r31, 0x2338	; 0x802338 <tc_tce0_cca_callback+0x1>
    7614:	30 97       	sbiw	r30, 0x00	; 0
    7616:	09 f0       	breq	.+2      	; 0x761a <__vector_49+0x34>
    7618:	19 95       	eicall
    761a:	ff 91       	pop	r31
    761c:	ef 91       	pop	r30
    761e:	bf 91       	pop	r27
    7620:	af 91       	pop	r26
    7622:	9f 91       	pop	r25
    7624:	8f 91       	pop	r24
    7626:	7f 91       	pop	r23
    7628:	6f 91       	pop	r22
    762a:	5f 91       	pop	r21
    762c:	4f 91       	pop	r20
    762e:	3f 91       	pop	r19
    7630:	2f 91       	pop	r18
    7632:	0f 90       	pop	r0
    7634:	0b be       	out	0x3b, r0	; 59
    7636:	0f 90       	pop	r0
    7638:	0f be       	out	0x3f, r0	; 63
    763a:	0f 90       	pop	r0
    763c:	1f 90       	pop	r1
    763e:	18 95       	reti

00007640 <__vector_50>:
    7640:	1f 92       	push	r1
    7642:	0f 92       	push	r0
    7644:	0f b6       	in	r0, 0x3f	; 63
    7646:	0f 92       	push	r0
    7648:	11 24       	eor	r1, r1
    764a:	0b b6       	in	r0, 0x3b	; 59
    764c:	0f 92       	push	r0
    764e:	2f 93       	push	r18
    7650:	3f 93       	push	r19
    7652:	4f 93       	push	r20
    7654:	5f 93       	push	r21
    7656:	6f 93       	push	r22
    7658:	7f 93       	push	r23
    765a:	8f 93       	push	r24
    765c:	9f 93       	push	r25
    765e:	af 93       	push	r26
    7660:	bf 93       	push	r27
    7662:	ef 93       	push	r30
    7664:	ff 93       	push	r31
    7666:	e0 91 35 23 	lds	r30, 0x2335	; 0x802335 <tc_tce0_ccb_callback>
    766a:	f0 91 36 23 	lds	r31, 0x2336	; 0x802336 <tc_tce0_ccb_callback+0x1>
    766e:	30 97       	sbiw	r30, 0x00	; 0
    7670:	09 f0       	breq	.+2      	; 0x7674 <__vector_50+0x34>
    7672:	19 95       	eicall
    7674:	ff 91       	pop	r31
    7676:	ef 91       	pop	r30
    7678:	bf 91       	pop	r27
    767a:	af 91       	pop	r26
    767c:	9f 91       	pop	r25
    767e:	8f 91       	pop	r24
    7680:	7f 91       	pop	r23
    7682:	6f 91       	pop	r22
    7684:	5f 91       	pop	r21
    7686:	4f 91       	pop	r20
    7688:	3f 91       	pop	r19
    768a:	2f 91       	pop	r18
    768c:	0f 90       	pop	r0
    768e:	0b be       	out	0x3b, r0	; 59
    7690:	0f 90       	pop	r0
    7692:	0f be       	out	0x3f, r0	; 63
    7694:	0f 90       	pop	r0
    7696:	1f 90       	pop	r1
    7698:	18 95       	reti

0000769a <__vector_51>:
    769a:	1f 92       	push	r1
    769c:	0f 92       	push	r0
    769e:	0f b6       	in	r0, 0x3f	; 63
    76a0:	0f 92       	push	r0
    76a2:	11 24       	eor	r1, r1
    76a4:	0b b6       	in	r0, 0x3b	; 59
    76a6:	0f 92       	push	r0
    76a8:	2f 93       	push	r18
    76aa:	3f 93       	push	r19
    76ac:	4f 93       	push	r20
    76ae:	5f 93       	push	r21
    76b0:	6f 93       	push	r22
    76b2:	7f 93       	push	r23
    76b4:	8f 93       	push	r24
    76b6:	9f 93       	push	r25
    76b8:	af 93       	push	r26
    76ba:	bf 93       	push	r27
    76bc:	ef 93       	push	r30
    76be:	ff 93       	push	r31
    76c0:	e0 91 33 23 	lds	r30, 0x2333	; 0x802333 <tc_tce0_ccc_callback>
    76c4:	f0 91 34 23 	lds	r31, 0x2334	; 0x802334 <tc_tce0_ccc_callback+0x1>
    76c8:	30 97       	sbiw	r30, 0x00	; 0
    76ca:	09 f0       	breq	.+2      	; 0x76ce <__vector_51+0x34>
    76cc:	19 95       	eicall
    76ce:	ff 91       	pop	r31
    76d0:	ef 91       	pop	r30
    76d2:	bf 91       	pop	r27
    76d4:	af 91       	pop	r26
    76d6:	9f 91       	pop	r25
    76d8:	8f 91       	pop	r24
    76da:	7f 91       	pop	r23
    76dc:	6f 91       	pop	r22
    76de:	5f 91       	pop	r21
    76e0:	4f 91       	pop	r20
    76e2:	3f 91       	pop	r19
    76e4:	2f 91       	pop	r18
    76e6:	0f 90       	pop	r0
    76e8:	0b be       	out	0x3b, r0	; 59
    76ea:	0f 90       	pop	r0
    76ec:	0f be       	out	0x3f, r0	; 63
    76ee:	0f 90       	pop	r0
    76f0:	1f 90       	pop	r1
    76f2:	18 95       	reti

000076f4 <__vector_52>:
    76f4:	1f 92       	push	r1
    76f6:	0f 92       	push	r0
    76f8:	0f b6       	in	r0, 0x3f	; 63
    76fa:	0f 92       	push	r0
    76fc:	11 24       	eor	r1, r1
    76fe:	0b b6       	in	r0, 0x3b	; 59
    7700:	0f 92       	push	r0
    7702:	2f 93       	push	r18
    7704:	3f 93       	push	r19
    7706:	4f 93       	push	r20
    7708:	5f 93       	push	r21
    770a:	6f 93       	push	r22
    770c:	7f 93       	push	r23
    770e:	8f 93       	push	r24
    7710:	9f 93       	push	r25
    7712:	af 93       	push	r26
    7714:	bf 93       	push	r27
    7716:	ef 93       	push	r30
    7718:	ff 93       	push	r31
    771a:	e0 91 31 23 	lds	r30, 0x2331	; 0x802331 <tc_tce0_ccd_callback>
    771e:	f0 91 32 23 	lds	r31, 0x2332	; 0x802332 <tc_tce0_ccd_callback+0x1>
    7722:	30 97       	sbiw	r30, 0x00	; 0
    7724:	09 f0       	breq	.+2      	; 0x7728 <__vector_52+0x34>
    7726:	19 95       	eicall
    7728:	ff 91       	pop	r31
    772a:	ef 91       	pop	r30
    772c:	bf 91       	pop	r27
    772e:	af 91       	pop	r26
    7730:	9f 91       	pop	r25
    7732:	8f 91       	pop	r24
    7734:	7f 91       	pop	r23
    7736:	6f 91       	pop	r22
    7738:	5f 91       	pop	r21
    773a:	4f 91       	pop	r20
    773c:	3f 91       	pop	r19
    773e:	2f 91       	pop	r18
    7740:	0f 90       	pop	r0
    7742:	0b be       	out	0x3b, r0	; 59
    7744:	0f 90       	pop	r0
    7746:	0f be       	out	0x3f, r0	; 63
    7748:	0f 90       	pop	r0
    774a:	1f 90       	pop	r1
    774c:	18 95       	reti

0000774e <__vector_53>:
    774e:	1f 92       	push	r1
    7750:	0f 92       	push	r0
    7752:	0f b6       	in	r0, 0x3f	; 63
    7754:	0f 92       	push	r0
    7756:	11 24       	eor	r1, r1
    7758:	0b b6       	in	r0, 0x3b	; 59
    775a:	0f 92       	push	r0
    775c:	2f 93       	push	r18
    775e:	3f 93       	push	r19
    7760:	4f 93       	push	r20
    7762:	5f 93       	push	r21
    7764:	6f 93       	push	r22
    7766:	7f 93       	push	r23
    7768:	8f 93       	push	r24
    776a:	9f 93       	push	r25
    776c:	af 93       	push	r26
    776e:	bf 93       	push	r27
    7770:	ef 93       	push	r30
    7772:	ff 93       	push	r31
    7774:	e0 91 2f 23 	lds	r30, 0x232F	; 0x80232f <tc_tce1_ovf_callback>
    7778:	f0 91 30 23 	lds	r31, 0x2330	; 0x802330 <tc_tce1_ovf_callback+0x1>
    777c:	30 97       	sbiw	r30, 0x00	; 0
    777e:	09 f0       	breq	.+2      	; 0x7782 <__vector_53+0x34>
    7780:	19 95       	eicall
    7782:	ff 91       	pop	r31
    7784:	ef 91       	pop	r30
    7786:	bf 91       	pop	r27
    7788:	af 91       	pop	r26
    778a:	9f 91       	pop	r25
    778c:	8f 91       	pop	r24
    778e:	7f 91       	pop	r23
    7790:	6f 91       	pop	r22
    7792:	5f 91       	pop	r21
    7794:	4f 91       	pop	r20
    7796:	3f 91       	pop	r19
    7798:	2f 91       	pop	r18
    779a:	0f 90       	pop	r0
    779c:	0b be       	out	0x3b, r0	; 59
    779e:	0f 90       	pop	r0
    77a0:	0f be       	out	0x3f, r0	; 63
    77a2:	0f 90       	pop	r0
    77a4:	1f 90       	pop	r1
    77a6:	18 95       	reti

000077a8 <__vector_54>:
    77a8:	1f 92       	push	r1
    77aa:	0f 92       	push	r0
    77ac:	0f b6       	in	r0, 0x3f	; 63
    77ae:	0f 92       	push	r0
    77b0:	11 24       	eor	r1, r1
    77b2:	0b b6       	in	r0, 0x3b	; 59
    77b4:	0f 92       	push	r0
    77b6:	2f 93       	push	r18
    77b8:	3f 93       	push	r19
    77ba:	4f 93       	push	r20
    77bc:	5f 93       	push	r21
    77be:	6f 93       	push	r22
    77c0:	7f 93       	push	r23
    77c2:	8f 93       	push	r24
    77c4:	9f 93       	push	r25
    77c6:	af 93       	push	r26
    77c8:	bf 93       	push	r27
    77ca:	ef 93       	push	r30
    77cc:	ff 93       	push	r31
    77ce:	e0 91 2d 23 	lds	r30, 0x232D	; 0x80232d <tc_tce1_err_callback>
    77d2:	f0 91 2e 23 	lds	r31, 0x232E	; 0x80232e <tc_tce1_err_callback+0x1>
    77d6:	30 97       	sbiw	r30, 0x00	; 0
    77d8:	09 f0       	breq	.+2      	; 0x77dc <__vector_54+0x34>
    77da:	19 95       	eicall
    77dc:	ff 91       	pop	r31
    77de:	ef 91       	pop	r30
    77e0:	bf 91       	pop	r27
    77e2:	af 91       	pop	r26
    77e4:	9f 91       	pop	r25
    77e6:	8f 91       	pop	r24
    77e8:	7f 91       	pop	r23
    77ea:	6f 91       	pop	r22
    77ec:	5f 91       	pop	r21
    77ee:	4f 91       	pop	r20
    77f0:	3f 91       	pop	r19
    77f2:	2f 91       	pop	r18
    77f4:	0f 90       	pop	r0
    77f6:	0b be       	out	0x3b, r0	; 59
    77f8:	0f 90       	pop	r0
    77fa:	0f be       	out	0x3f, r0	; 63
    77fc:	0f 90       	pop	r0
    77fe:	1f 90       	pop	r1
    7800:	18 95       	reti

00007802 <__vector_55>:
    7802:	1f 92       	push	r1
    7804:	0f 92       	push	r0
    7806:	0f b6       	in	r0, 0x3f	; 63
    7808:	0f 92       	push	r0
    780a:	11 24       	eor	r1, r1
    780c:	0b b6       	in	r0, 0x3b	; 59
    780e:	0f 92       	push	r0
    7810:	2f 93       	push	r18
    7812:	3f 93       	push	r19
    7814:	4f 93       	push	r20
    7816:	5f 93       	push	r21
    7818:	6f 93       	push	r22
    781a:	7f 93       	push	r23
    781c:	8f 93       	push	r24
    781e:	9f 93       	push	r25
    7820:	af 93       	push	r26
    7822:	bf 93       	push	r27
    7824:	ef 93       	push	r30
    7826:	ff 93       	push	r31
    7828:	e0 91 2b 23 	lds	r30, 0x232B	; 0x80232b <tc_tce1_cca_callback>
    782c:	f0 91 2c 23 	lds	r31, 0x232C	; 0x80232c <tc_tce1_cca_callback+0x1>
    7830:	30 97       	sbiw	r30, 0x00	; 0
    7832:	09 f0       	breq	.+2      	; 0x7836 <__vector_55+0x34>
    7834:	19 95       	eicall
    7836:	ff 91       	pop	r31
    7838:	ef 91       	pop	r30
    783a:	bf 91       	pop	r27
    783c:	af 91       	pop	r26
    783e:	9f 91       	pop	r25
    7840:	8f 91       	pop	r24
    7842:	7f 91       	pop	r23
    7844:	6f 91       	pop	r22
    7846:	5f 91       	pop	r21
    7848:	4f 91       	pop	r20
    784a:	3f 91       	pop	r19
    784c:	2f 91       	pop	r18
    784e:	0f 90       	pop	r0
    7850:	0b be       	out	0x3b, r0	; 59
    7852:	0f 90       	pop	r0
    7854:	0f be       	out	0x3f, r0	; 63
    7856:	0f 90       	pop	r0
    7858:	1f 90       	pop	r1
    785a:	18 95       	reti

0000785c <__vector_56>:
    785c:	1f 92       	push	r1
    785e:	0f 92       	push	r0
    7860:	0f b6       	in	r0, 0x3f	; 63
    7862:	0f 92       	push	r0
    7864:	11 24       	eor	r1, r1
    7866:	0b b6       	in	r0, 0x3b	; 59
    7868:	0f 92       	push	r0
    786a:	2f 93       	push	r18
    786c:	3f 93       	push	r19
    786e:	4f 93       	push	r20
    7870:	5f 93       	push	r21
    7872:	6f 93       	push	r22
    7874:	7f 93       	push	r23
    7876:	8f 93       	push	r24
    7878:	9f 93       	push	r25
    787a:	af 93       	push	r26
    787c:	bf 93       	push	r27
    787e:	ef 93       	push	r30
    7880:	ff 93       	push	r31
    7882:	e0 91 29 23 	lds	r30, 0x2329	; 0x802329 <tc_tce1_ccb_callback>
    7886:	f0 91 2a 23 	lds	r31, 0x232A	; 0x80232a <tc_tce1_ccb_callback+0x1>
    788a:	30 97       	sbiw	r30, 0x00	; 0
    788c:	09 f0       	breq	.+2      	; 0x7890 <__vector_56+0x34>
    788e:	19 95       	eicall
    7890:	ff 91       	pop	r31
    7892:	ef 91       	pop	r30
    7894:	bf 91       	pop	r27
    7896:	af 91       	pop	r26
    7898:	9f 91       	pop	r25
    789a:	8f 91       	pop	r24
    789c:	7f 91       	pop	r23
    789e:	6f 91       	pop	r22
    78a0:	5f 91       	pop	r21
    78a2:	4f 91       	pop	r20
    78a4:	3f 91       	pop	r19
    78a6:	2f 91       	pop	r18
    78a8:	0f 90       	pop	r0
    78aa:	0b be       	out	0x3b, r0	; 59
    78ac:	0f 90       	pop	r0
    78ae:	0f be       	out	0x3f, r0	; 63
    78b0:	0f 90       	pop	r0
    78b2:	1f 90       	pop	r1
    78b4:	18 95       	reti

000078b6 <__vector_108>:
    78b6:	1f 92       	push	r1
    78b8:	0f 92       	push	r0
    78ba:	0f b6       	in	r0, 0x3f	; 63
    78bc:	0f 92       	push	r0
    78be:	11 24       	eor	r1, r1
    78c0:	0b b6       	in	r0, 0x3b	; 59
    78c2:	0f 92       	push	r0
    78c4:	2f 93       	push	r18
    78c6:	3f 93       	push	r19
    78c8:	4f 93       	push	r20
    78ca:	5f 93       	push	r21
    78cc:	6f 93       	push	r22
    78ce:	7f 93       	push	r23
    78d0:	8f 93       	push	r24
    78d2:	9f 93       	push	r25
    78d4:	af 93       	push	r26
    78d6:	bf 93       	push	r27
    78d8:	ef 93       	push	r30
    78da:	ff 93       	push	r31
    78dc:	e0 91 27 23 	lds	r30, 0x2327	; 0x802327 <tc_tcf0_ovf_callback>
    78e0:	f0 91 28 23 	lds	r31, 0x2328	; 0x802328 <tc_tcf0_ovf_callback+0x1>
    78e4:	30 97       	sbiw	r30, 0x00	; 0
    78e6:	09 f0       	breq	.+2      	; 0x78ea <__vector_108+0x34>
    78e8:	19 95       	eicall
    78ea:	ff 91       	pop	r31
    78ec:	ef 91       	pop	r30
    78ee:	bf 91       	pop	r27
    78f0:	af 91       	pop	r26
    78f2:	9f 91       	pop	r25
    78f4:	8f 91       	pop	r24
    78f6:	7f 91       	pop	r23
    78f8:	6f 91       	pop	r22
    78fa:	5f 91       	pop	r21
    78fc:	4f 91       	pop	r20
    78fe:	3f 91       	pop	r19
    7900:	2f 91       	pop	r18
    7902:	0f 90       	pop	r0
    7904:	0b be       	out	0x3b, r0	; 59
    7906:	0f 90       	pop	r0
    7908:	0f be       	out	0x3f, r0	; 63
    790a:	0f 90       	pop	r0
    790c:	1f 90       	pop	r1
    790e:	18 95       	reti

00007910 <__vector_109>:
    7910:	1f 92       	push	r1
    7912:	0f 92       	push	r0
    7914:	0f b6       	in	r0, 0x3f	; 63
    7916:	0f 92       	push	r0
    7918:	11 24       	eor	r1, r1
    791a:	0b b6       	in	r0, 0x3b	; 59
    791c:	0f 92       	push	r0
    791e:	2f 93       	push	r18
    7920:	3f 93       	push	r19
    7922:	4f 93       	push	r20
    7924:	5f 93       	push	r21
    7926:	6f 93       	push	r22
    7928:	7f 93       	push	r23
    792a:	8f 93       	push	r24
    792c:	9f 93       	push	r25
    792e:	af 93       	push	r26
    7930:	bf 93       	push	r27
    7932:	ef 93       	push	r30
    7934:	ff 93       	push	r31
    7936:	e0 91 25 23 	lds	r30, 0x2325	; 0x802325 <tc_tcf0_err_callback>
    793a:	f0 91 26 23 	lds	r31, 0x2326	; 0x802326 <tc_tcf0_err_callback+0x1>
    793e:	30 97       	sbiw	r30, 0x00	; 0
    7940:	09 f0       	breq	.+2      	; 0x7944 <__vector_109+0x34>
    7942:	19 95       	eicall
    7944:	ff 91       	pop	r31
    7946:	ef 91       	pop	r30
    7948:	bf 91       	pop	r27
    794a:	af 91       	pop	r26
    794c:	9f 91       	pop	r25
    794e:	8f 91       	pop	r24
    7950:	7f 91       	pop	r23
    7952:	6f 91       	pop	r22
    7954:	5f 91       	pop	r21
    7956:	4f 91       	pop	r20
    7958:	3f 91       	pop	r19
    795a:	2f 91       	pop	r18
    795c:	0f 90       	pop	r0
    795e:	0b be       	out	0x3b, r0	; 59
    7960:	0f 90       	pop	r0
    7962:	0f be       	out	0x3f, r0	; 63
    7964:	0f 90       	pop	r0
    7966:	1f 90       	pop	r1
    7968:	18 95       	reti

0000796a <__vector_110>:
    796a:	1f 92       	push	r1
    796c:	0f 92       	push	r0
    796e:	0f b6       	in	r0, 0x3f	; 63
    7970:	0f 92       	push	r0
    7972:	11 24       	eor	r1, r1
    7974:	0b b6       	in	r0, 0x3b	; 59
    7976:	0f 92       	push	r0
    7978:	2f 93       	push	r18
    797a:	3f 93       	push	r19
    797c:	4f 93       	push	r20
    797e:	5f 93       	push	r21
    7980:	6f 93       	push	r22
    7982:	7f 93       	push	r23
    7984:	8f 93       	push	r24
    7986:	9f 93       	push	r25
    7988:	af 93       	push	r26
    798a:	bf 93       	push	r27
    798c:	ef 93       	push	r30
    798e:	ff 93       	push	r31
    7990:	e0 91 23 23 	lds	r30, 0x2323	; 0x802323 <tc_tcf0_cca_callback>
    7994:	f0 91 24 23 	lds	r31, 0x2324	; 0x802324 <tc_tcf0_cca_callback+0x1>
    7998:	30 97       	sbiw	r30, 0x00	; 0
    799a:	09 f0       	breq	.+2      	; 0x799e <__vector_110+0x34>
    799c:	19 95       	eicall
    799e:	ff 91       	pop	r31
    79a0:	ef 91       	pop	r30
    79a2:	bf 91       	pop	r27
    79a4:	af 91       	pop	r26
    79a6:	9f 91       	pop	r25
    79a8:	8f 91       	pop	r24
    79aa:	7f 91       	pop	r23
    79ac:	6f 91       	pop	r22
    79ae:	5f 91       	pop	r21
    79b0:	4f 91       	pop	r20
    79b2:	3f 91       	pop	r19
    79b4:	2f 91       	pop	r18
    79b6:	0f 90       	pop	r0
    79b8:	0b be       	out	0x3b, r0	; 59
    79ba:	0f 90       	pop	r0
    79bc:	0f be       	out	0x3f, r0	; 63
    79be:	0f 90       	pop	r0
    79c0:	1f 90       	pop	r1
    79c2:	18 95       	reti

000079c4 <__vector_111>:
    79c4:	1f 92       	push	r1
    79c6:	0f 92       	push	r0
    79c8:	0f b6       	in	r0, 0x3f	; 63
    79ca:	0f 92       	push	r0
    79cc:	11 24       	eor	r1, r1
    79ce:	0b b6       	in	r0, 0x3b	; 59
    79d0:	0f 92       	push	r0
    79d2:	2f 93       	push	r18
    79d4:	3f 93       	push	r19
    79d6:	4f 93       	push	r20
    79d8:	5f 93       	push	r21
    79da:	6f 93       	push	r22
    79dc:	7f 93       	push	r23
    79de:	8f 93       	push	r24
    79e0:	9f 93       	push	r25
    79e2:	af 93       	push	r26
    79e4:	bf 93       	push	r27
    79e6:	ef 93       	push	r30
    79e8:	ff 93       	push	r31
    79ea:	e0 91 21 23 	lds	r30, 0x2321	; 0x802321 <tc_tcf0_ccb_callback>
    79ee:	f0 91 22 23 	lds	r31, 0x2322	; 0x802322 <tc_tcf0_ccb_callback+0x1>
    79f2:	30 97       	sbiw	r30, 0x00	; 0
    79f4:	09 f0       	breq	.+2      	; 0x79f8 <__vector_111+0x34>
    79f6:	19 95       	eicall
    79f8:	ff 91       	pop	r31
    79fa:	ef 91       	pop	r30
    79fc:	bf 91       	pop	r27
    79fe:	af 91       	pop	r26
    7a00:	9f 91       	pop	r25
    7a02:	8f 91       	pop	r24
    7a04:	7f 91       	pop	r23
    7a06:	6f 91       	pop	r22
    7a08:	5f 91       	pop	r21
    7a0a:	4f 91       	pop	r20
    7a0c:	3f 91       	pop	r19
    7a0e:	2f 91       	pop	r18
    7a10:	0f 90       	pop	r0
    7a12:	0b be       	out	0x3b, r0	; 59
    7a14:	0f 90       	pop	r0
    7a16:	0f be       	out	0x3f, r0	; 63
    7a18:	0f 90       	pop	r0
    7a1a:	1f 90       	pop	r1
    7a1c:	18 95       	reti

00007a1e <__vector_112>:
    7a1e:	1f 92       	push	r1
    7a20:	0f 92       	push	r0
    7a22:	0f b6       	in	r0, 0x3f	; 63
    7a24:	0f 92       	push	r0
    7a26:	11 24       	eor	r1, r1
    7a28:	0b b6       	in	r0, 0x3b	; 59
    7a2a:	0f 92       	push	r0
    7a2c:	2f 93       	push	r18
    7a2e:	3f 93       	push	r19
    7a30:	4f 93       	push	r20
    7a32:	5f 93       	push	r21
    7a34:	6f 93       	push	r22
    7a36:	7f 93       	push	r23
    7a38:	8f 93       	push	r24
    7a3a:	9f 93       	push	r25
    7a3c:	af 93       	push	r26
    7a3e:	bf 93       	push	r27
    7a40:	ef 93       	push	r30
    7a42:	ff 93       	push	r31
    7a44:	e0 91 1f 23 	lds	r30, 0x231F	; 0x80231f <tc_tcf0_ccc_callback>
    7a48:	f0 91 20 23 	lds	r31, 0x2320	; 0x802320 <tc_tcf0_ccc_callback+0x1>
    7a4c:	30 97       	sbiw	r30, 0x00	; 0
    7a4e:	09 f0       	breq	.+2      	; 0x7a52 <__vector_112+0x34>
    7a50:	19 95       	eicall
    7a52:	ff 91       	pop	r31
    7a54:	ef 91       	pop	r30
    7a56:	bf 91       	pop	r27
    7a58:	af 91       	pop	r26
    7a5a:	9f 91       	pop	r25
    7a5c:	8f 91       	pop	r24
    7a5e:	7f 91       	pop	r23
    7a60:	6f 91       	pop	r22
    7a62:	5f 91       	pop	r21
    7a64:	4f 91       	pop	r20
    7a66:	3f 91       	pop	r19
    7a68:	2f 91       	pop	r18
    7a6a:	0f 90       	pop	r0
    7a6c:	0b be       	out	0x3b, r0	; 59
    7a6e:	0f 90       	pop	r0
    7a70:	0f be       	out	0x3f, r0	; 63
    7a72:	0f 90       	pop	r0
    7a74:	1f 90       	pop	r1
    7a76:	18 95       	reti

00007a78 <__vector_113>:
    7a78:	1f 92       	push	r1
    7a7a:	0f 92       	push	r0
    7a7c:	0f b6       	in	r0, 0x3f	; 63
    7a7e:	0f 92       	push	r0
    7a80:	11 24       	eor	r1, r1
    7a82:	0b b6       	in	r0, 0x3b	; 59
    7a84:	0f 92       	push	r0
    7a86:	2f 93       	push	r18
    7a88:	3f 93       	push	r19
    7a8a:	4f 93       	push	r20
    7a8c:	5f 93       	push	r21
    7a8e:	6f 93       	push	r22
    7a90:	7f 93       	push	r23
    7a92:	8f 93       	push	r24
    7a94:	9f 93       	push	r25
    7a96:	af 93       	push	r26
    7a98:	bf 93       	push	r27
    7a9a:	ef 93       	push	r30
    7a9c:	ff 93       	push	r31
    7a9e:	e0 91 1d 23 	lds	r30, 0x231D	; 0x80231d <tc_tcf0_ccd_callback>
    7aa2:	f0 91 1e 23 	lds	r31, 0x231E	; 0x80231e <tc_tcf0_ccd_callback+0x1>
    7aa6:	30 97       	sbiw	r30, 0x00	; 0
    7aa8:	09 f0       	breq	.+2      	; 0x7aac <__vector_113+0x34>
    7aaa:	19 95       	eicall
    7aac:	ff 91       	pop	r31
    7aae:	ef 91       	pop	r30
    7ab0:	bf 91       	pop	r27
    7ab2:	af 91       	pop	r26
    7ab4:	9f 91       	pop	r25
    7ab6:	8f 91       	pop	r24
    7ab8:	7f 91       	pop	r23
    7aba:	6f 91       	pop	r22
    7abc:	5f 91       	pop	r21
    7abe:	4f 91       	pop	r20
    7ac0:	3f 91       	pop	r19
    7ac2:	2f 91       	pop	r18
    7ac4:	0f 90       	pop	r0
    7ac6:	0b be       	out	0x3b, r0	; 59
    7ac8:	0f 90       	pop	r0
    7aca:	0f be       	out	0x3f, r0	; 63
    7acc:	0f 90       	pop	r0
    7ace:	1f 90       	pop	r1
    7ad0:	18 95       	reti

00007ad2 <tc_enable>:
    7ad2:	1f 93       	push	r17
    7ad4:	cf 93       	push	r28
    7ad6:	df 93       	push	r29
    7ad8:	1f 92       	push	r1
    7ada:	1f 92       	push	r1
    7adc:	cd b7       	in	r28, 0x3d	; 61
    7ade:	de b7       	in	r29, 0x3e	; 62
    7ae0:	2f b7       	in	r18, 0x3f	; 63
    7ae2:	2a 83       	std	Y+2, r18	; 0x02
    7ae4:	f8 94       	cli
    7ae6:	1a 81       	ldd	r17, Y+2	; 0x02
    7ae8:	28 2f       	mov	r18, r24
    7aea:	39 2f       	mov	r19, r25
    7aec:	21 15       	cp	r18, r1
    7aee:	88 e0       	ldi	r24, 0x08	; 8
    7af0:	38 07       	cpc	r19, r24
    7af2:	49 f4       	brne	.+18     	; 0x7b06 <tc_enable+0x34>
    7af4:	61 e0       	ldi	r22, 0x01	; 1
    7af6:	83 e0       	ldi	r24, 0x03	; 3
    7af8:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7afc:	64 e0       	ldi	r22, 0x04	; 4
    7afe:	83 e0       	ldi	r24, 0x03	; 3
    7b00:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b04:	4f c0       	rjmp	.+158    	; 0x7ba4 <tc_enable+0xd2>
    7b06:	20 34       	cpi	r18, 0x40	; 64
    7b08:	88 e0       	ldi	r24, 0x08	; 8
    7b0a:	38 07       	cpc	r19, r24
    7b0c:	49 f4       	brne	.+18     	; 0x7b20 <tc_enable+0x4e>
    7b0e:	62 e0       	ldi	r22, 0x02	; 2
    7b10:	83 e0       	ldi	r24, 0x03	; 3
    7b12:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b16:	64 e0       	ldi	r22, 0x04	; 4
    7b18:	83 e0       	ldi	r24, 0x03	; 3
    7b1a:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b1e:	42 c0       	rjmp	.+132    	; 0x7ba4 <tc_enable+0xd2>
    7b20:	21 15       	cp	r18, r1
    7b22:	89 e0       	ldi	r24, 0x09	; 9
    7b24:	38 07       	cpc	r19, r24
    7b26:	49 f4       	brne	.+18     	; 0x7b3a <tc_enable+0x68>
    7b28:	61 e0       	ldi	r22, 0x01	; 1
    7b2a:	84 e0       	ldi	r24, 0x04	; 4
    7b2c:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b30:	64 e0       	ldi	r22, 0x04	; 4
    7b32:	84 e0       	ldi	r24, 0x04	; 4
    7b34:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b38:	35 c0       	rjmp	.+106    	; 0x7ba4 <tc_enable+0xd2>
    7b3a:	20 34       	cpi	r18, 0x40	; 64
    7b3c:	89 e0       	ldi	r24, 0x09	; 9
    7b3e:	38 07       	cpc	r19, r24
    7b40:	49 f4       	brne	.+18     	; 0x7b54 <tc_enable+0x82>
    7b42:	62 e0       	ldi	r22, 0x02	; 2
    7b44:	84 e0       	ldi	r24, 0x04	; 4
    7b46:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b4a:	64 e0       	ldi	r22, 0x04	; 4
    7b4c:	84 e0       	ldi	r24, 0x04	; 4
    7b4e:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b52:	28 c0       	rjmp	.+80     	; 0x7ba4 <tc_enable+0xd2>
    7b54:	21 15       	cp	r18, r1
    7b56:	8a e0       	ldi	r24, 0x0A	; 10
    7b58:	38 07       	cpc	r19, r24
    7b5a:	49 f4       	brne	.+18     	; 0x7b6e <tc_enable+0x9c>
    7b5c:	61 e0       	ldi	r22, 0x01	; 1
    7b5e:	85 e0       	ldi	r24, 0x05	; 5
    7b60:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b64:	64 e0       	ldi	r22, 0x04	; 4
    7b66:	85 e0       	ldi	r24, 0x05	; 5
    7b68:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b6c:	1b c0       	rjmp	.+54     	; 0x7ba4 <tc_enable+0xd2>
    7b6e:	20 34       	cpi	r18, 0x40	; 64
    7b70:	8a e0       	ldi	r24, 0x0A	; 10
    7b72:	38 07       	cpc	r19, r24
    7b74:	49 f4       	brne	.+18     	; 0x7b88 <tc_enable+0xb6>
    7b76:	62 e0       	ldi	r22, 0x02	; 2
    7b78:	85 e0       	ldi	r24, 0x05	; 5
    7b7a:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b7e:	64 e0       	ldi	r22, 0x04	; 4
    7b80:	85 e0       	ldi	r24, 0x05	; 5
    7b82:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b86:	0e c0       	rjmp	.+28     	; 0x7ba4 <tc_enable+0xd2>
    7b88:	21 15       	cp	r18, r1
    7b8a:	3b 40       	sbci	r19, 0x0B	; 11
    7b8c:	49 f4       	brne	.+18     	; 0x7ba0 <tc_enable+0xce>
    7b8e:	61 e0       	ldi	r22, 0x01	; 1
    7b90:	86 e0       	ldi	r24, 0x06	; 6
    7b92:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b96:	64 e0       	ldi	r22, 0x04	; 4
    7b98:	86 e0       	ldi	r24, 0x06	; 6
    7b9a:	0e 94 31 58 	call	0xb062	; 0xb062 <sysclk_enable_module>
    7b9e:	02 c0       	rjmp	.+4      	; 0x7ba4 <tc_enable+0xd2>
    7ba0:	1f bf       	out	0x3f, r17	; 63
    7ba2:	10 c0       	rjmp	.+32     	; 0x7bc4 <tc_enable+0xf2>
    7ba4:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    7ba8:	8f 3f       	cpi	r24, 0xFF	; 255
    7baa:	09 f4       	brne	.+2      	; 0x7bae <tc_enable+0xdc>
    7bac:	ff cf       	rjmp	.-2      	; 0x7bac <tc_enable+0xda>
    7bae:	8f b7       	in	r24, 0x3f	; 63
    7bb0:	89 83       	std	Y+1, r24	; 0x01
    7bb2:	f8 94       	cli
    7bb4:	99 81       	ldd	r25, Y+1	; 0x01
    7bb6:	ed ea       	ldi	r30, 0xAD	; 173
    7bb8:	f7 e2       	ldi	r31, 0x27	; 39
    7bba:	81 81       	ldd	r24, Z+1	; 0x01
    7bbc:	8f 5f       	subi	r24, 0xFF	; 255
    7bbe:	81 83       	std	Z+1, r24	; 0x01
    7bc0:	9f bf       	out	0x3f, r25	; 63
    7bc2:	1f bf       	out	0x3f, r17	; 63
    7bc4:	0f 90       	pop	r0
    7bc6:	0f 90       	pop	r0
    7bc8:	df 91       	pop	r29
    7bca:	cf 91       	pop	r28
    7bcc:	1f 91       	pop	r17
    7bce:	08 95       	ret

00007bd0 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    7bd0:	81 15       	cp	r24, r1
    7bd2:	28 e0       	ldi	r18, 0x08	; 8
    7bd4:	92 07       	cpc	r25, r18
    7bd6:	29 f4       	brne	.+10     	; 0x7be2 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    7bd8:	60 93 63 23 	sts	0x2363, r22	; 0x802363 <tc_tcc0_ovf_callback>
    7bdc:	70 93 64 23 	sts	0x2364, r23	; 0x802364 <tc_tcc0_ovf_callback+0x1>
    7be0:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    7be2:	80 34       	cpi	r24, 0x40	; 64
    7be4:	28 e0       	ldi	r18, 0x08	; 8
    7be6:	92 07       	cpc	r25, r18
    7be8:	29 f4       	brne	.+10     	; 0x7bf4 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    7bea:	60 93 57 23 	sts	0x2357, r22	; 0x802357 <tc_tcc1_ovf_callback>
    7bee:	70 93 58 23 	sts	0x2358, r23	; 0x802358 <tc_tcc1_ovf_callback+0x1>
    7bf2:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    7bf4:	81 15       	cp	r24, r1
    7bf6:	29 e0       	ldi	r18, 0x09	; 9
    7bf8:	92 07       	cpc	r25, r18
    7bfa:	29 f4       	brne	.+10     	; 0x7c06 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    7bfc:	60 93 4f 23 	sts	0x234F, r22	; 0x80234f <tc_tcd0_ovf_callback>
    7c00:	70 93 50 23 	sts	0x2350, r23	; 0x802350 <tc_tcd0_ovf_callback+0x1>
    7c04:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    7c06:	80 34       	cpi	r24, 0x40	; 64
    7c08:	29 e0       	ldi	r18, 0x09	; 9
    7c0a:	92 07       	cpc	r25, r18
    7c0c:	29 f4       	brne	.+10     	; 0x7c18 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    7c0e:	60 93 43 23 	sts	0x2343, r22	; 0x802343 <tc_tcd1_ovf_callback>
    7c12:	70 93 44 23 	sts	0x2344, r23	; 0x802344 <tc_tcd1_ovf_callback+0x1>
    7c16:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    7c18:	81 15       	cp	r24, r1
    7c1a:	2a e0       	ldi	r18, 0x0A	; 10
    7c1c:	92 07       	cpc	r25, r18
    7c1e:	29 f4       	brne	.+10     	; 0x7c2a <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    7c20:	60 93 3b 23 	sts	0x233B, r22	; 0x80233b <tc_tce0_ovf_callback>
    7c24:	70 93 3c 23 	sts	0x233C, r23	; 0x80233c <tc_tce0_ovf_callback+0x1>
    7c28:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    7c2a:	80 34       	cpi	r24, 0x40	; 64
    7c2c:	2a e0       	ldi	r18, 0x0A	; 10
    7c2e:	92 07       	cpc	r25, r18
    7c30:	29 f4       	brne	.+10     	; 0x7c3c <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    7c32:	60 93 2f 23 	sts	0x232F, r22	; 0x80232f <tc_tce1_ovf_callback>
    7c36:	70 93 30 23 	sts	0x2330, r23	; 0x802330 <tc_tce1_ovf_callback+0x1>
    7c3a:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    7c3c:	81 15       	cp	r24, r1
    7c3e:	9b 40       	sbci	r25, 0x0B	; 11
    7c40:	21 f4       	brne	.+8      	; 0x7c4a <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    7c42:	60 93 27 23 	sts	0x2327, r22	; 0x802327 <tc_tcf0_ovf_callback>
    7c46:	70 93 28 23 	sts	0x2328, r23	; 0x802328 <tc_tcf0_ovf_callback+0x1>
    7c4a:	08 95       	ret

00007c4c <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    7c4c:	cf 93       	push	r28
    7c4e:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    7c50:	e0 91 65 23 	lds	r30, 0x2365	; 0x802365 <transfer>
    7c54:	f0 91 66 23 	lds	r31, 0x2366	; 0x802366 <transfer+0x1>
    7c58:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    7c5a:	83 ff       	sbrs	r24, 3
    7c5c:	08 c0       	rjmp	.+16     	; 0x7c6e <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    7c5e:	88 60       	ori	r24, 0x08	; 8
    7c60:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    7c62:	83 e0       	ldi	r24, 0x03	; 3
    7c64:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    7c66:	86 ef       	ldi	r24, 0xF6	; 246
    7c68:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7c6c:	83 c0       	rjmp	.+262    	; 0x7d74 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    7c6e:	98 2f       	mov	r25, r24
    7c70:	94 71       	andi	r25, 0x14	; 20
    7c72:	31 f0       	breq	.+12     	; 0x7c80 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7c74:	83 e0       	ldi	r24, 0x03	; 3
    7c76:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    7c78:	8f ef       	ldi	r24, 0xFF	; 255
    7c7a:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7c7e:	7a c0       	rjmp	.+244    	; 0x7d74 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    7c80:	86 ff       	sbrs	r24, 6
    7c82:	43 c0       	rjmp	.+134    	; 0x7d0a <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    7c84:	c5 e6       	ldi	r28, 0x65	; 101
    7c86:	d3 e2       	ldi	r29, 0x23	; 35
    7c88:	aa 81       	ldd	r26, Y+2	; 0x02
    7c8a:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    7c8c:	8c 81       	ldd	r24, Y+4	; 0x04
    7c8e:	9d 81       	ldd	r25, Y+5	; 0x05
    7c90:	14 96       	adiw	r26, 0x04	; 4
    7c92:	2d 91       	ld	r18, X+
    7c94:	3c 91       	ld	r19, X
    7c96:	15 97       	sbiw	r26, 0x05	; 5
    7c98:	82 17       	cp	r24, r18
    7c9a:	93 07       	cpc	r25, r19
    7c9c:	6c f4       	brge	.+26     	; 0x7cb8 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    7c9e:	9c 01       	movw	r18, r24
    7ca0:	2f 5f       	subi	r18, 0xFF	; 255
    7ca2:	3f 4f       	sbci	r19, 0xFF	; 255
    7ca4:	20 93 69 23 	sts	0x2369, r18	; 0x802369 <transfer+0x4>
    7ca8:	30 93 6a 23 	sts	0x236A, r19	; 0x80236a <transfer+0x5>
    7cac:	a8 0f       	add	r26, r24
    7cae:	b9 1f       	adc	r27, r25
    7cb0:	11 96       	adiw	r26, 0x01	; 1
    7cb2:	8c 91       	ld	r24, X
    7cb4:	87 83       	std	Z+7, r24	; 0x07
    7cb6:	5e c0       	rjmp	.+188    	; 0x7d74 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    7cb8:	80 91 6b 23 	lds	r24, 0x236B	; 0x80236b <transfer+0x6>
    7cbc:	90 91 6c 23 	lds	r25, 0x236C	; 0x80236c <transfer+0x7>
    7cc0:	18 96       	adiw	r26, 0x08	; 8
    7cc2:	2d 91       	ld	r18, X+
    7cc4:	3c 91       	ld	r19, X
    7cc6:	19 97       	sbiw	r26, 0x09	; 9
    7cc8:	82 17       	cp	r24, r18
    7cca:	93 07       	cpc	r25, r19
    7ccc:	c8 f4       	brcc	.+50     	; 0x7d00 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    7cce:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <transfer+0x8>
    7cd2:	22 23       	and	r18, r18
    7cd4:	21 f0       	breq	.+8      	; 0x7cde <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    7cd6:	86 81       	ldd	r24, Z+6	; 0x06
    7cd8:	81 60       	ori	r24, 0x01	; 1
    7cda:	86 83       	std	Z+6, r24	; 0x06
    7cdc:	4b c0       	rjmp	.+150    	; 0x7d74 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    7cde:	16 96       	adiw	r26, 0x06	; 6
    7ce0:	2d 91       	ld	r18, X+
    7ce2:	3c 91       	ld	r19, X
    7ce4:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    7ce6:	ac 01       	movw	r20, r24
    7ce8:	4f 5f       	subi	r20, 0xFF	; 255
    7cea:	5f 4f       	sbci	r21, 0xFF	; 255
    7cec:	40 93 6b 23 	sts	0x236B, r20	; 0x80236b <transfer+0x6>
    7cf0:	50 93 6c 23 	sts	0x236C, r21	; 0x80236c <transfer+0x7>
    7cf4:	d9 01       	movw	r26, r18
    7cf6:	a8 0f       	add	r26, r24
    7cf8:	b9 1f       	adc	r27, r25
    7cfa:	8c 91       	ld	r24, X
    7cfc:	87 83       	std	Z+7, r24	; 0x07
    7cfe:	3a c0       	rjmp	.+116    	; 0x7d74 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7d00:	83 e0       	ldi	r24, 0x03	; 3
    7d02:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    7d04:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <transfer+0xa>
    7d08:	35 c0       	rjmp	.+106    	; 0x7d74 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    7d0a:	88 23       	and	r24, r24
    7d0c:	84 f5       	brge	.+96     	; 0x7d6e <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    7d0e:	a5 e6       	ldi	r26, 0x65	; 101
    7d10:	b3 e2       	ldi	r27, 0x23	; 35
    7d12:	12 96       	adiw	r26, 0x02	; 2
    7d14:	cd 91       	ld	r28, X+
    7d16:	dc 91       	ld	r29, X
    7d18:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    7d1a:	16 96       	adiw	r26, 0x06	; 6
    7d1c:	8d 91       	ld	r24, X+
    7d1e:	9c 91       	ld	r25, X
    7d20:	17 97       	sbiw	r26, 0x07	; 7
    7d22:	28 85       	ldd	r18, Y+8	; 0x08
    7d24:	39 85       	ldd	r19, Y+9	; 0x09
    7d26:	82 17       	cp	r24, r18
    7d28:	93 07       	cpc	r25, r19
    7d2a:	d8 f4       	brcc	.+54     	; 0x7d62 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    7d2c:	6e 81       	ldd	r22, Y+6	; 0x06
    7d2e:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    7d30:	9c 01       	movw	r18, r24
    7d32:	2f 5f       	subi	r18, 0xFF	; 255
    7d34:	3f 4f       	sbci	r19, 0xFF	; 255
    7d36:	20 93 6b 23 	sts	0x236B, r18	; 0x80236b <transfer+0x6>
    7d3a:	30 93 6c 23 	sts	0x236C, r19	; 0x80236c <transfer+0x7>
    7d3e:	47 81       	ldd	r20, Z+7	; 0x07
    7d40:	db 01       	movw	r26, r22
    7d42:	a8 0f       	add	r26, r24
    7d44:	b9 1f       	adc	r27, r25
    7d46:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    7d48:	88 85       	ldd	r24, Y+8	; 0x08
    7d4a:	99 85       	ldd	r25, Y+9	; 0x09
    7d4c:	28 17       	cp	r18, r24
    7d4e:	39 07       	cpc	r19, r25
    7d50:	18 f4       	brcc	.+6      	; 0x7d58 <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    7d52:	82 e0       	ldi	r24, 0x02	; 2
    7d54:	83 83       	std	Z+3, r24	; 0x03
    7d56:	0e c0       	rjmp	.+28     	; 0x7d74 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    7d58:	87 e0       	ldi	r24, 0x07	; 7
    7d5a:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    7d5c:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <transfer+0xa>
    7d60:	09 c0       	rjmp	.+18     	; 0x7d74 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7d62:	83 e0       	ldi	r24, 0x03	; 3
    7d64:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    7d66:	89 ef       	ldi	r24, 0xF9	; 249
    7d68:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7d6c:	03 c0       	rjmp	.+6      	; 0x7d74 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    7d6e:	8b ef       	ldi	r24, 0xFB	; 251
    7d70:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
	}
}
    7d74:	df 91       	pop	r29
    7d76:	cf 91       	pop	r28
    7d78:	08 95       	ret

00007d7a <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    7d7a:	1f 92       	push	r1
    7d7c:	0f 92       	push	r0
    7d7e:	0f b6       	in	r0, 0x3f	; 63
    7d80:	0f 92       	push	r0
    7d82:	11 24       	eor	r1, r1
    7d84:	0b b6       	in	r0, 0x3b	; 59
    7d86:	0f 92       	push	r0
    7d88:	2f 93       	push	r18
    7d8a:	3f 93       	push	r19
    7d8c:	4f 93       	push	r20
    7d8e:	5f 93       	push	r21
    7d90:	6f 93       	push	r22
    7d92:	7f 93       	push	r23
    7d94:	8f 93       	push	r24
    7d96:	9f 93       	push	r25
    7d98:	af 93       	push	r26
    7d9a:	bf 93       	push	r27
    7d9c:	ef 93       	push	r30
    7d9e:	ff 93       	push	r31
    7da0:	55 df       	rcall	.-342    	; 0x7c4c <twim_interrupt_handler>
    7da2:	ff 91       	pop	r31
    7da4:	ef 91       	pop	r30
    7da6:	bf 91       	pop	r27
    7da8:	af 91       	pop	r26
    7daa:	9f 91       	pop	r25
    7dac:	8f 91       	pop	r24
    7dae:	7f 91       	pop	r23
    7db0:	6f 91       	pop	r22
    7db2:	5f 91       	pop	r21
    7db4:	4f 91       	pop	r20
    7db6:	3f 91       	pop	r19
    7db8:	2f 91       	pop	r18
    7dba:	0f 90       	pop	r0
    7dbc:	0b be       	out	0x3b, r0	; 59
    7dbe:	0f 90       	pop	r0
    7dc0:	0f be       	out	0x3f, r0	; 63
    7dc2:	0f 90       	pop	r0
    7dc4:	1f 90       	pop	r1
    7dc6:	18 95       	reti

00007dc8 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    7dc8:	1f 92       	push	r1
    7dca:	0f 92       	push	r0
    7dcc:	0f b6       	in	r0, 0x3f	; 63
    7dce:	0f 92       	push	r0
    7dd0:	11 24       	eor	r1, r1
    7dd2:	0b b6       	in	r0, 0x3b	; 59
    7dd4:	0f 92       	push	r0
    7dd6:	2f 93       	push	r18
    7dd8:	3f 93       	push	r19
    7dda:	4f 93       	push	r20
    7ddc:	5f 93       	push	r21
    7dde:	6f 93       	push	r22
    7de0:	7f 93       	push	r23
    7de2:	8f 93       	push	r24
    7de4:	9f 93       	push	r25
    7de6:	af 93       	push	r26
    7de8:	bf 93       	push	r27
    7dea:	ef 93       	push	r30
    7dec:	ff 93       	push	r31
    7dee:	2e df       	rcall	.-420    	; 0x7c4c <twim_interrupt_handler>
    7df0:	ff 91       	pop	r31
    7df2:	ef 91       	pop	r30
    7df4:	bf 91       	pop	r27
    7df6:	af 91       	pop	r26
    7df8:	9f 91       	pop	r25
    7dfa:	8f 91       	pop	r24
    7dfc:	7f 91       	pop	r23
    7dfe:	6f 91       	pop	r22
    7e00:	5f 91       	pop	r21
    7e02:	4f 91       	pop	r20
    7e04:	3f 91       	pop	r19
    7e06:	2f 91       	pop	r18
    7e08:	0f 90       	pop	r0
    7e0a:	0b be       	out	0x3b, r0	; 59
    7e0c:	0f 90       	pop	r0
    7e0e:	0f be       	out	0x3f, r0	; 63
    7e10:	0f 90       	pop	r0
    7e12:	1f 90       	pop	r1
    7e14:	18 95       	reti

00007e16 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    7e16:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    7e18:	db 01       	movw	r26, r22
    7e1a:	14 96       	adiw	r26, 0x04	; 4
    7e1c:	8c 91       	ld	r24, X
    7e1e:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    7e20:	88 eb       	ldi	r24, 0xB8	; 184
    7e22:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    7e24:	81 e0       	ldi	r24, 0x01	; 1
    7e26:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    7e28:	e5 e6       	ldi	r30, 0x65	; 101
    7e2a:	f3 e2       	ldi	r31, 0x23	; 35
    7e2c:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    7e2e:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    7e30:	e0 ea       	ldi	r30, 0xA0	; 160
    7e32:	f0 e0       	ldi	r31, 0x00	; 0
    7e34:	82 81       	ldd	r24, Z+2	; 0x02
    7e36:	82 60       	ori	r24, 0x02	; 2
    7e38:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    7e3a:	78 94       	sei

	return STATUS_OK;
}
    7e3c:	80 e0       	ldi	r24, 0x00	; 0
    7e3e:	08 95       	ret

00007e40 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    7e40:	cf 93       	push	r28
    7e42:	df 93       	push	r29
    7e44:	1f 92       	push	r1
    7e46:	cd b7       	in	r28, 0x3d	; 61
    7e48:	de b7       	in	r29, 0x3e	; 62
    7e4a:	9c 01       	movw	r18, r24
    7e4c:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    7e4e:	89 2b       	or	r24, r25
    7e50:	09 f4       	brne	.+2      	; 0x7e54 <twi_master_transfer+0x14>
    7e52:	51 c0       	rjmp	.+162    	; 0x7ef6 <twi_master_transfer+0xb6>
    7e54:	30 97       	sbiw	r30, 0x00	; 0
    7e56:	09 f4       	brne	.+2      	; 0x7e5a <twi_master_transfer+0x1a>
    7e58:	50 c0       	rjmp	.+160    	; 0x7efa <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    7e5a:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    7e5c:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <transfer+0x9>
    7e60:	88 23       	and	r24, r24
    7e62:	19 f0       	breq	.+6      	; 0x7e6a <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    7e64:	99 23       	and	r25, r25
    7e66:	f1 f3       	breq	.-4      	; 0x7e64 <twi_master_transfer+0x24>
    7e68:	4a c0       	rjmp	.+148    	; 0x7efe <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    7e6a:	8f b7       	in	r24, 0x3f	; 63
    7e6c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7e6e:	f8 94       	cli
	return flags;
    7e70:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    7e72:	a5 e6       	ldi	r26, 0x65	; 101
    7e74:	b3 e2       	ldi	r27, 0x23	; 35
    7e76:	91 e0       	ldi	r25, 0x01	; 1
    7e78:	19 96       	adiw	r26, 0x09	; 9
    7e7a:	9c 93       	st	X, r25
    7e7c:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    7e7e:	90 e8       	ldi	r25, 0x80	; 128
    7e80:	1a 96       	adiw	r26, 0x0a	; 10
    7e82:	9c 93       	st	X, r25
    7e84:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    7e86:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    7e88:	2d 93       	st	X+, r18
    7e8a:	3c 93       	st	X, r19
    7e8c:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    7e8e:	12 96       	adiw	r26, 0x02	; 2
    7e90:	6d 93       	st	X+, r22
    7e92:	7c 93       	st	X, r23
    7e94:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    7e96:	14 96       	adiw	r26, 0x04	; 4
    7e98:	1d 92       	st	X+, r1
    7e9a:	1c 92       	st	X, r1
    7e9c:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    7e9e:	16 96       	adiw	r26, 0x06	; 6
    7ea0:	1d 92       	st	X+, r1
    7ea2:	1c 92       	st	X, r1
    7ea4:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    7ea6:	18 96       	adiw	r26, 0x08	; 8
    7ea8:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    7eaa:	80 81       	ld	r24, Z
    7eac:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    7eae:	64 81       	ldd	r22, Z+4	; 0x04
    7eb0:	75 81       	ldd	r23, Z+5	; 0x05
    7eb2:	67 2b       	or	r22, r23
    7eb4:	11 f4       	brne	.+4      	; 0x7eba <twi_master_transfer+0x7a>
    7eb6:	41 11       	cpse	r20, r1
    7eb8:	03 c0       	rjmp	.+6      	; 0x7ec0 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    7eba:	f9 01       	movw	r30, r18
    7ebc:	86 83       	std	Z+6, r24	; 0x06
    7ebe:	03 c0       	rjmp	.+6      	; 0x7ec6 <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    7ec0:	81 60       	ori	r24, 0x01	; 1
    7ec2:	f9 01       	movw	r30, r18
    7ec4:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    7ec6:	e5 e6       	ldi	r30, 0x65	; 101
    7ec8:	f3 e2       	ldi	r31, 0x23	; 35
    7eca:	92 85       	ldd	r25, Z+10	; 0x0a
    7ecc:	90 38       	cpi	r25, 0x80	; 128
    7ece:	e9 f3       	breq	.-6      	; 0x7eca <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    7ed0:	f9 01       	movw	r30, r18
    7ed2:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    7ed4:	83 70       	andi	r24, 0x03	; 3
    7ed6:	81 30       	cpi	r24, 0x01	; 1
    7ed8:	49 f0       	breq	.+18     	; 0x7eec <twi_master_transfer+0xac>
    7eda:	a5 e6       	ldi	r26, 0x65	; 101
    7edc:	b3 e2       	ldi	r27, 0x23	; 35
    7ede:	ed 91       	ld	r30, X+
    7ee0:	fc 91       	ld	r31, X
    7ee2:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    7ee4:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    7ee6:	83 70       	andi	r24, 0x03	; 3
    7ee8:	81 30       	cpi	r24, 0x01	; 1
    7eea:	c9 f7       	brne	.-14     	; 0x7ede <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    7eec:	e5 e6       	ldi	r30, 0x65	; 101
    7eee:	f3 e2       	ldi	r31, 0x23	; 35
    7ef0:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    7ef2:	11 86       	std	Z+9, r1	; 0x09
    7ef4:	05 c0       	rjmp	.+10     	; 0x7f00 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    7ef6:	88 ef       	ldi	r24, 0xF8	; 248
    7ef8:	03 c0       	rjmp	.+6      	; 0x7f00 <twi_master_transfer+0xc0>
    7efa:	88 ef       	ldi	r24, 0xF8	; 248
    7efc:	01 c0       	rjmp	.+2      	; 0x7f00 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    7efe:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    7f00:	0f 90       	pop	r0
    7f02:	df 91       	pop	r29
    7f04:	cf 91       	pop	r28
    7f06:	08 95       	ret

00007f08 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    7f08:	cf 93       	push	r28
    7f0a:	df 93       	push	r29
    7f0c:	1f 92       	push	r1
    7f0e:	1f 92       	push	r1
    7f10:	cd b7       	in	r28, 0x3d	; 61
    7f12:	de b7       	in	r29, 0x3e	; 62
    7f14:	81 11       	cpse	r24, r1
    7f16:	26 c0       	rjmp	.+76     	; 0x7f64 <udd_sleep_mode+0x5c>
    7f18:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <udd_b_idle>
    7f1c:	99 23       	and	r25, r25
    7f1e:	f9 f0       	breq	.+62     	; 0x7f5e <udd_sleep_mode+0x56>
    7f20:	90 91 ae 27 	lds	r25, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    7f24:	91 11       	cpse	r25, r1
    7f26:	01 c0       	rjmp	.+2      	; 0x7f2a <udd_sleep_mode+0x22>
    7f28:	ff cf       	rjmp	.-2      	; 0x7f28 <udd_sleep_mode+0x20>
    7f2a:	9f b7       	in	r25, 0x3f	; 63
    7f2c:	9a 83       	std	Y+2, r25	; 0x02
    7f2e:	f8 94       	cli
    7f30:	2a 81       	ldd	r18, Y+2	; 0x02
    7f32:	ed ea       	ldi	r30, 0xAD	; 173
    7f34:	f7 e2       	ldi	r31, 0x27	; 39
    7f36:	91 81       	ldd	r25, Z+1	; 0x01
    7f38:	91 50       	subi	r25, 0x01	; 1
    7f3a:	91 83       	std	Z+1, r25	; 0x01
    7f3c:	2f bf       	out	0x3f, r18	; 63
    7f3e:	0f c0       	rjmp	.+30     	; 0x7f5e <udd_sleep_mode+0x56>
    7f40:	90 91 ae 27 	lds	r25, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    7f44:	9f 3f       	cpi	r25, 0xFF	; 255
    7f46:	09 f4       	brne	.+2      	; 0x7f4a <udd_sleep_mode+0x42>
    7f48:	ff cf       	rjmp	.-2      	; 0x7f48 <udd_sleep_mode+0x40>
    7f4a:	9f b7       	in	r25, 0x3f	; 63
    7f4c:	99 83       	std	Y+1, r25	; 0x01
    7f4e:	f8 94       	cli
    7f50:	29 81       	ldd	r18, Y+1	; 0x01
    7f52:	ed ea       	ldi	r30, 0xAD	; 173
    7f54:	f7 e2       	ldi	r31, 0x27	; 39
    7f56:	91 81       	ldd	r25, Z+1	; 0x01
    7f58:	9f 5f       	subi	r25, 0xFF	; 255
    7f5a:	91 83       	std	Z+1, r25	; 0x01
    7f5c:	2f bf       	out	0x3f, r18	; 63
    7f5e:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <udd_b_idle>
    7f62:	05 c0       	rjmp	.+10     	; 0x7f6e <udd_sleep_mode+0x66>
    7f64:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <udd_b_idle>
    7f68:	99 23       	and	r25, r25
    7f6a:	51 f3       	breq	.-44     	; 0x7f40 <udd_sleep_mode+0x38>
    7f6c:	f8 cf       	rjmp	.-16     	; 0x7f5e <udd_sleep_mode+0x56>
    7f6e:	0f 90       	pop	r0
    7f70:	0f 90       	pop	r0
    7f72:	df 91       	pop	r29
    7f74:	cf 91       	pop	r28
    7f76:	08 95       	ret

00007f78 <udd_ctrl_init>:
    7f78:	0f 93       	push	r16
    7f7a:	e8 ec       	ldi	r30, 0xC8	; 200
    7f7c:	f4 e0       	ldi	r31, 0x04	; 4
    7f7e:	80 81       	ld	r24, Z
    7f80:	8f 7d       	andi	r24, 0xDF	; 223
    7f82:	80 83       	st	Z, r24
    7f84:	80 81       	ld	r24, Z
    7f86:	8f 7d       	andi	r24, 0xDF	; 223
    7f88:	80 83       	st	Z, r24
    7f8a:	e0 e7       	ldi	r30, 0x70	; 112
    7f8c:	f4 e2       	ldi	r31, 0x24	; 36
    7f8e:	02 e0       	ldi	r16, 0x02	; 2
    7f90:	05 93       	las	Z, r16
    7f92:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <udd_sram+0x16>
    7f96:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <udd_sram+0x17>
    7f9a:	00 e2       	ldi	r16, 0x20	; 32
    7f9c:	06 93       	lac	Z, r16
    7f9e:	00 e4       	ldi	r16, 0x40	; 64
    7fa0:	06 93       	lac	Z, r16
    7fa2:	e8 e6       	ldi	r30, 0x68	; 104
    7fa4:	f4 e2       	ldi	r31, 0x24	; 36
    7fa6:	00 e4       	ldi	r16, 0x40	; 64
    7fa8:	06 93       	lac	Z, r16
    7faa:	ed e9       	ldi	r30, 0x9D	; 157
    7fac:	f7 e2       	ldi	r31, 0x27	; 39
    7fae:	14 86       	std	Z+12, r1	; 0x0c
    7fb0:	15 86       	std	Z+13, r1	; 0x0d
    7fb2:	16 86       	std	Z+14, r1	; 0x0e
    7fb4:	17 86       	std	Z+15, r1	; 0x0f
    7fb6:	12 86       	std	Z+10, r1	; 0x0a
    7fb8:	13 86       	std	Z+11, r1	; 0x0b
    7fba:	10 92 59 24 	sts	0x2459, r1	; 0x802459 <udd_ep_control_state>
    7fbe:	0f 91       	pop	r16
    7fc0:	08 95       	ret

00007fc2 <udd_ctrl_stall_data>:
    7fc2:	0f 93       	push	r16
    7fc4:	85 e0       	ldi	r24, 0x05	; 5
    7fc6:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    7fca:	e1 e7       	ldi	r30, 0x71	; 113
    7fcc:	f4 e2       	ldi	r31, 0x24	; 36
    7fce:	04 e0       	ldi	r16, 0x04	; 4
    7fd0:	05 93       	las	Z, r16
    7fd2:	e9 e6       	ldi	r30, 0x69	; 105
    7fd4:	f4 e2       	ldi	r31, 0x24	; 36
    7fd6:	04 e0       	ldi	r16, 0x04	; 4
    7fd8:	05 93       	las	Z, r16
    7fda:	0f 91       	pop	r16
    7fdc:	08 95       	ret

00007fde <udd_ctrl_send_zlp_in>:
    7fde:	0f 93       	push	r16
    7fe0:	83 e0       	ldi	r24, 0x03	; 3
    7fe2:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    7fe6:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <udd_sram+0x16>
    7fea:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <udd_sram+0x17>
    7fee:	e0 e7       	ldi	r30, 0x70	; 112
    7ff0:	f4 e2       	ldi	r31, 0x24	; 36
    7ff2:	02 e0       	ldi	r16, 0x02	; 2
    7ff4:	06 93       	lac	Z, r16
    7ff6:	0f 91       	pop	r16
    7ff8:	08 95       	ret

00007ffa <udd_ctrl_endofrequest>:
    7ffa:	e0 91 a9 27 	lds	r30, 0x27A9	; 0x8027a9 <udd_g_ctrlreq+0xc>
    7ffe:	f0 91 aa 27 	lds	r31, 0x27AA	; 0x8027aa <udd_g_ctrlreq+0xd>
    8002:	30 97       	sbiw	r30, 0x00	; 0
    8004:	09 f0       	breq	.+2      	; 0x8008 <udd_ctrl_endofrequest+0xe>
    8006:	19 95       	eicall
    8008:	08 95       	ret

0000800a <udd_ctrl_in_sent>:
    800a:	0f 93       	push	r16
    800c:	cf 93       	push	r28
    800e:	df 93       	push	r29
    8010:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8014:	83 30       	cpi	r24, 0x03	; 3
    8016:	19 f4       	brne	.+6      	; 0x801e <udd_ctrl_in_sent+0x14>
    8018:	f0 df       	rcall	.-32     	; 0x7ffa <udd_ctrl_endofrequest>
    801a:	ae df       	rcall	.-164    	; 0x7f78 <udd_ctrl_init>
    801c:	5e c0       	rjmp	.+188    	; 0x80da <udd_ctrl_in_sent+0xd0>
    801e:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8022:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8026:	c0 91 a7 27 	lds	r28, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    802a:	d0 91 a8 27 	lds	r29, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    802e:	c8 1b       	sub	r28, r24
    8030:	d9 0b       	sbc	r29, r25
    8032:	71 f5       	brne	.+92     	; 0x8090 <udd_ctrl_in_sent+0x86>
    8034:	20 91 57 24 	lds	r18, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8038:	30 91 58 24 	lds	r19, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    803c:	82 0f       	add	r24, r18
    803e:	93 1f       	adc	r25, r19
    8040:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8044:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8048:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    804c:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    8050:	82 17       	cp	r24, r18
    8052:	93 07       	cpc	r25, r19
    8054:	21 f0       	breq	.+8      	; 0x805e <udd_ctrl_in_sent+0x54>
    8056:	80 91 70 23 	lds	r24, 0x2370	; 0x802370 <b_shortpacket.5472>
    805a:	88 23       	and	r24, r24
    805c:	41 f0       	breq	.+16     	; 0x806e <udd_ctrl_in_sent+0x64>
    805e:	84 e0       	ldi	r24, 0x04	; 4
    8060:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8064:	e8 e6       	ldi	r30, 0x68	; 104
    8066:	f4 e2       	ldi	r31, 0x24	; 36
    8068:	02 e0       	ldi	r16, 0x02	; 2
    806a:	06 93       	lac	Z, r16
    806c:	36 c0       	rjmp	.+108    	; 0x80da <udd_ctrl_in_sent+0xd0>
    806e:	e0 91 ab 27 	lds	r30, 0x27AB	; 0x8027ab <udd_g_ctrlreq+0xe>
    8072:	f0 91 ac 27 	lds	r31, 0x27AC	; 0x8027ac <udd_g_ctrlreq+0xf>
    8076:	30 97       	sbiw	r30, 0x00	; 0
    8078:	99 f0       	breq	.+38     	; 0x80a0 <udd_ctrl_in_sent+0x96>
    807a:	19 95       	eicall
    807c:	88 23       	and	r24, r24
    807e:	81 f0       	breq	.+32     	; 0x80a0 <udd_ctrl_in_sent+0x96>
    8080:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    8084:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8088:	c0 91 a7 27 	lds	r28, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    808c:	d0 91 a8 27 	lds	r29, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    8090:	c0 34       	cpi	r28, 0x40	; 64
    8092:	d1 05       	cpc	r29, r1
    8094:	28 f0       	brcs	.+10     	; 0x80a0 <udd_ctrl_in_sent+0x96>
    8096:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <b_shortpacket.5472>
    809a:	c0 e4       	ldi	r28, 0x40	; 64
    809c:	d0 e0       	ldi	r29, 0x00	; 0
    809e:	03 c0       	rjmp	.+6      	; 0x80a6 <udd_ctrl_in_sent+0x9c>
    80a0:	81 e0       	ldi	r24, 0x01	; 1
    80a2:	80 93 70 23 	sts	0x2370, r24	; 0x802370 <b_shortpacket.5472>
    80a6:	ec e5       	ldi	r30, 0x5C	; 92
    80a8:	f4 e2       	ldi	r31, 0x24	; 36
    80aa:	c6 8b       	std	Z+22, r28	; 0x16
    80ac:	d7 8b       	std	Z+23, r29	; 0x17
    80ae:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    80b2:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    80b6:	20 91 a5 27 	lds	r18, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    80ba:	30 91 a6 27 	lds	r19, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    80be:	28 0f       	add	r18, r24
    80c0:	39 1f       	adc	r19, r25
    80c2:	20 8f       	std	Z+24, r18	; 0x18
    80c4:	31 8f       	std	Z+25, r19	; 0x19
    80c6:	c8 0f       	add	r28, r24
    80c8:	d9 1f       	adc	r29, r25
    80ca:	c0 93 55 24 	sts	0x2455, r28	; 0x802455 <udd_ctrl_payload_nb_trans>
    80ce:	d0 93 56 24 	sts	0x2456, r29	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    80d2:	e0 e7       	ldi	r30, 0x70	; 112
    80d4:	f4 e2       	ldi	r31, 0x24	; 36
    80d6:	02 e0       	ldi	r16, 0x02	; 2
    80d8:	06 93       	lac	Z, r16
    80da:	df 91       	pop	r29
    80dc:	cf 91       	pop	r28
    80de:	0f 91       	pop	r16
    80e0:	08 95       	ret

000080e2 <udd_ep_get_size>:
    80e2:	fc 01       	movw	r30, r24
    80e4:	81 81       	ldd	r24, Z+1	; 0x01
    80e6:	e8 2f       	mov	r30, r24
    80e8:	e7 70       	andi	r30, 0x07	; 7
    80ea:	8e 2f       	mov	r24, r30
    80ec:	90 e0       	ldi	r25, 0x00	; 0
    80ee:	fc 01       	movw	r30, r24
    80f0:	31 97       	sbiw	r30, 0x01	; 1
    80f2:	e7 30       	cpi	r30, 0x07	; 7
    80f4:	f1 05       	cpc	r31, r1
    80f6:	d8 f4       	brcc	.+54     	; 0x812e <udd_ep_get_size+0x4c>
    80f8:	88 27       	eor	r24, r24
    80fa:	e2 50       	subi	r30, 0x02	; 2
    80fc:	ff 4f       	sbci	r31, 0xFF	; 255
    80fe:	8f 4f       	sbci	r24, 0xFF	; 255
    8100:	0c 94 2e 61 	jmp	0xc25c	; 0xc25c <__tablejump2__>
    8104:	80 e1       	ldi	r24, 0x10	; 16
    8106:	90 e0       	ldi	r25, 0x00	; 0
    8108:	08 95       	ret
    810a:	80 e2       	ldi	r24, 0x20	; 32
    810c:	90 e0       	ldi	r25, 0x00	; 0
    810e:	08 95       	ret
    8110:	80 e4       	ldi	r24, 0x40	; 64
    8112:	90 e0       	ldi	r25, 0x00	; 0
    8114:	08 95       	ret
    8116:	80 e8       	ldi	r24, 0x80	; 128
    8118:	90 e0       	ldi	r25, 0x00	; 0
    811a:	08 95       	ret
    811c:	80 e0       	ldi	r24, 0x00	; 0
    811e:	91 e0       	ldi	r25, 0x01	; 1
    8120:	08 95       	ret
    8122:	80 e0       	ldi	r24, 0x00	; 0
    8124:	92 e0       	ldi	r25, 0x02	; 2
    8126:	08 95       	ret
    8128:	8f ef       	ldi	r24, 0xFF	; 255
    812a:	93 e0       	ldi	r25, 0x03	; 3
    812c:	08 95       	ret
    812e:	88 e0       	ldi	r24, 0x08	; 8
    8130:	90 e0       	ldi	r25, 0x00	; 0
    8132:	08 95       	ret

00008134 <udd_ep_get_job>:
    8134:	28 2f       	mov	r18, r24
    8136:	2f 70       	andi	r18, 0x0F	; 15
    8138:	30 e0       	ldi	r19, 0x00	; 0
    813a:	22 0f       	add	r18, r18
    813c:	33 1f       	adc	r19, r19
    813e:	08 2e       	mov	r0, r24
    8140:	00 0c       	add	r0, r0
    8142:	99 0b       	sbc	r25, r25
    8144:	88 27       	eor	r24, r24
    8146:	99 0f       	add	r25, r25
    8148:	88 1f       	adc	r24, r24
    814a:	99 27       	eor	r25, r25
    814c:	82 0f       	add	r24, r18
    814e:	93 1f       	adc	r25, r19
    8150:	02 97       	sbiw	r24, 0x02	; 2
    8152:	9c 01       	movw	r18, r24
    8154:	22 0f       	add	r18, r18
    8156:	33 1f       	adc	r19, r19
    8158:	22 0f       	add	r18, r18
    815a:	33 1f       	adc	r19, r19
    815c:	22 0f       	add	r18, r18
    815e:	33 1f       	adc	r19, r19
    8160:	82 0f       	add	r24, r18
    8162:	93 1f       	adc	r25, r19
    8164:	8f 50       	subi	r24, 0x0F	; 15
    8166:	9c 4d       	sbci	r25, 0xDC	; 220
    8168:	08 95       	ret

0000816a <udd_ctrl_interrupt_tc_setup>:
    816a:	0f 93       	push	r16
    816c:	cf 93       	push	r28
    816e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8172:	80 ff       	sbrs	r24, 0
    8174:	65 c0       	rjmp	.+202    	; 0x8240 <udd_ctrl_interrupt_tc_setup+0xd6>
    8176:	81 e0       	ldi	r24, 0x01	; 1
    8178:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    817c:	e8 e6       	ldi	r30, 0x68	; 104
    817e:	f4 e2       	ldi	r31, 0x24	; 36
    8180:	00 e8       	ldi	r16, 0x80	; 128
    8182:	06 93       	lac	Z, r16
    8184:	e0 e7       	ldi	r30, 0x70	; 112
    8186:	f4 e2       	ldi	r31, 0x24	; 36
    8188:	00 e8       	ldi	r16, 0x80	; 128
    818a:	06 93       	lac	Z, r16
    818c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    8190:	e8 e6       	ldi	r30, 0x68	; 104
    8192:	f4 e2       	ldi	r31, 0x24	; 36
    8194:	00 e1       	ldi	r16, 0x10	; 16
    8196:	06 93       	lac	Z, r16
    8198:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    819c:	88 23       	and	r24, r24
    819e:	29 f0       	breq	.+10     	; 0x81aa <udd_ctrl_interrupt_tc_setup+0x40>
    81a0:	83 50       	subi	r24, 0x03	; 3
    81a2:	82 30       	cpi	r24, 0x02	; 2
    81a4:	08 f4       	brcc	.+2      	; 0x81a8 <udd_ctrl_interrupt_tc_setup+0x3e>
    81a6:	29 df       	rcall	.-430    	; 0x7ffa <udd_ctrl_endofrequest>
    81a8:	e7 de       	rcall	.-562    	; 0x7f78 <udd_ctrl_init>
    81aa:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_sram+0xe>
    81ae:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_sram+0xf>
    81b2:	08 97       	sbiw	r24, 0x08	; 8
    81b4:	09 f0       	breq	.+2      	; 0x81b8 <udd_ctrl_interrupt_tc_setup+0x4e>
    81b6:	46 c0       	rjmp	.+140    	; 0x8244 <udd_ctrl_interrupt_tc_setup+0xda>
    81b8:	88 e0       	ldi	r24, 0x08	; 8
    81ba:	e5 e1       	ldi	r30, 0x15	; 21
    81bc:	f4 e2       	ldi	r31, 0x24	; 36
    81be:	ad e9       	ldi	r26, 0x9D	; 157
    81c0:	b7 e2       	ldi	r27, 0x27	; 39
    81c2:	01 90       	ld	r0, Z+
    81c4:	0d 92       	st	X+, r0
    81c6:	8a 95       	dec	r24
    81c8:	e1 f7       	brne	.-8      	; 0x81c2 <udd_ctrl_interrupt_tc_setup+0x58>
    81ca:	e8 ec       	ldi	r30, 0xC8	; 200
    81cc:	f4 e0       	ldi	r31, 0x04	; 4
    81ce:	80 81       	ld	r24, Z
    81d0:	80 62       	ori	r24, 0x20	; 32
    81d2:	80 83       	st	Z, r24
    81d4:	80 81       	ld	r24, Z
    81d6:	80 62       	ori	r24, 0x20	; 32
    81d8:	80 83       	st	Z, r24
    81da:	0e 94 8a 5d 	call	0xbb14	; 0xbb14 <udc_process_setup>
    81de:	c8 2f       	mov	r28, r24
    81e0:	81 11       	cpse	r24, r1
    81e2:	03 c0       	rjmp	.+6      	; 0x81ea <udd_ctrl_interrupt_tc_setup+0x80>
    81e4:	ee de       	rcall	.-548    	; 0x7fc2 <udd_ctrl_stall_data>
    81e6:	c1 e0       	ldi	r28, 0x01	; 1
    81e8:	2e c0       	rjmp	.+92     	; 0x8246 <udd_ctrl_interrupt_tc_setup+0xdc>
    81ea:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    81ee:	88 23       	and	r24, r24
    81f0:	6c f4       	brge	.+26     	; 0x820c <udd_ctrl_interrupt_tc_setup+0xa2>
    81f2:	10 92 57 24 	sts	0x2457, r1	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    81f6:	10 92 58 24 	sts	0x2458, r1	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    81fa:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    81fe:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8202:	82 e0       	ldi	r24, 0x02	; 2
    8204:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8208:	00 df       	rcall	.-512    	; 0x800a <udd_ctrl_in_sent>
    820a:	1d c0       	rjmp	.+58     	; 0x8246 <udd_ctrl_interrupt_tc_setup+0xdc>
    820c:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    8210:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    8214:	89 2b       	or	r24, r25
    8216:	11 f4       	brne	.+4      	; 0x821c <udd_ctrl_interrupt_tc_setup+0xb2>
    8218:	e2 de       	rcall	.-572    	; 0x7fde <udd_ctrl_send_zlp_in>
    821a:	15 c0       	rjmp	.+42     	; 0x8246 <udd_ctrl_interrupt_tc_setup+0xdc>
    821c:	10 92 57 24 	sts	0x2457, r1	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8220:	10 92 58 24 	sts	0x2458, r1	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8224:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    8228:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    822c:	81 e0       	ldi	r24, 0x01	; 1
    822e:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8232:	e8 e6       	ldi	r30, 0x68	; 104
    8234:	f4 e2       	ldi	r31, 0x24	; 36
    8236:	02 e0       	ldi	r16, 0x02	; 2
    8238:	06 93       	lac	Z, r16
    823a:	00 e2       	ldi	r16, 0x20	; 32
    823c:	06 93       	lac	Z, r16
    823e:	03 c0       	rjmp	.+6      	; 0x8246 <udd_ctrl_interrupt_tc_setup+0xdc>
    8240:	c0 e0       	ldi	r28, 0x00	; 0
    8242:	01 c0       	rjmp	.+2      	; 0x8246 <udd_ctrl_interrupt_tc_setup+0xdc>
    8244:	c1 e0       	ldi	r28, 0x01	; 1
    8246:	8c 2f       	mov	r24, r28
    8248:	cf 91       	pop	r28
    824a:	0f 91       	pop	r16
    824c:	08 95       	ret

0000824e <udd_ep_trans_complet>:
    824e:	8f 92       	push	r8
    8250:	9f 92       	push	r9
    8252:	af 92       	push	r10
    8254:	bf 92       	push	r11
    8256:	df 92       	push	r13
    8258:	ef 92       	push	r14
    825a:	ff 92       	push	r15
    825c:	0f 93       	push	r16
    825e:	1f 93       	push	r17
    8260:	cf 93       	push	r28
    8262:	df 93       	push	r29
    8264:	d8 2e       	mov	r13, r24
    8266:	66 df       	rcall	.-308    	; 0x8134 <udd_ep_get_job>
    8268:	8c 01       	movw	r16, r24
    826a:	cd 2d       	mov	r28, r13
    826c:	cf 70       	andi	r28, 0x0F	; 15
    826e:	d0 e0       	ldi	r29, 0x00	; 0
    8270:	ce 01       	movw	r24, r28
    8272:	88 0f       	add	r24, r24
    8274:	99 1f       	adc	r25, r25
    8276:	cd 2d       	mov	r28, r13
    8278:	0d 2c       	mov	r0, r13
    827a:	00 0c       	add	r0, r0
    827c:	dd 0b       	sbc	r29, r29
    827e:	cc 27       	eor	r28, r28
    8280:	dd 0f       	add	r29, r29
    8282:	cc 1f       	adc	r28, r28
    8284:	dd 27       	eor	r29, r29
    8286:	c8 0f       	add	r28, r24
    8288:	d9 1f       	adc	r29, r25
    828a:	ce 01       	movw	r24, r28
    828c:	88 0f       	add	r24, r24
    828e:	99 1f       	adc	r25, r25
    8290:	88 0f       	add	r24, r24
    8292:	99 1f       	adc	r25, r25
    8294:	88 0f       	add	r24, r24
    8296:	99 1f       	adc	r25, r25
    8298:	9c 01       	movw	r18, r24
    829a:	28 59       	subi	r18, 0x98	; 152
    829c:	3b 4d       	sbci	r19, 0xDB	; 219
    829e:	79 01       	movw	r14, r18
    82a0:	c9 01       	movw	r24, r18
    82a2:	1f df       	rcall	.-450    	; 0x80e2 <udd_ep_get_size>
    82a4:	4c 01       	movw	r8, r24
    82a6:	dd 20       	and	r13, r13
    82a8:	0c f0       	brlt	.+2      	; 0x82ac <udd_ep_trans_complet+0x5e>
    82aa:	7b c0       	rjmp	.+246    	; 0x83a2 <udd_ep_trans_complet+0x154>
    82ac:	fe 01       	movw	r30, r28
    82ae:	ee 0f       	add	r30, r30
    82b0:	ff 1f       	adc	r31, r31
    82b2:	ee 0f       	add	r30, r30
    82b4:	ff 1f       	adc	r31, r31
    82b6:	ee 0f       	add	r30, r30
    82b8:	ff 1f       	adc	r31, r31
    82ba:	e4 5a       	subi	r30, 0xA4	; 164
    82bc:	fb 4d       	sbci	r31, 0xDB	; 219
    82be:	22 89       	ldd	r18, Z+18	; 0x12
    82c0:	33 89       	ldd	r19, Z+19	; 0x13
    82c2:	d8 01       	movw	r26, r16
    82c4:	15 96       	adiw	r26, 0x05	; 5
    82c6:	8d 91       	ld	r24, X+
    82c8:	9c 91       	ld	r25, X
    82ca:	16 97       	sbiw	r26, 0x06	; 6
    82cc:	82 0f       	add	r24, r18
    82ce:	93 1f       	adc	r25, r19
    82d0:	15 96       	adiw	r26, 0x05	; 5
    82d2:	8d 93       	st	X+, r24
    82d4:	9c 93       	st	X, r25
    82d6:	16 97       	sbiw	r26, 0x06	; 6
    82d8:	13 96       	adiw	r26, 0x03	; 3
    82da:	2d 91       	ld	r18, X+
    82dc:	3c 91       	ld	r19, X
    82de:	14 97       	sbiw	r26, 0x04	; 4
    82e0:	82 17       	cp	r24, r18
    82e2:	93 07       	cpc	r25, r19
    82e4:	09 f4       	brne	.+2      	; 0x82e8 <udd_ep_trans_complet+0x9a>
    82e6:	47 c0       	rjmp	.+142    	; 0x8376 <udd_ep_trans_complet+0x128>
    82e8:	28 1b       	sub	r18, r24
    82ea:	39 0b       	sbc	r19, r25
    82ec:	21 15       	cp	r18, r1
    82ee:	b4 e0       	ldi	r27, 0x04	; 4
    82f0:	3b 07       	cpc	r19, r27
    82f2:	40 f0       	brcs	.+16     	; 0x8304 <udd_ep_trans_complet+0xb6>
    82f4:	2f ef       	ldi	r18, 0xFF	; 255
    82f6:	33 e0       	ldi	r19, 0x03	; 3
    82f8:	c9 01       	movw	r24, r18
    82fa:	b4 01       	movw	r22, r8
    82fc:	0e 94 c9 60 	call	0xc192	; 0xc192 <__udivmodhi4>
    8300:	28 1b       	sub	r18, r24
    8302:	39 0b       	sbc	r19, r25
    8304:	f8 01       	movw	r30, r16
    8306:	80 81       	ld	r24, Z
    8308:	81 ff       	sbrs	r24, 1
    830a:	0a c0       	rjmp	.+20     	; 0x8320 <udd_ep_trans_complet+0xd2>
    830c:	c9 01       	movw	r24, r18
    830e:	b4 01       	movw	r22, r8
    8310:	0e 94 c9 60 	call	0xc192	; 0xc192 <__udivmodhi4>
    8314:	41 e0       	ldi	r20, 0x01	; 1
    8316:	89 2b       	or	r24, r25
    8318:	09 f0       	breq	.+2      	; 0x831c <udd_ep_trans_complet+0xce>
    831a:	40 e0       	ldi	r20, 0x00	; 0
    831c:	84 2f       	mov	r24, r20
    831e:	01 c0       	rjmp	.+2      	; 0x8322 <udd_ep_trans_complet+0xd4>
    8320:	80 e0       	ldi	r24, 0x00	; 0
    8322:	d8 01       	movw	r26, r16
    8324:	9c 91       	ld	r25, X
    8326:	80 fb       	bst	r24, 0
    8328:	91 f9       	bld	r25, 1
    832a:	9c 93       	st	X, r25
    832c:	fe 01       	movw	r30, r28
    832e:	ee 0f       	add	r30, r30
    8330:	ff 1f       	adc	r31, r31
    8332:	ee 0f       	add	r30, r30
    8334:	ff 1f       	adc	r31, r31
    8336:	ee 0f       	add	r30, r30
    8338:	ff 1f       	adc	r31, r31
    833a:	e4 5a       	subi	r30, 0xA4	; 164
    833c:	fb 4d       	sbci	r31, 0xDB	; 219
    833e:	12 8a       	std	Z+18, r1	; 0x12
    8340:	13 8a       	std	Z+19, r1	; 0x13
    8342:	26 87       	std	Z+14, r18	; 0x0e
    8344:	37 87       	std	Z+15, r19	; 0x0f
    8346:	11 96       	adiw	r26, 0x01	; 1
    8348:	2d 91       	ld	r18, X+
    834a:	3c 91       	ld	r19, X
    834c:	12 97       	sbiw	r26, 0x02	; 2
    834e:	15 96       	adiw	r26, 0x05	; 5
    8350:	8d 91       	ld	r24, X+
    8352:	9c 91       	ld	r25, X
    8354:	16 97       	sbiw	r26, 0x06	; 6
    8356:	82 0f       	add	r24, r18
    8358:	93 1f       	adc	r25, r19
    835a:	cc 0f       	add	r28, r28
    835c:	dd 1f       	adc	r29, r29
    835e:	cc 0f       	add	r28, r28
    8360:	dd 1f       	adc	r29, r29
    8362:	cc 0f       	add	r28, r28
    8364:	dd 1f       	adc	r29, r29
    8366:	c4 59       	subi	r28, 0x94	; 148
    8368:	db 4d       	sbci	r29, 0xDB	; 219
    836a:	88 83       	st	Y, r24
    836c:	99 83       	std	Y+1, r25	; 0x01
    836e:	f7 01       	movw	r30, r14
    8370:	02 e0       	ldi	r16, 0x02	; 2
    8372:	06 93       	lac	Z, r16
    8374:	e4 c0       	rjmp	.+456    	; 0x853e <udd_ep_trans_complet+0x2f0>
    8376:	d8 01       	movw	r26, r16
    8378:	8c 91       	ld	r24, X
    837a:	81 ff       	sbrs	r24, 1
    837c:	cd c0       	rjmp	.+410    	; 0x8518 <udd_ep_trans_complet+0x2ca>
    837e:	8d 7f       	andi	r24, 0xFD	; 253
    8380:	8c 93       	st	X, r24
    8382:	cc 0f       	add	r28, r28
    8384:	dd 1f       	adc	r29, r29
    8386:	cc 0f       	add	r28, r28
    8388:	dd 1f       	adc	r29, r29
    838a:	cc 0f       	add	r28, r28
    838c:	dd 1f       	adc	r29, r29
    838e:	c4 5a       	subi	r28, 0xA4	; 164
    8390:	db 4d       	sbci	r29, 0xDB	; 219
    8392:	1a 8a       	std	Y+18, r1	; 0x12
    8394:	1b 8a       	std	Y+19, r1	; 0x13
    8396:	1e 86       	std	Y+14, r1	; 0x0e
    8398:	1f 86       	std	Y+15, r1	; 0x0f
    839a:	f7 01       	movw	r30, r14
    839c:	02 e0       	ldi	r16, 0x02	; 2
    839e:	06 93       	lac	Z, r16
    83a0:	ce c0       	rjmp	.+412    	; 0x853e <udd_ep_trans_complet+0x2f0>
    83a2:	fe 01       	movw	r30, r28
    83a4:	ee 0f       	add	r30, r30
    83a6:	ff 1f       	adc	r31, r31
    83a8:	ee 0f       	add	r30, r30
    83aa:	ff 1f       	adc	r31, r31
    83ac:	ee 0f       	add	r30, r30
    83ae:	ff 1f       	adc	r31, r31
    83b0:	e4 5a       	subi	r30, 0xA4	; 164
    83b2:	fb 4d       	sbci	r31, 0xDB	; 219
    83b4:	a6 84       	ldd	r10, Z+14	; 0x0e
    83b6:	b7 84       	ldd	r11, Z+15	; 0x0f
    83b8:	d8 01       	movw	r26, r16
    83ba:	8c 91       	ld	r24, X
    83bc:	82 ff       	sbrs	r24, 2
    83be:	1b c0       	rjmp	.+54     	; 0x83f6 <udd_ep_trans_complet+0x1a8>
    83c0:	11 96       	adiw	r26, 0x01	; 1
    83c2:	ed 91       	ld	r30, X+
    83c4:	fc 91       	ld	r31, X
    83c6:	12 97       	sbiw	r26, 0x02	; 2
    83c8:	15 96       	adiw	r26, 0x05	; 5
    83ca:	2d 91       	ld	r18, X+
    83cc:	3c 91       	ld	r19, X
    83ce:	16 97       	sbiw	r26, 0x06	; 6
    83d0:	13 96       	adiw	r26, 0x03	; 3
    83d2:	8d 91       	ld	r24, X+
    83d4:	9c 91       	ld	r25, X
    83d6:	14 97       	sbiw	r26, 0x04	; 4
    83d8:	b4 01       	movw	r22, r8
    83da:	0e 94 c9 60 	call	0xc192	; 0xc192 <__udivmodhi4>
    83de:	b0 e4       	ldi	r27, 0x40	; 64
    83e0:	db 9e       	mul	r13, r27
    83e2:	b0 01       	movw	r22, r0
    83e4:	11 24       	eor	r1, r1
    83e6:	6f 5c       	subi	r22, 0xCF	; 207
    83e8:	7c 4d       	sbci	r23, 0xDC	; 220
    83ea:	ac 01       	movw	r20, r24
    83ec:	cf 01       	movw	r24, r30
    83ee:	82 0f       	add	r24, r18
    83f0:	93 1f       	adc	r25, r19
    83f2:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
    83f6:	f8 01       	movw	r30, r16
    83f8:	25 81       	ldd	r18, Z+5	; 0x05
    83fa:	36 81       	ldd	r19, Z+6	; 0x06
    83fc:	2a 0d       	add	r18, r10
    83fe:	3b 1d       	adc	r19, r11
    8400:	25 83       	std	Z+5, r18	; 0x05
    8402:	36 83       	std	Z+6, r19	; 0x06
    8404:	83 81       	ldd	r24, Z+3	; 0x03
    8406:	94 81       	ldd	r25, Z+4	; 0x04
    8408:	82 17       	cp	r24, r18
    840a:	93 07       	cpc	r25, r19
    840c:	68 f4       	brcc	.+26     	; 0x8428 <udd_ep_trans_complet+0x1da>
    840e:	85 83       	std	Z+5, r24	; 0x05
    8410:	96 83       	std	Z+6, r25	; 0x06
    8412:	cc 0f       	add	r28, r28
    8414:	dd 1f       	adc	r29, r29
    8416:	cc 0f       	add	r28, r28
    8418:	dd 1f       	adc	r29, r29
    841a:	cc 0f       	add	r28, r28
    841c:	dd 1f       	adc	r29, r29
    841e:	c4 5a       	subi	r28, 0xA4	; 164
    8420:	db 4d       	sbci	r29, 0xDB	; 219
    8422:	8a 89       	ldd	r24, Y+18	; 0x12
    8424:	9b 89       	ldd	r25, Y+19	; 0x13
    8426:	78 c0       	rjmp	.+240    	; 0x8518 <udd_ep_trans_complet+0x2ca>
    8428:	fe 01       	movw	r30, r28
    842a:	ee 0f       	add	r30, r30
    842c:	ff 1f       	adc	r31, r31
    842e:	ee 0f       	add	r30, r30
    8430:	ff 1f       	adc	r31, r31
    8432:	ee 0f       	add	r30, r30
    8434:	ff 1f       	adc	r31, r31
    8436:	e4 5a       	subi	r30, 0xA4	; 164
    8438:	fb 4d       	sbci	r31, 0xDB	; 219
    843a:	42 89       	ldd	r20, Z+18	; 0x12
    843c:	53 89       	ldd	r21, Z+19	; 0x13
    843e:	a4 16       	cp	r10, r20
    8440:	b5 06       	cpc	r11, r21
    8442:	09 f0       	breq	.+2      	; 0x8446 <udd_ep_trans_complet+0x1f8>
    8444:	69 c0       	rjmp	.+210    	; 0x8518 <udd_ep_trans_complet+0x2ca>
    8446:	28 17       	cp	r18, r24
    8448:	39 07       	cpc	r19, r25
    844a:	09 f4       	brne	.+2      	; 0x844e <udd_ep_trans_complet+0x200>
    844c:	65 c0       	rjmp	.+202    	; 0x8518 <udd_ep_trans_complet+0x2ca>
    844e:	ac 01       	movw	r20, r24
    8450:	42 1b       	sub	r20, r18
    8452:	53 0b       	sbc	r21, r19
    8454:	9a 01       	movw	r18, r20
    8456:	21 15       	cp	r18, r1
    8458:	54 e0       	ldi	r21, 0x04	; 4
    845a:	35 07       	cpc	r19, r21
    845c:	48 f0       	brcs	.+18     	; 0x8470 <udd_ep_trans_complet+0x222>
    845e:	2f ef       	ldi	r18, 0xFF	; 255
    8460:	33 e0       	ldi	r19, 0x03	; 3
    8462:	c9 01       	movw	r24, r18
    8464:	b4 01       	movw	r22, r8
    8466:	0e 94 c9 60 	call	0xc192	; 0xc192 <__udivmodhi4>
    846a:	28 1b       	sub	r18, r24
    846c:	39 0b       	sbc	r19, r25
    846e:	06 c0       	rjmp	.+12     	; 0x847c <udd_ep_trans_complet+0x22e>
    8470:	c9 01       	movw	r24, r18
    8472:	b4 01       	movw	r22, r8
    8474:	0e 94 c9 60 	call	0xc192	; 0xc192 <__udivmodhi4>
    8478:	28 1b       	sub	r18, r24
    847a:	39 0b       	sbc	r19, r25
    847c:	fe 01       	movw	r30, r28
    847e:	ee 0f       	add	r30, r30
    8480:	ff 1f       	adc	r31, r31
    8482:	ee 0f       	add	r30, r30
    8484:	ff 1f       	adc	r31, r31
    8486:	ee 0f       	add	r30, r30
    8488:	ff 1f       	adc	r31, r31
    848a:	e4 5a       	subi	r30, 0xA4	; 164
    848c:	fb 4d       	sbci	r31, 0xDB	; 219
    848e:	16 86       	std	Z+14, r1	; 0x0e
    8490:	17 86       	std	Z+15, r1	; 0x0f
    8492:	28 15       	cp	r18, r8
    8494:	39 05       	cpc	r19, r9
    8496:	00 f5       	brcc	.+64     	; 0x84d8 <udd_ep_trans_complet+0x28a>
    8498:	d8 01       	movw	r26, r16
    849a:	8c 91       	ld	r24, X
    849c:	84 60       	ori	r24, 0x04	; 4
    849e:	8c 93       	st	X, r24
    84a0:	b0 e4       	ldi	r27, 0x40	; 64
    84a2:	db 9e       	mul	r13, r27
    84a4:	c0 01       	movw	r24, r0
    84a6:	11 24       	eor	r1, r1
    84a8:	8f 5c       	subi	r24, 0xCF	; 207
    84aa:	9c 4d       	sbci	r25, 0xDC	; 220
    84ac:	fe 01       	movw	r30, r28
    84ae:	ee 0f       	add	r30, r30
    84b0:	ff 1f       	adc	r31, r31
    84b2:	ee 0f       	add	r30, r30
    84b4:	ff 1f       	adc	r31, r31
    84b6:	ee 0f       	add	r30, r30
    84b8:	ff 1f       	adc	r31, r31
    84ba:	e4 59       	subi	r30, 0x94	; 148
    84bc:	fb 4d       	sbci	r31, 0xDB	; 219
    84be:	80 83       	st	Z, r24
    84c0:	91 83       	std	Z+1, r25	; 0x01
    84c2:	cc 0f       	add	r28, r28
    84c4:	dd 1f       	adc	r29, r29
    84c6:	cc 0f       	add	r28, r28
    84c8:	dd 1f       	adc	r29, r29
    84ca:	cc 0f       	add	r28, r28
    84cc:	dd 1f       	adc	r29, r29
    84ce:	c4 5a       	subi	r28, 0xA4	; 164
    84d0:	db 4d       	sbci	r29, 0xDB	; 219
    84d2:	8a 8a       	std	Y+18, r8	; 0x12
    84d4:	9b 8a       	std	Y+19, r9	; 0x13
    84d6:	1c c0       	rjmp	.+56     	; 0x8510 <udd_ep_trans_complet+0x2c2>
    84d8:	f8 01       	movw	r30, r16
    84da:	41 81       	ldd	r20, Z+1	; 0x01
    84dc:	52 81       	ldd	r21, Z+2	; 0x02
    84de:	85 81       	ldd	r24, Z+5	; 0x05
    84e0:	96 81       	ldd	r25, Z+6	; 0x06
    84e2:	84 0f       	add	r24, r20
    84e4:	95 1f       	adc	r25, r21
    84e6:	fe 01       	movw	r30, r28
    84e8:	ee 0f       	add	r30, r30
    84ea:	ff 1f       	adc	r31, r31
    84ec:	ee 0f       	add	r30, r30
    84ee:	ff 1f       	adc	r31, r31
    84f0:	ee 0f       	add	r30, r30
    84f2:	ff 1f       	adc	r31, r31
    84f4:	e4 59       	subi	r30, 0x94	; 148
    84f6:	fb 4d       	sbci	r31, 0xDB	; 219
    84f8:	80 83       	st	Z, r24
    84fa:	91 83       	std	Z+1, r25	; 0x01
    84fc:	cc 0f       	add	r28, r28
    84fe:	dd 1f       	adc	r29, r29
    8500:	cc 0f       	add	r28, r28
    8502:	dd 1f       	adc	r29, r29
    8504:	cc 0f       	add	r28, r28
    8506:	dd 1f       	adc	r29, r29
    8508:	c4 5a       	subi	r28, 0xA4	; 164
    850a:	db 4d       	sbci	r29, 0xDB	; 219
    850c:	2a 8b       	std	Y+18, r18	; 0x12
    850e:	3b 8b       	std	Y+19, r19	; 0x13
    8510:	f7 01       	movw	r30, r14
    8512:	02 e0       	ldi	r16, 0x02	; 2
    8514:	06 93       	lac	Z, r16
    8516:	13 c0       	rjmp	.+38     	; 0x853e <udd_ep_trans_complet+0x2f0>
    8518:	d8 01       	movw	r26, r16
    851a:	8c 91       	ld	r24, X
    851c:	80 ff       	sbrs	r24, 0
    851e:	0f c0       	rjmp	.+30     	; 0x853e <udd_ep_trans_complet+0x2f0>
    8520:	8e 7f       	andi	r24, 0xFE	; 254
    8522:	8c 93       	st	X, r24
    8524:	17 96       	adiw	r26, 0x07	; 7
    8526:	ed 91       	ld	r30, X+
    8528:	fc 91       	ld	r31, X
    852a:	18 97       	sbiw	r26, 0x08	; 8
    852c:	30 97       	sbiw	r30, 0x00	; 0
    852e:	39 f0       	breq	.+14     	; 0x853e <udd_ep_trans_complet+0x2f0>
    8530:	15 96       	adiw	r26, 0x05	; 5
    8532:	6d 91       	ld	r22, X+
    8534:	7c 91       	ld	r23, X
    8536:	16 97       	sbiw	r26, 0x06	; 6
    8538:	4d 2d       	mov	r20, r13
    853a:	80 e0       	ldi	r24, 0x00	; 0
    853c:	19 95       	eicall
    853e:	df 91       	pop	r29
    8540:	cf 91       	pop	r28
    8542:	1f 91       	pop	r17
    8544:	0f 91       	pop	r16
    8546:	ff 90       	pop	r15
    8548:	ef 90       	pop	r14
    854a:	df 90       	pop	r13
    854c:	bf 90       	pop	r11
    854e:	af 90       	pop	r10
    8550:	9f 90       	pop	r9
    8552:	8f 90       	pop	r8
    8554:	08 95       	ret

00008556 <udd_attach>:
    8556:	1f 93       	push	r17
    8558:	cf 93       	push	r28
    855a:	df 93       	push	r29
    855c:	1f 92       	push	r1
    855e:	cd b7       	in	r28, 0x3d	; 61
    8560:	de b7       	in	r29, 0x3e	; 62
    8562:	8f b7       	in	r24, 0x3f	; 63
    8564:	89 83       	std	Y+1, r24	; 0x01
    8566:	f8 94       	cli
    8568:	19 81       	ldd	r17, Y+1	; 0x01
    856a:	81 e0       	ldi	r24, 0x01	; 1
    856c:	cd dc       	rcall	.-1638   	; 0x7f08 <udd_sleep_mode>
    856e:	ea ec       	ldi	r30, 0xCA	; 202
    8570:	f4 e0       	ldi	r31, 0x04	; 4
    8572:	80 e4       	ldi	r24, 0x40	; 64
    8574:	80 83       	st	Z, r24
    8576:	80 e2       	ldi	r24, 0x20	; 32
    8578:	80 83       	st	Z, r24
    857a:	e1 ec       	ldi	r30, 0xC1	; 193
    857c:	f4 e0       	ldi	r31, 0x04	; 4
    857e:	80 81       	ld	r24, Z
    8580:	81 60       	ori	r24, 0x01	; 1
    8582:	80 83       	st	Z, r24
    8584:	a9 ec       	ldi	r26, 0xC9	; 201
    8586:	b4 e0       	ldi	r27, 0x04	; 4
    8588:	8c 91       	ld	r24, X
    858a:	82 60       	ori	r24, 0x02	; 2
    858c:	8c 93       	st	X, r24
    858e:	e8 ec       	ldi	r30, 0xC8	; 200
    8590:	f4 e0       	ldi	r31, 0x04	; 4
    8592:	80 81       	ld	r24, Z
    8594:	80 64       	ori	r24, 0x40	; 64
    8596:	80 83       	st	Z, r24
    8598:	8c 91       	ld	r24, X
    859a:	81 60       	ori	r24, 0x01	; 1
    859c:	8c 93       	st	X, r24
    859e:	80 81       	ld	r24, Z
    85a0:	80 68       	ori	r24, 0x80	; 128
    85a2:	80 83       	st	Z, r24
    85a4:	1f bf       	out	0x3f, r17	; 63
    85a6:	0f 90       	pop	r0
    85a8:	df 91       	pop	r29
    85aa:	cf 91       	pop	r28
    85ac:	1f 91       	pop	r17
    85ae:	08 95       	ret

000085b0 <udd_enable>:
    85b0:	0f 93       	push	r16
    85b2:	1f 93       	push	r17
    85b4:	cf 93       	push	r28
    85b6:	df 93       	push	r29
    85b8:	1f 92       	push	r1
    85ba:	1f 92       	push	r1
    85bc:	cd b7       	in	r28, 0x3d	; 61
    85be:	de b7       	in	r29, 0x3e	; 62
    85c0:	00 e6       	ldi	r16, 0x60	; 96
    85c2:	10 e0       	ldi	r17, 0x00	; 0
    85c4:	f8 01       	movw	r30, r16
    85c6:	10 82       	st	Z, r1
    85c8:	80 e3       	ldi	r24, 0x30	; 48
    85ca:	0e 94 5c 58 	call	0xb0b8	; 0xb0b8 <sysclk_enable_usb>
    85ce:	e0 ec       	ldi	r30, 0xC0	; 192
    85d0:	f4 e0       	ldi	r31, 0x04	; 4
    85d2:	80 81       	ld	r24, Z
    85d4:	80 64       	ori	r24, 0x40	; 64
    85d6:	80 83       	st	Z, r24
    85d8:	81 e0       	ldi	r24, 0x01	; 1
    85da:	f8 01       	movw	r30, r16
    85dc:	80 83       	st	Z, r24
    85de:	8f b7       	in	r24, 0x3f	; 63
    85e0:	8a 83       	std	Y+2, r24	; 0x02
    85e2:	f8 94       	cli
    85e4:	1a 81       	ldd	r17, Y+2	; 0x02
    85e6:	ec e5       	ldi	r30, 0x5C	; 92
    85e8:	f4 e2       	ldi	r31, 0x24	; 36
    85ea:	15 86       	std	Z+13, r1	; 0x0d
    85ec:	15 8a       	std	Z+21, r1	; 0x15
    85ee:	15 8e       	std	Z+29, r1	; 0x1d
    85f0:	15 a2       	std	Z+37, r1	; 0x25
    85f2:	15 a6       	std	Z+45, r1	; 0x2d
    85f4:	15 aa       	std	Z+53, r1	; 0x35
    85f6:	e1 ef       	ldi	r30, 0xF1	; 241
    85f8:	f3 e2       	ldi	r31, 0x23	; 35
    85fa:	80 81       	ld	r24, Z
    85fc:	8e 7f       	andi	r24, 0xFE	; 254
    85fe:	80 83       	st	Z, r24
    8600:	ea ef       	ldi	r30, 0xFA	; 250
    8602:	f3 e2       	ldi	r31, 0x23	; 35
    8604:	80 81       	ld	r24, Z
    8606:	8e 7f       	andi	r24, 0xFE	; 254
    8608:	80 83       	st	Z, r24
    860a:	e3 e0       	ldi	r30, 0x03	; 3
    860c:	f4 e2       	ldi	r31, 0x24	; 36
    860e:	80 81       	ld	r24, Z
    8610:	8e 7f       	andi	r24, 0xFE	; 254
    8612:	80 83       	st	Z, r24
    8614:	ec e0       	ldi	r30, 0x0C	; 12
    8616:	f4 e2       	ldi	r31, 0x24	; 36
    8618:	80 81       	ld	r24, Z
    861a:	8e 7f       	andi	r24, 0xFE	; 254
    861c:	80 83       	st	Z, r24
    861e:	6a e1       	ldi	r22, 0x1A	; 26
    8620:	70 e0       	ldi	r23, 0x00	; 0
    8622:	82 e0       	ldi	r24, 0x02	; 2
    8624:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    8628:	8f 3f       	cpi	r24, 0xFF	; 255
    862a:	19 f0       	breq	.+6      	; 0x8632 <udd_enable+0x82>
    862c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8630:	03 c0       	rjmp	.+6      	; 0x8638 <udd_enable+0x88>
    8632:	8f e1       	ldi	r24, 0x1F	; 31
    8634:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8638:	6b e1       	ldi	r22, 0x1B	; 27
    863a:	70 e0       	ldi	r23, 0x00	; 0
    863c:	82 e0       	ldi	r24, 0x02	; 2
    863e:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    8642:	8f 3f       	cpi	r24, 0xFF	; 255
    8644:	19 f0       	breq	.+6      	; 0x864c <udd_enable+0x9c>
    8646:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    864a:	03 c0       	rjmp	.+6      	; 0x8652 <udd_enable+0xa2>
    864c:	8f e1       	ldi	r24, 0x1F	; 31
    864e:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    8652:	e0 ec       	ldi	r30, 0xC0	; 192
    8654:	f4 e0       	ldi	r31, 0x04	; 4
    8656:	80 81       	ld	r24, Z
    8658:	82 60       	ori	r24, 0x02	; 2
    865a:	80 83       	st	Z, r24
    865c:	80 81       	ld	r24, Z
    865e:	80 68       	ori	r24, 0x80	; 128
    8660:	80 83       	st	Z, r24
    8662:	80 81       	ld	r24, Z
    8664:	80 61       	ori	r24, 0x10	; 16
    8666:	80 83       	st	Z, r24
    8668:	88 e6       	ldi	r24, 0x68	; 104
    866a:	94 e2       	ldi	r25, 0x24	; 36
    866c:	86 83       	std	Z+6, r24	; 0x06
    866e:	97 83       	std	Z+7, r25	; 0x07
    8670:	80 81       	ld	r24, Z
    8672:	80 62       	ori	r24, 0x20	; 32
    8674:	80 83       	st	Z, r24
    8676:	8f ef       	ldi	r24, 0xFF	; 255
    8678:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    867c:	e8 ec       	ldi	r30, 0xC8	; 200
    867e:	f4 e0       	ldi	r31, 0x04	; 4
    8680:	80 81       	ld	r24, Z
    8682:	81 60       	ori	r24, 0x01	; 1
    8684:	80 83       	st	Z, r24
    8686:	10 92 9c 24 	sts	0x249C, r1	; 0x80249c <udd_b_idle>
    868a:	80 91 b2 27 	lds	r24, 0x27B2	; 0x8027b2 <sleepmgr_locks+0x5>
    868e:	8f 3f       	cpi	r24, 0xFF	; 255
    8690:	09 f4       	brne	.+2      	; 0x8694 <udd_enable+0xe4>
    8692:	ff cf       	rjmp	.-2      	; 0x8692 <udd_enable+0xe2>
    8694:	8f b7       	in	r24, 0x3f	; 63
    8696:	89 83       	std	Y+1, r24	; 0x01
    8698:	f8 94       	cli
    869a:	99 81       	ldd	r25, Y+1	; 0x01
    869c:	ed ea       	ldi	r30, 0xAD	; 173
    869e:	f7 e2       	ldi	r31, 0x27	; 39
    86a0:	85 81       	ldd	r24, Z+5	; 0x05
    86a2:	8f 5f       	subi	r24, 0xFF	; 255
    86a4:	85 83       	std	Z+5, r24	; 0x05
    86a6:	9f bf       	out	0x3f, r25	; 63
    86a8:	56 df       	rcall	.-340    	; 0x8556 <udd_attach>
    86aa:	1f bf       	out	0x3f, r17	; 63
    86ac:	0f 90       	pop	r0
    86ae:	0f 90       	pop	r0
    86b0:	df 91       	pop	r29
    86b2:	cf 91       	pop	r28
    86b4:	1f 91       	pop	r17
    86b6:	0f 91       	pop	r16
    86b8:	08 95       	ret

000086ba <udd_is_high_speed>:
    86ba:	80 e0       	ldi	r24, 0x00	; 0
    86bc:	08 95       	ret

000086be <udd_set_address>:
    86be:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    86c2:	08 95       	ret

000086c4 <udd_getaddress>:
    86c4:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    86c8:	08 95       	ret

000086ca <udd_get_frame_number>:
    86ca:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <udd_sram+0x3c>
    86ce:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <udd_sram+0x3d>
    86d2:	08 95       	ret

000086d4 <udd_get_micro_frame_number>:
    86d4:	80 e0       	ldi	r24, 0x00	; 0
    86d6:	90 e0       	ldi	r25, 0x00	; 0
    86d8:	08 95       	ret

000086da <udd_set_setup_payload>:
    86da:	ed e9       	ldi	r30, 0x9D	; 157
    86dc:	f7 e2       	ldi	r31, 0x27	; 39
    86de:	80 87       	std	Z+8, r24	; 0x08
    86e0:	91 87       	std	Z+9, r25	; 0x09
    86e2:	62 87       	std	Z+10, r22	; 0x0a
    86e4:	73 87       	std	Z+11, r23	; 0x0b
    86e6:	08 95       	ret

000086e8 <udd_ep_alloc>:
    86e8:	28 2f       	mov	r18, r24
    86ea:	2f 70       	andi	r18, 0x0F	; 15
    86ec:	30 e0       	ldi	r19, 0x00	; 0
    86ee:	22 0f       	add	r18, r18
    86f0:	33 1f       	adc	r19, r19
    86f2:	08 2e       	mov	r0, r24
    86f4:	00 0c       	add	r0, r0
    86f6:	99 0b       	sbc	r25, r25
    86f8:	88 27       	eor	r24, r24
    86fa:	99 0f       	add	r25, r25
    86fc:	88 1f       	adc	r24, r24
    86fe:	99 27       	eor	r25, r25
    8700:	82 0f       	add	r24, r18
    8702:	93 1f       	adc	r25, r19
    8704:	fc 01       	movw	r30, r24
    8706:	ee 0f       	add	r30, r30
    8708:	ff 1f       	adc	r31, r31
    870a:	ee 0f       	add	r30, r30
    870c:	ff 1f       	adc	r31, r31
    870e:	ee 0f       	add	r30, r30
    8710:	ff 1f       	adc	r31, r31
    8712:	e4 5a       	subi	r30, 0xA4	; 164
    8714:	fb 4d       	sbci	r31, 0xDB	; 219
    8716:	25 85       	ldd	r18, Z+13	; 0x0d
    8718:	20 7c       	andi	r18, 0xC0	; 192
    871a:	09 f0       	breq	.+2      	; 0x871e <udd_ep_alloc+0x36>
    871c:	69 c0       	rjmp	.+210    	; 0x87f0 <udd_ep_alloc+0x108>
    871e:	63 70       	andi	r22, 0x03	; 3
    8720:	61 30       	cpi	r22, 0x01	; 1
    8722:	11 f0       	breq	.+4      	; 0x8728 <udd_ep_alloc+0x40>
    8724:	18 f4       	brcc	.+6      	; 0x872c <udd_ep_alloc+0x44>
    8726:	04 c0       	rjmp	.+8      	; 0x8730 <udd_ep_alloc+0x48>
    8728:	60 ec       	ldi	r22, 0xC0	; 192
    872a:	03 c0       	rjmp	.+6      	; 0x8732 <udd_ep_alloc+0x4a>
    872c:	60 e8       	ldi	r22, 0x80	; 128
    872e:	01 c0       	rjmp	.+2      	; 0x8732 <udd_ep_alloc+0x4a>
    8730:	60 e4       	ldi	r22, 0x40	; 64
    8732:	40 38       	cpi	r20, 0x80	; 128
    8734:	51 05       	cpc	r21, r1
    8736:	e9 f0       	breq	.+58     	; 0x8772 <udd_ep_alloc+0x8a>
    8738:	50 f4       	brcc	.+20     	; 0x874e <udd_ep_alloc+0x66>
    873a:	40 32       	cpi	r20, 0x20	; 32
    873c:	51 05       	cpc	r21, r1
    873e:	a9 f0       	breq	.+42     	; 0x876a <udd_ep_alloc+0x82>
    8740:	40 34       	cpi	r20, 0x40	; 64
    8742:	51 05       	cpc	r21, r1
    8744:	a1 f0       	breq	.+40     	; 0x876e <udd_ep_alloc+0x86>
    8746:	40 31       	cpi	r20, 0x10	; 16
    8748:	51 05       	cpc	r21, r1
    874a:	d9 f4       	brne	.+54     	; 0x8782 <udd_ep_alloc+0x9a>
    874c:	0c c0       	rjmp	.+24     	; 0x8766 <udd_ep_alloc+0x7e>
    874e:	41 15       	cp	r20, r1
    8750:	22 e0       	ldi	r18, 0x02	; 2
    8752:	52 07       	cpc	r21, r18
    8754:	91 f0       	breq	.+36     	; 0x877a <udd_ep_alloc+0x92>
    8756:	4f 3f       	cpi	r20, 0xFF	; 255
    8758:	23 e0       	ldi	r18, 0x03	; 3
    875a:	52 07       	cpc	r21, r18
    875c:	81 f0       	breq	.+32     	; 0x877e <udd_ep_alloc+0x96>
    875e:	41 15       	cp	r20, r1
    8760:	51 40       	sbci	r21, 0x01	; 1
    8762:	79 f4       	brne	.+30     	; 0x8782 <udd_ep_alloc+0x9a>
    8764:	08 c0       	rjmp	.+16     	; 0x8776 <udd_ep_alloc+0x8e>
    8766:	21 e0       	ldi	r18, 0x01	; 1
    8768:	0d c0       	rjmp	.+26     	; 0x8784 <udd_ep_alloc+0x9c>
    876a:	22 e0       	ldi	r18, 0x02	; 2
    876c:	0b c0       	rjmp	.+22     	; 0x8784 <udd_ep_alloc+0x9c>
    876e:	23 e0       	ldi	r18, 0x03	; 3
    8770:	09 c0       	rjmp	.+18     	; 0x8784 <udd_ep_alloc+0x9c>
    8772:	24 e0       	ldi	r18, 0x04	; 4
    8774:	07 c0       	rjmp	.+14     	; 0x8784 <udd_ep_alloc+0x9c>
    8776:	25 e0       	ldi	r18, 0x05	; 5
    8778:	05 c0       	rjmp	.+10     	; 0x8784 <udd_ep_alloc+0x9c>
    877a:	26 e0       	ldi	r18, 0x06	; 6
    877c:	03 c0       	rjmp	.+6      	; 0x8784 <udd_ep_alloc+0x9c>
    877e:	27 e0       	ldi	r18, 0x07	; 7
    8780:	01 c0       	rjmp	.+2      	; 0x8784 <udd_ep_alloc+0x9c>
    8782:	20 e0       	ldi	r18, 0x00	; 0
    8784:	fc 01       	movw	r30, r24
    8786:	ee 0f       	add	r30, r30
    8788:	ff 1f       	adc	r31, r31
    878a:	ee 0f       	add	r30, r30
    878c:	ff 1f       	adc	r31, r31
    878e:	ee 0f       	add	r30, r30
    8790:	ff 1f       	adc	r31, r31
    8792:	e4 5a       	subi	r30, 0xA4	; 164
    8794:	fb 4d       	sbci	r31, 0xDB	; 219
    8796:	15 86       	std	Z+13, r1	; 0x0d
    8798:	36 e0       	ldi	r19, 0x06	; 6
    879a:	34 87       	std	Z+12, r19	; 0x0c
    879c:	26 2b       	or	r18, r22
    879e:	25 87       	std	Z+13, r18	; 0x0d
    87a0:	fc 01       	movw	r30, r24
    87a2:	ee 0f       	add	r30, r30
    87a4:	ff 1f       	adc	r31, r31
    87a6:	ee 0f       	add	r30, r30
    87a8:	ff 1f       	adc	r31, r31
    87aa:	ee 0f       	add	r30, r30
    87ac:	ff 1f       	adc	r31, r31
    87ae:	e4 5a       	subi	r30, 0xA4	; 164
    87b0:	fb 4d       	sbci	r31, 0xDB	; 219
    87b2:	25 85       	ldd	r18, Z+13	; 0x0d
    87b4:	20 7c       	andi	r18, 0xC0	; 192
    87b6:	20 3c       	cpi	r18, 0xC0	; 192
    87b8:	69 f4       	brne	.+26     	; 0x87d4 <udd_ep_alloc+0xec>
    87ba:	fc 01       	movw	r30, r24
    87bc:	ee 0f       	add	r30, r30
    87be:	ff 1f       	adc	r31, r31
    87c0:	ee 0f       	add	r30, r30
    87c2:	ff 1f       	adc	r31, r31
    87c4:	ee 0f       	add	r30, r30
    87c6:	ff 1f       	adc	r31, r31
    87c8:	e4 5a       	subi	r30, 0xA4	; 164
    87ca:	fb 4d       	sbci	r31, 0xDB	; 219
    87cc:	25 85       	ldd	r18, Z+13	; 0x0d
    87ce:	27 70       	andi	r18, 0x07	; 7
    87d0:	27 30       	cpi	r18, 0x07	; 7
    87d2:	81 f0       	breq	.+32     	; 0x87f4 <udd_ep_alloc+0x10c>
    87d4:	88 0f       	add	r24, r24
    87d6:	99 1f       	adc	r25, r25
    87d8:	88 0f       	add	r24, r24
    87da:	99 1f       	adc	r25, r25
    87dc:	88 0f       	add	r24, r24
    87de:	99 1f       	adc	r25, r25
    87e0:	fc 01       	movw	r30, r24
    87e2:	e4 5a       	subi	r30, 0xA4	; 164
    87e4:	fb 4d       	sbci	r31, 0xDB	; 219
    87e6:	85 85       	ldd	r24, Z+13	; 0x0d
    87e8:	80 62       	ori	r24, 0x20	; 32
    87ea:	85 87       	std	Z+13, r24	; 0x0d
    87ec:	81 e0       	ldi	r24, 0x01	; 1
    87ee:	08 95       	ret
    87f0:	80 e0       	ldi	r24, 0x00	; 0
    87f2:	08 95       	ret
    87f4:	81 e0       	ldi	r24, 0x01	; 1
    87f6:	08 95       	ret

000087f8 <udd_ep_is_halted>:
    87f8:	e8 2f       	mov	r30, r24
    87fa:	ef 70       	andi	r30, 0x0F	; 15
    87fc:	f0 e0       	ldi	r31, 0x00	; 0
    87fe:	ee 0f       	add	r30, r30
    8800:	ff 1f       	adc	r31, r31
    8802:	08 2e       	mov	r0, r24
    8804:	00 0c       	add	r0, r0
    8806:	99 0b       	sbc	r25, r25
    8808:	88 27       	eor	r24, r24
    880a:	99 0f       	add	r25, r25
    880c:	88 1f       	adc	r24, r24
    880e:	99 27       	eor	r25, r25
    8810:	e8 0f       	add	r30, r24
    8812:	f9 1f       	adc	r31, r25
    8814:	ee 0f       	add	r30, r30
    8816:	ff 1f       	adc	r31, r31
    8818:	ee 0f       	add	r30, r30
    881a:	ff 1f       	adc	r31, r31
    881c:	ee 0f       	add	r30, r30
    881e:	ff 1f       	adc	r31, r31
    8820:	e4 5a       	subi	r30, 0xA4	; 164
    8822:	fb 4d       	sbci	r31, 0xDB	; 219
    8824:	85 85       	ldd	r24, Z+13	; 0x0d
    8826:	82 fb       	bst	r24, 2
    8828:	88 27       	eor	r24, r24
    882a:	80 f9       	bld	r24, 0
    882c:	08 95       	ret

0000882e <udd_ep_clear_halt>:
    882e:	0f 93       	push	r16
    8830:	28 2f       	mov	r18, r24
    8832:	2f 70       	andi	r18, 0x0F	; 15
    8834:	30 e0       	ldi	r19, 0x00	; 0
    8836:	a9 01       	movw	r20, r18
    8838:	44 0f       	add	r20, r20
    883a:	55 1f       	adc	r21, r21
    883c:	28 2f       	mov	r18, r24
    883e:	08 2e       	mov	r0, r24
    8840:	00 0c       	add	r0, r0
    8842:	33 0b       	sbc	r19, r19
    8844:	22 27       	eor	r18, r18
    8846:	33 0f       	add	r19, r19
    8848:	22 1f       	adc	r18, r18
    884a:	33 27       	eor	r19, r19
    884c:	24 0f       	add	r18, r20
    884e:	35 1f       	adc	r19, r21
    8850:	a9 01       	movw	r20, r18
    8852:	44 0f       	add	r20, r20
    8854:	55 1f       	adc	r21, r21
    8856:	44 0f       	add	r20, r20
    8858:	55 1f       	adc	r21, r21
    885a:	44 0f       	add	r20, r20
    885c:	55 1f       	adc	r21, r21
    885e:	fa 01       	movw	r30, r20
    8860:	e8 59       	subi	r30, 0x98	; 152
    8862:	fb 4d       	sbci	r31, 0xDB	; 219
    8864:	01 e0       	ldi	r16, 0x01	; 1
    8866:	06 93       	lac	Z, r16
    8868:	fa 01       	movw	r30, r20
    886a:	e4 5a       	subi	r30, 0xA4	; 164
    886c:	fb 4d       	sbci	r31, 0xDB	; 219
    886e:	95 85       	ldd	r25, Z+13	; 0x0d
    8870:	92 ff       	sbrs	r25, 2
    8872:	11 c0       	rjmp	.+34     	; 0x8896 <udd_ep_clear_halt+0x68>
    8874:	fa 01       	movw	r30, r20
    8876:	e4 5a       	subi	r30, 0xA4	; 164
    8878:	fb 4d       	sbci	r31, 0xDB	; 219
    887a:	95 85       	ldd	r25, Z+13	; 0x0d
    887c:	9b 7f       	andi	r25, 0xFB	; 251
    887e:	95 87       	std	Z+13, r25	; 0x0d
    8880:	59 dc       	rcall	.-1870   	; 0x8134 <udd_ep_get_job>
    8882:	fc 01       	movw	r30, r24
    8884:	80 81       	ld	r24, Z
    8886:	80 ff       	sbrs	r24, 0
    8888:	06 c0       	rjmp	.+12     	; 0x8896 <udd_ep_clear_halt+0x68>
    888a:	8e 7f       	andi	r24, 0xFE	; 254
    888c:	80 83       	st	Z, r24
    888e:	07 80       	ldd	r0, Z+7	; 0x07
    8890:	f0 85       	ldd	r31, Z+8	; 0x08
    8892:	e0 2d       	mov	r30, r0
    8894:	19 95       	eicall
    8896:	81 e0       	ldi	r24, 0x01	; 1
    8898:	0f 91       	pop	r16
    889a:	08 95       	ret

0000889c <udd_ep_run>:
    889c:	6f 92       	push	r6
    889e:	7f 92       	push	r7
    88a0:	8f 92       	push	r8
    88a2:	9f 92       	push	r9
    88a4:	af 92       	push	r10
    88a6:	bf 92       	push	r11
    88a8:	cf 92       	push	r12
    88aa:	df 92       	push	r13
    88ac:	ef 92       	push	r14
    88ae:	ff 92       	push	r15
    88b0:	0f 93       	push	r16
    88b2:	1f 93       	push	r17
    88b4:	cf 93       	push	r28
    88b6:	df 93       	push	r29
    88b8:	1f 92       	push	r1
    88ba:	cd b7       	in	r28, 0x3d	; 61
    88bc:	de b7       	in	r29, 0x3e	; 62
    88be:	78 2e       	mov	r7, r24
    88c0:	66 2e       	mov	r6, r22
    88c2:	4a 01       	movw	r8, r20
    88c4:	59 01       	movw	r10, r18
    88c6:	36 dc       	rcall	.-1940   	; 0x8134 <udd_ep_get_job>
    88c8:	6c 01       	movw	r12, r24
    88ca:	27 2d       	mov	r18, r7
    88cc:	87 2d       	mov	r24, r7
    88ce:	8f 70       	andi	r24, 0x0F	; 15
    88d0:	e8 2e       	mov	r14, r24
    88d2:	f1 2c       	mov	r15, r1
    88d4:	c7 01       	movw	r24, r14
    88d6:	88 0f       	add	r24, r24
    88d8:	99 1f       	adc	r25, r25
    88da:	e7 2c       	mov	r14, r7
    88dc:	07 2c       	mov	r0, r7
    88de:	00 0c       	add	r0, r0
    88e0:	ff 08       	sbc	r15, r15
    88e2:	ee 24       	eor	r14, r14
    88e4:	ff 0c       	add	r15, r15
    88e6:	ee 1c       	adc	r14, r14
    88e8:	ff 24       	eor	r15, r15
    88ea:	e8 0e       	add	r14, r24
    88ec:	f9 1e       	adc	r15, r25
    88ee:	f7 01       	movw	r30, r14
    88f0:	ee 0f       	add	r30, r30
    88f2:	ff 1f       	adc	r31, r31
    88f4:	ee 0f       	add	r30, r30
    88f6:	ff 1f       	adc	r31, r31
    88f8:	ee 0f       	add	r30, r30
    88fa:	ff 1f       	adc	r31, r31
    88fc:	e4 5a       	subi	r30, 0xA4	; 164
    88fe:	fb 4d       	sbci	r31, 0xDB	; 219
    8900:	85 85       	ldd	r24, Z+13	; 0x0d
    8902:	80 7c       	andi	r24, 0xC0	; 192
    8904:	09 f4       	brne	.+2      	; 0x8908 <udd_ep_run+0x6c>
    8906:	82 c0       	rjmp	.+260    	; 0x8a0c <udd_ep_run+0x170>
    8908:	f7 01       	movw	r30, r14
    890a:	ee 0f       	add	r30, r30
    890c:	ff 1f       	adc	r31, r31
    890e:	ee 0f       	add	r30, r30
    8910:	ff 1f       	adc	r31, r31
    8912:	ee 0f       	add	r30, r30
    8914:	ff 1f       	adc	r31, r31
    8916:	e4 5a       	subi	r30, 0xA4	; 164
    8918:	fb 4d       	sbci	r31, 0xDB	; 219
    891a:	85 85       	ldd	r24, Z+13	; 0x0d
    891c:	80 7c       	andi	r24, 0xC0	; 192
    891e:	80 3c       	cpi	r24, 0xC0	; 192
    8920:	61 f0       	breq	.+24     	; 0x893a <udd_ep_run+0x9e>
    8922:	f7 01       	movw	r30, r14
    8924:	ee 0f       	add	r30, r30
    8926:	ff 1f       	adc	r31, r31
    8928:	ee 0f       	add	r30, r30
    892a:	ff 1f       	adc	r31, r31
    892c:	ee 0f       	add	r30, r30
    892e:	ff 1f       	adc	r31, r31
    8930:	e4 5a       	subi	r30, 0xA4	; 164
    8932:	fb 4d       	sbci	r31, 0xDB	; 219
    8934:	85 85       	ldd	r24, Z+13	; 0x0d
    8936:	82 fd       	sbrc	r24, 2
    8938:	6b c0       	rjmp	.+214    	; 0x8a10 <udd_ep_run+0x174>
    893a:	8f b7       	in	r24, 0x3f	; 63
    893c:	89 83       	std	Y+1, r24	; 0x01
    893e:	f8 94       	cli
    8940:	89 81       	ldd	r24, Y+1	; 0x01
    8942:	f6 01       	movw	r30, r12
    8944:	90 81       	ld	r25, Z
    8946:	90 ff       	sbrs	r25, 0
    8948:	03 c0       	rjmp	.+6      	; 0x8950 <udd_ep_run+0xb4>
    894a:	8f bf       	out	0x3f, r24	; 63
    894c:	80 e0       	ldi	r24, 0x00	; 0
    894e:	61 c0       	rjmp	.+194    	; 0x8a12 <udd_ep_run+0x176>
    8950:	f6 01       	movw	r30, r12
    8952:	90 81       	ld	r25, Z
    8954:	91 60       	ori	r25, 0x01	; 1
    8956:	90 83       	st	Z, r25
    8958:	8f bf       	out	0x3f, r24	; 63
    895a:	81 82       	std	Z+1, r8	; 0x01
    895c:	92 82       	std	Z+2, r9	; 0x02
    895e:	a3 82       	std	Z+3, r10	; 0x03
    8960:	b4 82       	std	Z+4, r11	; 0x04
    8962:	15 82       	std	Z+5, r1	; 0x05
    8964:	16 82       	std	Z+6, r1	; 0x06
    8966:	07 83       	std	Z+7, r16	; 0x07
    8968:	10 87       	std	Z+8, r17	; 0x08
    896a:	61 10       	cpse	r6, r1
    896c:	06 c0       	rjmp	.+12     	; 0x897a <udd_ep_run+0xde>
    896e:	91 e0       	ldi	r25, 0x01	; 1
    8970:	a1 14       	cp	r10, r1
    8972:	b1 04       	cpc	r11, r1
    8974:	19 f0       	breq	.+6      	; 0x897c <udd_ep_run+0xe0>
    8976:	90 e0       	ldi	r25, 0x00	; 0
    8978:	01 c0       	rjmp	.+2      	; 0x897c <udd_ep_run+0xe0>
    897a:	91 e0       	ldi	r25, 0x01	; 1
    897c:	f6 01       	movw	r30, r12
    897e:	80 81       	ld	r24, Z
    8980:	90 fb       	bst	r25, 0
    8982:	81 f9       	bld	r24, 1
    8984:	8b 7f       	andi	r24, 0xFB	; 251
    8986:	80 83       	st	Z, r24
    8988:	22 23       	and	r18, r18
    898a:	64 f4       	brge	.+24     	; 0x89a4 <udd_ep_run+0x108>
    898c:	f7 01       	movw	r30, r14
    898e:	ee 0f       	add	r30, r30
    8990:	ff 1f       	adc	r31, r31
    8992:	ee 0f       	add	r30, r30
    8994:	ff 1f       	adc	r31, r31
    8996:	ee 0f       	add	r30, r30
    8998:	ff 1f       	adc	r31, r31
    899a:	e4 5a       	subi	r30, 0xA4	; 164
    899c:	fb 4d       	sbci	r31, 0xDB	; 219
    899e:	12 8a       	std	Z+18, r1	; 0x12
    89a0:	13 8a       	std	Z+19, r1	; 0x13
    89a2:	30 c0       	rjmp	.+96     	; 0x8a04 <udd_ep_run+0x168>
    89a4:	f7 01       	movw	r30, r14
    89a6:	ee 0f       	add	r30, r30
    89a8:	ff 1f       	adc	r31, r31
    89aa:	ee 0f       	add	r30, r30
    89ac:	ff 1f       	adc	r31, r31
    89ae:	ee 0f       	add	r30, r30
    89b0:	ff 1f       	adc	r31, r31
    89b2:	e4 5a       	subi	r30, 0xA4	; 164
    89b4:	fb 4d       	sbci	r31, 0xDB	; 219
    89b6:	85 85       	ldd	r24, Z+13	; 0x0d
    89b8:	80 7c       	andi	r24, 0xC0	; 192
    89ba:	80 3c       	cpi	r24, 0xC0	; 192
    89bc:	b1 f4       	brne	.+44     	; 0x89ea <udd_ep_run+0x14e>
    89be:	c7 01       	movw	r24, r14
    89c0:	88 0f       	add	r24, r24
    89c2:	99 1f       	adc	r25, r25
    89c4:	88 0f       	add	r24, r24
    89c6:	99 1f       	adc	r25, r25
    89c8:	88 0f       	add	r24, r24
    89ca:	99 1f       	adc	r25, r25
    89cc:	88 59       	subi	r24, 0x98	; 152
    89ce:	9b 4d       	sbci	r25, 0xDB	; 219
    89d0:	88 db       	rcall	.-2288   	; 0x80e2 <udd_ep_get_size>
    89d2:	bc 01       	movw	r22, r24
    89d4:	c5 01       	movw	r24, r10
    89d6:	0e 94 c9 60 	call	0xc192	; 0xc192 <__udivmodhi4>
    89da:	89 2b       	or	r24, r25
    89dc:	31 f0       	breq	.+12     	; 0x89ea <udd_ep_run+0x14e>
    89de:	f6 01       	movw	r30, r12
    89e0:	80 81       	ld	r24, Z
    89e2:	8e 7f       	andi	r24, 0xFE	; 254
    89e4:	80 83       	st	Z, r24
    89e6:	80 e0       	ldi	r24, 0x00	; 0
    89e8:	14 c0       	rjmp	.+40     	; 0x8a12 <udd_ep_run+0x176>
    89ea:	f7 01       	movw	r30, r14
    89ec:	ee 0f       	add	r30, r30
    89ee:	ff 1f       	adc	r31, r31
    89f0:	ee 0f       	add	r30, r30
    89f2:	ff 1f       	adc	r31, r31
    89f4:	ee 0f       	add	r30, r30
    89f6:	ff 1f       	adc	r31, r31
    89f8:	e4 5a       	subi	r30, 0xA4	; 164
    89fa:	fb 4d       	sbci	r31, 0xDB	; 219
    89fc:	16 86       	std	Z+14, r1	; 0x0e
    89fe:	17 86       	std	Z+15, r1	; 0x0f
    8a00:	12 8a       	std	Z+18, r1	; 0x12
    8a02:	13 8a       	std	Z+19, r1	; 0x13
    8a04:	87 2d       	mov	r24, r7
    8a06:	23 dc       	rcall	.-1978   	; 0x824e <udd_ep_trans_complet>
    8a08:	81 e0       	ldi	r24, 0x01	; 1
    8a0a:	03 c0       	rjmp	.+6      	; 0x8a12 <udd_ep_run+0x176>
    8a0c:	80 e0       	ldi	r24, 0x00	; 0
    8a0e:	01 c0       	rjmp	.+2      	; 0x8a12 <udd_ep_run+0x176>
    8a10:	80 e0       	ldi	r24, 0x00	; 0
    8a12:	0f 90       	pop	r0
    8a14:	df 91       	pop	r29
    8a16:	cf 91       	pop	r28
    8a18:	1f 91       	pop	r17
    8a1a:	0f 91       	pop	r16
    8a1c:	ff 90       	pop	r15
    8a1e:	ef 90       	pop	r14
    8a20:	df 90       	pop	r13
    8a22:	cf 90       	pop	r12
    8a24:	bf 90       	pop	r11
    8a26:	af 90       	pop	r10
    8a28:	9f 90       	pop	r9
    8a2a:	8f 90       	pop	r8
    8a2c:	7f 90       	pop	r7
    8a2e:	6f 90       	pop	r6
    8a30:	08 95       	ret

00008a32 <udd_ep_abort>:
    8a32:	ff 92       	push	r15
    8a34:	0f 93       	push	r16
    8a36:	1f 93       	push	r17
    8a38:	cf 93       	push	r28
    8a3a:	df 93       	push	r29
    8a3c:	18 2f       	mov	r17, r24
    8a3e:	c8 2f       	mov	r28, r24
    8a40:	cf 70       	andi	r28, 0x0F	; 15
    8a42:	d0 e0       	ldi	r29, 0x00	; 0
    8a44:	ce 01       	movw	r24, r28
    8a46:	88 0f       	add	r24, r24
    8a48:	99 1f       	adc	r25, r25
    8a4a:	c1 2f       	mov	r28, r17
    8a4c:	01 2e       	mov	r0, r17
    8a4e:	00 0c       	add	r0, r0
    8a50:	dd 0b       	sbc	r29, r29
    8a52:	cc 27       	eor	r28, r28
    8a54:	dd 0f       	add	r29, r29
    8a56:	cc 1f       	adc	r28, r28
    8a58:	dd 27       	eor	r29, r29
    8a5a:	c8 0f       	add	r28, r24
    8a5c:	d9 1f       	adc	r29, r25
    8a5e:	81 2f       	mov	r24, r17
    8a60:	69 db       	rcall	.-2350   	; 0x8134 <udd_ep_get_job>
    8a62:	dc 01       	movw	r26, r24
    8a64:	fe 01       	movw	r30, r28
    8a66:	ee 0f       	add	r30, r30
    8a68:	ff 1f       	adc	r31, r31
    8a6a:	ee 0f       	add	r30, r30
    8a6c:	ff 1f       	adc	r31, r31
    8a6e:	ee 0f       	add	r30, r30
    8a70:	ff 1f       	adc	r31, r31
    8a72:	e8 59       	subi	r30, 0x98	; 152
    8a74:	fb 4d       	sbci	r31, 0xDB	; 219
    8a76:	02 e0       	ldi	r16, 0x02	; 2
    8a78:	05 93       	las	Z, r16
    8a7a:	8c 91       	ld	r24, X
    8a7c:	80 ff       	sbrs	r24, 0
    8a7e:	22 c0       	rjmp	.+68     	; 0x8ac4 <udd_ep_abort+0x92>
    8a80:	8e 7f       	andi	r24, 0xFE	; 254
    8a82:	8c 93       	st	X, r24
    8a84:	17 96       	adiw	r26, 0x07	; 7
    8a86:	ed 91       	ld	r30, X+
    8a88:	fc 91       	ld	r31, X
    8a8a:	18 97       	sbiw	r26, 0x08	; 8
    8a8c:	30 97       	sbiw	r30, 0x00	; 0
    8a8e:	d1 f0       	breq	.+52     	; 0x8ac4 <udd_ep_abort+0x92>
    8a90:	11 23       	and	r17, r17
    8a92:	5c f4       	brge	.+22     	; 0x8aaa <udd_ep_abort+0x78>
    8a94:	cc 0f       	add	r28, r28
    8a96:	dd 1f       	adc	r29, r29
    8a98:	cc 0f       	add	r28, r28
    8a9a:	dd 1f       	adc	r29, r29
    8a9c:	cc 0f       	add	r28, r28
    8a9e:	dd 1f       	adc	r29, r29
    8aa0:	c4 5a       	subi	r28, 0xA4	; 164
    8aa2:	db 4d       	sbci	r29, 0xDB	; 219
    8aa4:	6a 89       	ldd	r22, Y+18	; 0x12
    8aa6:	7b 89       	ldd	r23, Y+19	; 0x13
    8aa8:	0a c0       	rjmp	.+20     	; 0x8abe <udd_ep_abort+0x8c>
    8aaa:	cc 0f       	add	r28, r28
    8aac:	dd 1f       	adc	r29, r29
    8aae:	cc 0f       	add	r28, r28
    8ab0:	dd 1f       	adc	r29, r29
    8ab2:	cc 0f       	add	r28, r28
    8ab4:	dd 1f       	adc	r29, r29
    8ab6:	c4 5a       	subi	r28, 0xA4	; 164
    8ab8:	db 4d       	sbci	r29, 0xDB	; 219
    8aba:	6e 85       	ldd	r22, Y+14	; 0x0e
    8abc:	7f 85       	ldd	r23, Y+15	; 0x0f
    8abe:	41 2f       	mov	r20, r17
    8ac0:	81 e0       	ldi	r24, 0x01	; 1
    8ac2:	19 95       	eicall
    8ac4:	df 91       	pop	r29
    8ac6:	cf 91       	pop	r28
    8ac8:	1f 91       	pop	r17
    8aca:	0f 91       	pop	r16
    8acc:	ff 90       	pop	r15
    8ace:	08 95       	ret

00008ad0 <udd_ep_free>:
    8ad0:	cf 93       	push	r28
    8ad2:	c8 2f       	mov	r28, r24
    8ad4:	ae df       	rcall	.-164    	; 0x8a32 <udd_ep_abort>
    8ad6:	ec 2f       	mov	r30, r28
    8ad8:	ef 70       	andi	r30, 0x0F	; 15
    8ada:	f0 e0       	ldi	r31, 0x00	; 0
    8adc:	ee 0f       	add	r30, r30
    8ade:	ff 1f       	adc	r31, r31
    8ae0:	8c 2f       	mov	r24, r28
    8ae2:	cc 0f       	add	r28, r28
    8ae4:	99 0b       	sbc	r25, r25
    8ae6:	88 27       	eor	r24, r24
    8ae8:	99 0f       	add	r25, r25
    8aea:	88 1f       	adc	r24, r24
    8aec:	99 27       	eor	r25, r25
    8aee:	e8 0f       	add	r30, r24
    8af0:	f9 1f       	adc	r31, r25
    8af2:	ee 0f       	add	r30, r30
    8af4:	ff 1f       	adc	r31, r31
    8af6:	ee 0f       	add	r30, r30
    8af8:	ff 1f       	adc	r31, r31
    8afa:	ee 0f       	add	r30, r30
    8afc:	ff 1f       	adc	r31, r31
    8afe:	e4 5a       	subi	r30, 0xA4	; 164
    8b00:	fb 4d       	sbci	r31, 0xDB	; 219
    8b02:	15 86       	std	Z+13, r1	; 0x0d
    8b04:	cf 91       	pop	r28
    8b06:	08 95       	ret

00008b08 <udd_ep_set_halt>:
    8b08:	e8 2f       	mov	r30, r24
    8b0a:	ef 70       	andi	r30, 0x0F	; 15
    8b0c:	f0 e0       	ldi	r31, 0x00	; 0
    8b0e:	ee 0f       	add	r30, r30
    8b10:	ff 1f       	adc	r31, r31
    8b12:	28 2f       	mov	r18, r24
    8b14:	08 2e       	mov	r0, r24
    8b16:	00 0c       	add	r0, r0
    8b18:	33 0b       	sbc	r19, r19
    8b1a:	22 27       	eor	r18, r18
    8b1c:	33 0f       	add	r19, r19
    8b1e:	22 1f       	adc	r18, r18
    8b20:	33 27       	eor	r19, r19
    8b22:	e2 0f       	add	r30, r18
    8b24:	f3 1f       	adc	r31, r19
    8b26:	ee 0f       	add	r30, r30
    8b28:	ff 1f       	adc	r31, r31
    8b2a:	ee 0f       	add	r30, r30
    8b2c:	ff 1f       	adc	r31, r31
    8b2e:	ee 0f       	add	r30, r30
    8b30:	ff 1f       	adc	r31, r31
    8b32:	e4 5a       	subi	r30, 0xA4	; 164
    8b34:	fb 4d       	sbci	r31, 0xDB	; 219
    8b36:	95 85       	ldd	r25, Z+13	; 0x0d
    8b38:	94 60       	ori	r25, 0x04	; 4
    8b3a:	95 87       	std	Z+13, r25	; 0x0d
    8b3c:	7a df       	rcall	.-268    	; 0x8a32 <udd_ep_abort>
    8b3e:	81 e0       	ldi	r24, 0x01	; 1
    8b40:	08 95       	ret

00008b42 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    8b42:	1f 92       	push	r1
    8b44:	0f 92       	push	r0
    8b46:	0f b6       	in	r0, 0x3f	; 63
    8b48:	0f 92       	push	r0
    8b4a:	11 24       	eor	r1, r1
    8b4c:	0b b6       	in	r0, 0x3b	; 59
    8b4e:	0f 92       	push	r0
    8b50:	0f 93       	push	r16
    8b52:	2f 93       	push	r18
    8b54:	3f 93       	push	r19
    8b56:	4f 93       	push	r20
    8b58:	5f 93       	push	r21
    8b5a:	6f 93       	push	r22
    8b5c:	7f 93       	push	r23
    8b5e:	8f 93       	push	r24
    8b60:	9f 93       	push	r25
    8b62:	af 93       	push	r26
    8b64:	bf 93       	push	r27
    8b66:	ef 93       	push	r30
    8b68:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    8b6a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8b6e:	88 23       	and	r24, r24
    8b70:	34 f4       	brge	.+12     	; 0x8b7e <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    8b72:	80 e8       	ldi	r24, 0x80	; 128
    8b74:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    8b78:	0e 94 5a 5d 	call	0xbab4	; 0xbab4 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    8b7c:	8a c0       	rjmp	.+276    	; 0x8c92 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    8b7e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8b82:	82 ff       	sbrs	r24, 2
    8b84:	20 c0       	rjmp	.+64     	; 0x8bc6 <__vector_125+0x84>
		udd_ack_underflow_event();
    8b86:	84 e0       	ldi	r24, 0x04	; 4
    8b88:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    8b8c:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_sram+0x14>
    8b90:	86 ff       	sbrs	r24, 6
    8b92:	7f c0       	rjmp	.+254    	; 0x8c92 <__vector_125+0x150>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    8b94:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8b98:	81 fd       	sbrc	r24, 1
    8b9a:	7b c0       	rjmp	.+246    	; 0x8c92 <__vector_125+0x150>
    8b9c:	e6 da       	rcall	.-2612   	; 0x816a <udd_ctrl_interrupt_tc_setup>
    8b9e:	81 11       	cpse	r24, r1
    8ba0:	78 c0       	rjmp	.+240    	; 0x8c92 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    8ba2:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8ba6:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    8ba8:	11 f4       	brne	.+4      	; 0x8bae <__vector_125+0x6c>
    8baa:	19 da       	rcall	.-3022   	; 0x7fde <udd_ctrl_send_zlp_in>
    8bac:	72 c0       	rjmp	.+228    	; 0x8c92 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    8bae:	84 30       	cpi	r24, 0x04	; 4
    8bb0:	09 f0       	breq	.+2      	; 0x8bb4 <__vector_125+0x72>
    8bb2:	6f c0       	rjmp	.+222    	; 0x8c92 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    8bb4:	e1 e7       	ldi	r30, 0x71	; 113
    8bb6:	f4 e2       	ldi	r31, 0x24	; 36
    8bb8:	04 e0       	ldi	r16, 0x04	; 4
    8bba:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    8bbc:	e9 e6       	ldi	r30, 0x69	; 105
    8bbe:	f4 e2       	ldi	r31, 0x24	; 36
    8bc0:	04 e0       	ldi	r16, 0x04	; 4
    8bc2:	05 93       	las	Z, r16
    8bc4:	66 c0       	rjmp	.+204    	; 0x8c92 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    8bc6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8bca:	81 ff       	sbrs	r24, 1
    8bcc:	5d c0       	rjmp	.+186    	; 0x8c88 <__vector_125+0x146>
		udd_ack_overflow_event();
    8bce:	82 e0       	ldi	r24, 0x02	; 2
    8bd0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    8bd4:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_sram+0xc>
    8bd8:	86 ff       	sbrs	r24, 6
    8bda:	5b c0       	rjmp	.+182    	; 0x8c92 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    8bdc:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8be0:	81 fd       	sbrc	r24, 1
    8be2:	57 c0       	rjmp	.+174    	; 0x8c92 <__vector_125+0x150>
    8be4:	c2 da       	rcall	.-2684   	; 0x816a <udd_ctrl_interrupt_tc_setup>
    8be6:	81 11       	cpse	r24, r1
    8be8:	54 c0       	rjmp	.+168    	; 0x8c92 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    8bea:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8bee:	82 30       	cpi	r24, 0x02	; 2
    8bf0:	41 f4       	brne	.+16     	; 0x8c02 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    8bf2:	84 e0       	ldi	r24, 0x04	; 4
    8bf4:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    8bf8:	e8 e6       	ldi	r30, 0x68	; 104
    8bfa:	f4 e2       	ldi	r31, 0x24	; 36
    8bfc:	02 e0       	ldi	r16, 0x02	; 2
    8bfe:	06 93       	lac	Z, r16
    8c00:	48 c0       	rjmp	.+144    	; 0x8c92 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    8c02:	83 30       	cpi	r24, 0x03	; 3
    8c04:	09 f0       	breq	.+2      	; 0x8c08 <__vector_125+0xc6>
    8c06:	45 c0       	rjmp	.+138    	; 0x8c92 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    8c08:	e1 e7       	ldi	r30, 0x71	; 113
    8c0a:	f4 e2       	ldi	r31, 0x24	; 36
    8c0c:	04 e0       	ldi	r16, 0x04	; 4
    8c0e:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    8c10:	e9 e6       	ldi	r30, 0x69	; 105
    8c12:	f4 e2       	ldi	r31, 0x24	; 36
    8c14:	04 e0       	ldi	r16, 0x04	; 4
    8c16:	05 93       	las	Z, r16
    8c18:	3c c0       	rjmp	.+120    	; 0x8c92 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    8c1a:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    8c1c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    8c20:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    8c22:	07 df       	rcall	.-498    	; 0x8a32 <udd_ep_abort>
    8c24:	81 e8       	ldi	r24, 0x81	; 129
    8c26:	05 df       	rcall	.-502    	; 0x8a32 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    8c28:	82 e0       	ldi	r24, 0x02	; 2
    8c2a:	03 df       	rcall	.-506    	; 0x8a32 <udd_ep_abort>
    8c2c:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    8c2e:	01 df       	rcall	.-510    	; 0x8a32 <udd_ep_abort>
    8c30:	0e 94 30 5d 	call	0xba60	; 0xba60 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    8c34:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    8c38:	ec e5       	ldi	r30, 0x5C	; 92
    8c3a:	f4 e2       	ldi	r31, 0x24	; 36
	udd_endpoint_clear_status(ep_ctrl);
    8c3c:	15 86       	std	Z+13, r1	; 0x0d
    8c3e:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    8c40:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    8c42:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    8c44:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    8c46:	15 8a       	std	Z+21, r1	; 0x15
    8c48:	94 8b       	std	Z+20, r25	; 0x14
    8c4a:	85 8b       	std	Z+21, r24	; 0x15
    8c4c:	85 e1       	ldi	r24, 0x15	; 21
		// Reset endpoint control management
		udd_ctrl_init();
    8c4e:	94 e2       	ldi	r25, 0x24	; 36
    8c50:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    8c52:	91 8b       	std	Z+17, r25	; 0x11
    8c54:	91 d9       	rcall	.-3294   	; 0x7f78 <udd_ctrl_init>
    8c56:	1d c0       	rjmp	.+58     	; 0x8c92 <__vector_125+0x150>
		udd_ack_suspend_event();
    8c58:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8c5c:	86 ff       	sbrs	r24, 6
		udd_sleep_mode(false); // Enter in SUSPEND mode
    8c5e:	08 c0       	rjmp	.+16     	; 0x8c70 <__vector_125+0x12e>
    8c60:	80 e4       	ldi	r24, 0x40	; 64
    8c62:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    8c66:	80 e0       	ldi	r24, 0x00	; 0
    8c68:	4f d9       	rcall	.-3426   	; 0x7f08 <udd_sleep_mode>
    8c6a:	0e 94 c7 4f 	call	0x9f8e	; 0x9f8e <usb_callback_suspend_action>
		udd_ack_resume_event();
    8c6e:	11 c0       	rjmp	.+34     	; 0x8c92 <__vector_125+0x150>
    8c70:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    8c74:	85 ff       	sbrs	r24, 5
    8c76:	0d c0       	rjmp	.+26     	; 0x8c92 <__vector_125+0x150>
    8c78:	80 e2       	ldi	r24, 0x20	; 32
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    8c7a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    8c7e:	81 e0       	ldi	r24, 0x01	; 1
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    8c80:	43 d9       	rcall	.-3450   	; 0x7f08 <udd_sleep_mode>
    8c82:	0e 94 d8 4f 	call	0x9fb0	; 0x9fb0 <usb_callback_resume_action>
    8c86:	05 c0       	rjmp	.+10     	; 0x8c92 <__vector_125+0x150>
    8c88:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    8c8c:	84 fd       	sbrc	r24, 4
    8c8e:	c5 cf       	rjmp	.-118    	; 0x8c1a <__vector_125+0xd8>
    8c90:	e3 cf       	rjmp	.-58     	; 0x8c58 <__vector_125+0x116>
    8c92:	ff 91       	pop	r31
    8c94:	ef 91       	pop	r30
    8c96:	bf 91       	pop	r27
    8c98:	af 91       	pop	r26
    8c9a:	9f 91       	pop	r25
    8c9c:	8f 91       	pop	r24
    8c9e:	7f 91       	pop	r23
    8ca0:	6f 91       	pop	r22
    8ca2:	5f 91       	pop	r21
    8ca4:	4f 91       	pop	r20
    8ca6:	3f 91       	pop	r19
    8ca8:	2f 91       	pop	r18
    8caa:	0f 91       	pop	r16
    8cac:	0f 90       	pop	r0
    8cae:	0b be       	out	0x3b, r0	; 59
    8cb0:	0f 90       	pop	r0
    8cb2:	0f be       	out	0x3f, r0	; 63
    8cb4:	0f 90       	pop	r0
    8cb6:	1f 90       	pop	r1
    8cb8:	18 95       	reti

00008cba <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    8cba:	1f 92       	push	r1
    8cbc:	0f 92       	push	r0
    8cbe:	0f b6       	in	r0, 0x3f	; 63
    8cc0:	0f 92       	push	r0
    8cc2:	11 24       	eor	r1, r1
    8cc4:	0b b6       	in	r0, 0x3b	; 59
    8cc6:	0f 92       	push	r0
    8cc8:	0f 93       	push	r16
    8cca:	1f 93       	push	r17
    8ccc:	2f 93       	push	r18
    8cce:	3f 93       	push	r19
    8cd0:	4f 93       	push	r20
    8cd2:	5f 93       	push	r21
    8cd4:	6f 93       	push	r22
    8cd6:	7f 93       	push	r23
    8cd8:	8f 93       	push	r24
    8cda:	9f 93       	push	r25
    8cdc:	af 93       	push	r26
    8cde:	bf 93       	push	r27
    8ce0:	cf 93       	push	r28
    8ce2:	df 93       	push	r29
    8ce4:	ef 93       	push	r30
    8ce6:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    8ce8:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8cec:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    8cee:	03 c0       	rjmp	.+6      	; 0x8cf6 <__vector_126+0x3c>
    8cf0:	3c da       	rcall	.-2952   	; 0x816a <udd_ctrl_interrupt_tc_setup>
    8cf2:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    8cf4:	c4 c0       	rjmp	.+392    	; 0x8e7e <__vector_126+0x1c4>
    8cf6:	82 e0       	ldi	r24, 0x02	; 2
    8cf8:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    8cfc:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    8d00:	81 95       	neg	r24
    8d02:	88 0f       	add	r24, r24
    8d04:	e8 e6       	ldi	r30, 0x68	; 104
    8d06:	f4 e2       	ldi	r31, 0x24	; 36
    8d08:	e8 1b       	sub	r30, r24
    8d0a:	f1 09       	sbc	r31, r1
    8d0c:	20 81       	ld	r18, Z
    8d0e:	31 81       	ldd	r19, Z+1	; 0x01
    8d10:	28 56       	subi	r18, 0x68	; 104
    8d12:	34 42       	sbci	r19, 0x24	; 36
    8d14:	36 95       	lsr	r19
    8d16:	27 95       	ror	r18
    8d18:	36 95       	lsr	r19
    8d1a:	27 95       	ror	r18
    8d1c:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    8d1e:	27 95       	ror	r18
    8d20:	82 2f       	mov	r24, r18
    8d22:	86 95       	lsr	r24
    8d24:	20 fd       	sbrc	r18, 0
    8d26:	02 c0       	rjmp	.+4      	; 0x8d2c <__vector_126+0x72>
    8d28:	90 e0       	ldi	r25, 0x00	; 0
    8d2a:	01 c0       	rjmp	.+2      	; 0x8d2e <__vector_126+0x74>
    8d2c:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    8d2e:	89 0f       	add	r24, r25
    8d30:	e8 2f       	mov	r30, r24
    8d32:	ef 70       	andi	r30, 0x0F	; 15
    8d34:	f0 e0       	ldi	r31, 0x00	; 0
    8d36:	ee 0f       	add	r30, r30
    8d38:	ff 1f       	adc	r31, r31
    8d3a:	28 2f       	mov	r18, r24
    8d3c:	08 2e       	mov	r0, r24
    8d3e:	00 0c       	add	r0, r0
    8d40:	33 0b       	sbc	r19, r19
    8d42:	22 27       	eor	r18, r18
    8d44:	33 0f       	add	r19, r19
    8d46:	22 1f       	adc	r18, r18
    8d48:	33 27       	eor	r19, r19
    8d4a:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    8d4c:	f3 1f       	adc	r31, r19
    8d4e:	df 01       	movw	r26, r30
    8d50:	aa 0f       	add	r26, r26
    8d52:	bb 1f       	adc	r27, r27
    8d54:	aa 0f       	add	r26, r26
    8d56:	bb 1f       	adc	r27, r27
    8d58:	aa 0f       	add	r26, r26
    8d5a:	bb 1f       	adc	r27, r27
    8d5c:	a4 5a       	subi	r26, 0xA4	; 164
    8d5e:	bb 4d       	sbci	r27, 0xDB	; 219
    8d60:	1c 96       	adiw	r26, 0x0c	; 12
    8d62:	9c 91       	ld	r25, X
    8d64:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    8d66:	8b c0       	rjmp	.+278    	; 0x8e7e <__vector_126+0x1c4>
    8d68:	ee 0f       	add	r30, r30
    8d6a:	ff 1f       	adc	r31, r31
    8d6c:	ee 0f       	add	r30, r30
    8d6e:	ff 1f       	adc	r31, r31
    8d70:	ee 0f       	add	r30, r30
    8d72:	ff 1f       	adc	r31, r31
    8d74:	e8 59       	subi	r30, 0x98	; 152
    8d76:	fb 4d       	sbci	r31, 0xDB	; 219
    8d78:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    8d7a:	06 93       	lac	Z, r16
    8d7c:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    8d7e:	7a c0       	rjmp	.+244    	; 0x8e74 <__vector_126+0x1ba>
    8d80:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    8d84:	84 30       	cpi	r24, 0x04	; 4
    8d86:	19 f4       	brne	.+6      	; 0x8d8e <__vector_126+0xd4>
    8d88:	38 d9       	rcall	.-3472   	; 0x7ffa <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    8d8a:	f6 d8       	rcall	.-3604   	; 0x7f78 <udd_ctrl_init>
    8d8c:	78 c0       	rjmp	.+240    	; 0x8e7e <__vector_126+0x1c4>
    8d8e:	00 91 6a 24 	lds	r16, 0x246A	; 0x80246a <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    8d92:	10 91 6b 24 	lds	r17, 0x246B	; 0x80246b <udd_sram+0xf>
    8d96:	80 91 a7 27 	lds	r24, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    8d9a:	90 91 a8 27 	lds	r25, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    8d9e:	c0 91 55 24 	lds	r28, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8da2:	d0 91 56 24 	lds	r29, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8da6:	98 01       	movw	r18, r16
    8da8:	2c 0f       	add	r18, r28
    8daa:	3d 1f       	adc	r19, r29
    8dac:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    8dae:	93 07       	cpc	r25, r19
    8db0:	18 f4       	brcc	.+6      	; 0x8db8 <__vector_126+0xfe>
    8db2:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    8db4:	0c 1b       	sub	r16, r28
    8db6:	1d 0b       	sbc	r17, r29
    8db8:	80 91 a5 27 	lds	r24, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    8dbc:	90 91 a6 27 	lds	r25, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    8dc0:	a8 01       	movw	r20, r16
    8dc2:	65 e1       	ldi	r22, 0x15	; 21
    8dc4:	74 e2       	ldi	r23, 0x24	; 36
    8dc6:	8c 0f       	add	r24, r28
    8dc8:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    8dca:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
    8dce:	c0 0f       	add	r28, r16
    8dd0:	d1 1f       	adc	r29, r17
    8dd2:	c0 93 55 24 	sts	0x2455, r28	; 0x802455 <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    8dd6:	d0 93 56 24 	sts	0x2456, r29	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8dda:	00 34       	cpi	r16, 0x40	; 64
    8ddc:	11 05       	cpc	r17, r1
    8dde:	69 f4       	brne	.+26     	; 0x8dfa <__vector_126+0x140>
    8de0:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8de4:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8de8:	8c 0f       	add	r24, r28
    8dea:	9d 1f       	adc	r25, r29
    8dec:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    8df0:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    8df4:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    8df6:	93 07       	cpc	r25, r19
    8df8:	80 f0       	brcs	.+32     	; 0x8e1a <__vector_126+0x160>
    8dfa:	ed e9       	ldi	r30, 0x9D	; 157
    8dfc:	f7 e2       	ldi	r31, 0x27	; 39
		if (NULL != udd_g_ctrlreq.over_under_run) {
    8dfe:	c2 87       	std	Z+10, r28	; 0x0a
    8e00:	d3 87       	std	Z+11, r29	; 0x0b
    8e02:	06 84       	ldd	r0, Z+14	; 0x0e
    8e04:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    8e06:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    8e08:	30 97       	sbiw	r30, 0x00	; 0
    8e0a:	29 f0       	breq	.+10     	; 0x8e16 <__vector_126+0x15c>
    8e0c:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    8e0e:	81 11       	cpse	r24, r1
    8e10:	02 c0       	rjmp	.+4      	; 0x8e16 <__vector_126+0x15c>
    8e12:	d7 d8       	rcall	.-3666   	; 0x7fc2 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    8e14:	34 c0       	rjmp	.+104    	; 0x8e7e <__vector_126+0x1c4>
    8e16:	e3 d8       	rcall	.-3642   	; 0x7fde <udd_ctrl_send_zlp_in>
    8e18:	32 c0       	rjmp	.+100    	; 0x8e7e <__vector_126+0x1c4>
    8e1a:	80 91 a7 27 	lds	r24, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    8e1e:	90 91 a8 27 	lds	r25, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    8e22:	c8 17       	cp	r28, r24
    8e24:	d9 07       	cpc	r29, r25
    8e26:	f9 f4       	brne	.+62     	; 0x8e66 <__vector_126+0x1ac>
    8e28:	e0 91 ab 27 	lds	r30, 0x27AB	; 0x8027ab <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    8e2c:	f0 91 ac 27 	lds	r31, 0x27AC	; 0x8027ac <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    8e30:	30 97       	sbiw	r30, 0x00	; 0
    8e32:	11 f4       	brne	.+4      	; 0x8e38 <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    8e34:	c6 d8       	rcall	.-3700   	; 0x7fc2 <udd_ctrl_stall_data>
    8e36:	23 c0       	rjmp	.+70     	; 0x8e7e <__vector_126+0x1c4>
    8e38:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    8e3a:	81 11       	cpse	r24, r1
    8e3c:	02 c0       	rjmp	.+4      	; 0x8e42 <__vector_126+0x188>
    8e3e:	c1 d8       	rcall	.-3710   	; 0x7fc2 <udd_ctrl_stall_data>
    8e40:	1e c0       	rjmp	.+60     	; 0x8e7e <__vector_126+0x1c4>
    8e42:	20 91 57 24 	lds	r18, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8e46:	30 91 58 24 	lds	r19, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8e4a:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8e4e:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8e52:	82 0f       	add	r24, r18
    8e54:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    8e56:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8e5a:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    8e5e:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    8e62:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    8e66:	e8 e6       	ldi	r30, 0x68	; 104
    8e68:	f4 e2       	ldi	r31, 0x24	; 36
		udd_ctrl_in_sent();
    8e6a:	02 e0       	ldi	r16, 0x02	; 2
    8e6c:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    8e6e:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    8e70:	06 93       	lac	Z, r16
    8e72:	05 c0       	rjmp	.+10     	; 0x8e7e <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    8e74:	80 38       	cpi	r24, 0x80	; 128
    8e76:	11 f4       	brne	.+4      	; 0x8e7c <__vector_126+0x1c2>
    8e78:	c8 d8       	rcall	.-3696   	; 0x800a <udd_ctrl_in_sent>
    8e7a:	01 c0       	rjmp	.+2      	; 0x8e7e <__vector_126+0x1c4>
    8e7c:	e8 d9       	rcall	.-3120   	; 0x824e <udd_ep_trans_complet>
    8e7e:	ff 91       	pop	r31
    8e80:	ef 91       	pop	r30
    8e82:	df 91       	pop	r29
    8e84:	cf 91       	pop	r28
    8e86:	bf 91       	pop	r27
    8e88:	af 91       	pop	r26
    8e8a:	9f 91       	pop	r25
    8e8c:	8f 91       	pop	r24
    8e8e:	7f 91       	pop	r23
    8e90:	6f 91       	pop	r22
    8e92:	5f 91       	pop	r21
    8e94:	4f 91       	pop	r20
    8e96:	3f 91       	pop	r19
    8e98:	2f 91       	pop	r18
    8e9a:	1f 91       	pop	r17
    8e9c:	0f 91       	pop	r16
    8e9e:	0f 90       	pop	r0
    8ea0:	0b be       	out	0x3b, r0	; 59
    8ea2:	0f 90       	pop	r0
    8ea4:	0f be       	out	0x3f, r0	; 63
    8ea6:	0f 90       	pop	r0
    8ea8:	1f 90       	pop	r1
    8eaa:	18 95       	reti

00008eac <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    8eac:	cf 92       	push	r12
    8eae:	df 92       	push	r13
    8eb0:	ef 92       	push	r14
    8eb2:	ff 92       	push	r15
    8eb4:	cf 93       	push	r28
    8eb6:	df 93       	push	r29
    8eb8:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    8eba:	6b 01       	movw	r12, r22
    8ebc:	e1 2c       	mov	r14, r1
    8ebe:	f1 2c       	mov	r15, r1
    8ec0:	60 e8       	ldi	r22, 0x80	; 128
    8ec2:	73 ec       	ldi	r23, 0xC3	; 195
    8ec4:	89 ec       	ldi	r24, 0xC9	; 201
    8ec6:	91 e0       	ldi	r25, 0x01	; 1
    8ec8:	a7 01       	movw	r20, r14
    8eca:	96 01       	movw	r18, r12
    8ecc:	0e 94 f0 60 	call	0xc1e0	; 0xc1e0 <__udivmodsi4>
    8ed0:	ca 01       	movw	r24, r20
    8ed2:	b9 01       	movw	r22, r18
    8ed4:	2f ef       	ldi	r18, 0xFF	; 255
    8ed6:	3f ef       	ldi	r19, 0xFF	; 255
    8ed8:	40 e0       	ldi	r20, 0x00	; 0
    8eda:	50 e0       	ldi	r21, 0x00	; 0
    8edc:	0e 94 f0 60 	call	0xc1e0	; 0xc1e0 <__udivmodsi4>
	if (smallest_div < 1) {
    8ee0:	21 15       	cp	r18, r1
    8ee2:	31 05       	cpc	r19, r1
    8ee4:	29 f4       	brne	.+10     	; 0x8ef0 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    8ee6:	81 e0       	ldi	r24, 0x01	; 1
    8ee8:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    8eea:	21 e0       	ldi	r18, 0x01	; 1
    8eec:	30 e0       	ldi	r19, 0x00	; 0
    8eee:	2d c0       	rjmp	.+90     	; 0x8f4a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    8ef0:	22 30       	cpi	r18, 0x02	; 2
    8ef2:	31 05       	cpc	r19, r1
    8ef4:	28 f4       	brcc	.+10     	; 0x8f00 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    8ef6:	82 e0       	ldi	r24, 0x02	; 2
    8ef8:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    8efa:	22 e0       	ldi	r18, 0x02	; 2
    8efc:	30 e0       	ldi	r19, 0x00	; 0
    8efe:	25 c0       	rjmp	.+74     	; 0x8f4a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    8f00:	24 30       	cpi	r18, 0x04	; 4
    8f02:	31 05       	cpc	r19, r1
    8f04:	28 f4       	brcc	.+10     	; 0x8f10 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    8f06:	83 e0       	ldi	r24, 0x03	; 3
    8f08:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    8f0a:	24 e0       	ldi	r18, 0x04	; 4
    8f0c:	30 e0       	ldi	r19, 0x00	; 0
    8f0e:	1d c0       	rjmp	.+58     	; 0x8f4a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    8f10:	28 30       	cpi	r18, 0x08	; 8
    8f12:	31 05       	cpc	r19, r1
    8f14:	28 f4       	brcc	.+10     	; 0x8f20 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    8f16:	84 e0       	ldi	r24, 0x04	; 4
    8f18:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    8f1a:	28 e0       	ldi	r18, 0x08	; 8
    8f1c:	30 e0       	ldi	r19, 0x00	; 0
    8f1e:	15 c0       	rjmp	.+42     	; 0x8f4a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    8f20:	20 34       	cpi	r18, 0x40	; 64
    8f22:	31 05       	cpc	r19, r1
    8f24:	28 f4       	brcc	.+10     	; 0x8f30 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    8f26:	85 e0       	ldi	r24, 0x05	; 5
    8f28:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    8f2a:	20 e4       	ldi	r18, 0x40	; 64
    8f2c:	30 e0       	ldi	r19, 0x00	; 0
    8f2e:	0d c0       	rjmp	.+26     	; 0x8f4a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    8f30:	2f 3f       	cpi	r18, 0xFF	; 255
    8f32:	31 05       	cpc	r19, r1
    8f34:	09 f0       	breq	.+2      	; 0x8f38 <pwm_set_frequency+0x8c>
    8f36:	28 f4       	brcc	.+10     	; 0x8f42 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    8f38:	86 e0       	ldi	r24, 0x06	; 6
    8f3a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    8f3c:	20 e0       	ldi	r18, 0x00	; 0
    8f3e:	31 e0       	ldi	r19, 0x01	; 1
    8f40:	04 c0       	rjmp	.+8      	; 0x8f4a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    8f42:	87 e0       	ldi	r24, 0x07	; 7
    8f44:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    8f46:	20 e0       	ldi	r18, 0x00	; 0
    8f48:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    8f4a:	40 e0       	ldi	r20, 0x00	; 0
    8f4c:	50 e0       	ldi	r21, 0x00	; 0
    8f4e:	60 e8       	ldi	r22, 0x80	; 128
    8f50:	73 ec       	ldi	r23, 0xC3	; 195
    8f52:	89 ec       	ldi	r24, 0xC9	; 201
    8f54:	91 e0       	ldi	r25, 0x01	; 1
    8f56:	0e 94 f0 60 	call	0xc1e0	; 0xc1e0 <__udivmodsi4>
    8f5a:	ca 01       	movw	r24, r20
    8f5c:	b9 01       	movw	r22, r18
    8f5e:	a7 01       	movw	r20, r14
    8f60:	96 01       	movw	r18, r12
    8f62:	0e 94 f0 60 	call	0xc1e0	; 0xc1e0 <__udivmodsi4>
    8f66:	2d 83       	std	Y+5, r18	; 0x05
    8f68:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    8f6a:	24 36       	cpi	r18, 0x64	; 100
    8f6c:	31 05       	cpc	r19, r1
    8f6e:	18 f4       	brcc	.+6      	; 0x8f76 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    8f70:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    8f72:	1d 82       	std	Y+5, r1	; 0x05
    8f74:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    8f76:	df 91       	pop	r29
    8f78:	cf 91       	pop	r28
    8f7a:	ff 90       	pop	r15
    8f7c:	ef 90       	pop	r14
    8f7e:	df 90       	pop	r13
    8f80:	cf 90       	pop	r12
    8f82:	08 95       	ret

00008f84 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    8f84:	0f 93       	push	r16
    8f86:	1f 93       	push	r17
    8f88:	cf 93       	push	r28
    8f8a:	df 93       	push	r29
    8f8c:	ec 01       	movw	r28, r24
    8f8e:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    8f90:	86 2f       	mov	r24, r22
    8f92:	90 e0       	ldi	r25, 0x00	; 0
    8f94:	87 30       	cpi	r24, 0x07	; 7
    8f96:	91 05       	cpc	r25, r1
    8f98:	08 f0       	brcs	.+2      	; 0x8f9c <pwm_init+0x18>
    8f9a:	8b c0       	rjmp	.+278    	; 0x90b2 <pwm_init+0x12e>
    8f9c:	fc 01       	movw	r30, r24
    8f9e:	88 27       	eor	r24, r24
    8fa0:	eb 5f       	subi	r30, 0xFB	; 251
    8fa2:	fe 4f       	sbci	r31, 0xFE	; 254
    8fa4:	8f 4f       	sbci	r24, 0xFF	; 255
    8fa6:	0c 94 2e 61 	jmp	0xc25c	; 0xc25c <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    8faa:	80 e0       	ldi	r24, 0x00	; 0
    8fac:	98 e0       	ldi	r25, 0x08	; 8
    8fae:	88 83       	st	Y, r24
    8fb0:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    8fb2:	e0 e4       	ldi	r30, 0x40	; 64
    8fb4:	f6 e0       	ldi	r31, 0x06	; 6
    8fb6:	30 81       	ld	r19, Z
    8fb8:	81 e0       	ldi	r24, 0x01	; 1
    8fba:	90 e0       	ldi	r25, 0x00	; 0
    8fbc:	2f ef       	ldi	r18, 0xFF	; 255
    8fbe:	24 0f       	add	r18, r20
    8fc0:	02 c0       	rjmp	.+4      	; 0x8fc6 <pwm_init+0x42>
    8fc2:	88 0f       	add	r24, r24
    8fc4:	99 1f       	adc	r25, r25
    8fc6:	2a 95       	dec	r18
    8fc8:	e2 f7       	brpl	.-8      	; 0x8fc2 <pwm_init+0x3e>
    8fca:	83 2b       	or	r24, r19
    8fcc:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    8fce:	71 c0       	rjmp	.+226    	; 0x90b2 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    8fd0:	80 e4       	ldi	r24, 0x40	; 64
    8fd2:	98 e0       	ldi	r25, 0x08	; 8
    8fd4:	88 83       	st	Y, r24
    8fd6:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    8fd8:	e0 e4       	ldi	r30, 0x40	; 64
    8fda:	f6 e0       	ldi	r31, 0x06	; 6
    8fdc:	30 81       	ld	r19, Z
    8fde:	81 e0       	ldi	r24, 0x01	; 1
    8fe0:	90 e0       	ldi	r25, 0x00	; 0
    8fe2:	23 e0       	ldi	r18, 0x03	; 3
    8fe4:	24 0f       	add	r18, r20
    8fe6:	02 c0       	rjmp	.+4      	; 0x8fec <pwm_init+0x68>
    8fe8:	88 0f       	add	r24, r24
    8fea:	99 1f       	adc	r25, r25
    8fec:	2a 95       	dec	r18
    8fee:	e2 f7       	brpl	.-8      	; 0x8fe8 <pwm_init+0x64>
    8ff0:	83 2b       	or	r24, r19
    8ff2:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    8ff4:	5e c0       	rjmp	.+188    	; 0x90b2 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    8ff6:	80 e0       	ldi	r24, 0x00	; 0
    8ff8:	99 e0       	ldi	r25, 0x09	; 9
    8ffa:	88 83       	st	Y, r24
    8ffc:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    8ffe:	e0 e6       	ldi	r30, 0x60	; 96
    9000:	f6 e0       	ldi	r31, 0x06	; 6
    9002:	30 81       	ld	r19, Z
    9004:	81 e0       	ldi	r24, 0x01	; 1
    9006:	90 e0       	ldi	r25, 0x00	; 0
    9008:	2f ef       	ldi	r18, 0xFF	; 255
    900a:	24 0f       	add	r18, r20
    900c:	02 c0       	rjmp	.+4      	; 0x9012 <pwm_init+0x8e>
    900e:	88 0f       	add	r24, r24
    9010:	99 1f       	adc	r25, r25
    9012:	2a 95       	dec	r18
    9014:	e2 f7       	brpl	.-8      	; 0x900e <pwm_init+0x8a>
    9016:	83 2b       	or	r24, r19
    9018:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    901a:	4b c0       	rjmp	.+150    	; 0x90b2 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    901c:	80 e4       	ldi	r24, 0x40	; 64
    901e:	99 e0       	ldi	r25, 0x09	; 9
    9020:	88 83       	st	Y, r24
    9022:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    9024:	e0 e6       	ldi	r30, 0x60	; 96
    9026:	f6 e0       	ldi	r31, 0x06	; 6
    9028:	30 81       	ld	r19, Z
    902a:	81 e0       	ldi	r24, 0x01	; 1
    902c:	90 e0       	ldi	r25, 0x00	; 0
    902e:	23 e0       	ldi	r18, 0x03	; 3
    9030:	24 0f       	add	r18, r20
    9032:	02 c0       	rjmp	.+4      	; 0x9038 <pwm_init+0xb4>
    9034:	88 0f       	add	r24, r24
    9036:	99 1f       	adc	r25, r25
    9038:	2a 95       	dec	r18
    903a:	e2 f7       	brpl	.-8      	; 0x9034 <pwm_init+0xb0>
    903c:	83 2b       	or	r24, r19
    903e:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    9040:	38 c0       	rjmp	.+112    	; 0x90b2 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    9042:	80 e0       	ldi	r24, 0x00	; 0
    9044:	9a e0       	ldi	r25, 0x0A	; 10
    9046:	88 83       	st	Y, r24
    9048:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    904a:	e0 e8       	ldi	r30, 0x80	; 128
    904c:	f6 e0       	ldi	r31, 0x06	; 6
    904e:	30 81       	ld	r19, Z
    9050:	81 e0       	ldi	r24, 0x01	; 1
    9052:	90 e0       	ldi	r25, 0x00	; 0
    9054:	2f ef       	ldi	r18, 0xFF	; 255
    9056:	24 0f       	add	r18, r20
    9058:	02 c0       	rjmp	.+4      	; 0x905e <pwm_init+0xda>
    905a:	88 0f       	add	r24, r24
    905c:	99 1f       	adc	r25, r25
    905e:	2a 95       	dec	r18
    9060:	e2 f7       	brpl	.-8      	; 0x905a <pwm_init+0xd6>
    9062:	83 2b       	or	r24, r19
    9064:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    9066:	25 c0       	rjmp	.+74     	; 0x90b2 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    9068:	80 e4       	ldi	r24, 0x40	; 64
    906a:	9a e0       	ldi	r25, 0x0A	; 10
    906c:	88 83       	st	Y, r24
    906e:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    9070:	e0 e8       	ldi	r30, 0x80	; 128
    9072:	f6 e0       	ldi	r31, 0x06	; 6
    9074:	30 81       	ld	r19, Z
    9076:	81 e0       	ldi	r24, 0x01	; 1
    9078:	90 e0       	ldi	r25, 0x00	; 0
    907a:	23 e0       	ldi	r18, 0x03	; 3
    907c:	24 0f       	add	r18, r20
    907e:	02 c0       	rjmp	.+4      	; 0x9084 <pwm_init+0x100>
    9080:	88 0f       	add	r24, r24
    9082:	99 1f       	adc	r25, r25
    9084:	2a 95       	dec	r18
    9086:	e2 f7       	brpl	.-8      	; 0x9080 <pwm_init+0xfc>
    9088:	83 2b       	or	r24, r19
    908a:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    908c:	12 c0       	rjmp	.+36     	; 0x90b2 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    908e:	80 e0       	ldi	r24, 0x00	; 0
    9090:	9b e0       	ldi	r25, 0x0B	; 11
    9092:	88 83       	st	Y, r24
    9094:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    9096:	e0 ea       	ldi	r30, 0xA0	; 160
    9098:	f6 e0       	ldi	r31, 0x06	; 6
    909a:	30 81       	ld	r19, Z
    909c:	81 e0       	ldi	r24, 0x01	; 1
    909e:	90 e0       	ldi	r25, 0x00	; 0
    90a0:	2f ef       	ldi	r18, 0xFF	; 255
    90a2:	24 0f       	add	r18, r20
    90a4:	02 c0       	rjmp	.+4      	; 0x90aa <pwm_init+0x126>
    90a6:	88 0f       	add	r24, r24
    90a8:	99 1f       	adc	r25, r25
    90aa:	2a 95       	dec	r18
    90ac:	e2 f7       	brpl	.-8      	; 0x90a6 <pwm_init+0x122>
    90ae:	83 2b       	or	r24, r19
    90b0:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    90b2:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    90b4:	42 30       	cpi	r20, 0x02	; 2
    90b6:	61 f0       	breq	.+24     	; 0x90d0 <pwm_init+0x14c>
    90b8:	18 f4       	brcc	.+6      	; 0x90c0 <pwm_init+0x13c>
    90ba:	41 30       	cpi	r20, 0x01	; 1
    90bc:	31 f0       	breq	.+12     	; 0x90ca <pwm_init+0x146>
    90be:	10 c0       	rjmp	.+32     	; 0x90e0 <pwm_init+0x15c>
    90c0:	43 30       	cpi	r20, 0x03	; 3
    90c2:	49 f0       	breq	.+18     	; 0x90d6 <pwm_init+0x152>
    90c4:	44 30       	cpi	r20, 0x04	; 4
    90c6:	51 f0       	breq	.+20     	; 0x90dc <pwm_init+0x158>
    90c8:	0b c0       	rjmp	.+22     	; 0x90e0 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    90ca:	80 e1       	ldi	r24, 0x10	; 16
    90cc:	8b 83       	std	Y+3, r24	; 0x03
		break;
    90ce:	08 c0       	rjmp	.+16     	; 0x90e0 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    90d0:	80 e2       	ldi	r24, 0x20	; 32
    90d2:	8b 83       	std	Y+3, r24	; 0x03
		break;
    90d4:	05 c0       	rjmp	.+10     	; 0x90e0 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    90d6:	80 e4       	ldi	r24, 0x40	; 64
    90d8:	8b 83       	std	Y+3, r24	; 0x03
		break;
    90da:	02 c0       	rjmp	.+4      	; 0x90e0 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    90dc:	80 e8       	ldi	r24, 0x80	; 128
    90de:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    90e0:	88 81       	ld	r24, Y
    90e2:	99 81       	ldd	r25, Y+1	; 0x01
    90e4:	0e 94 69 3d 	call	0x7ad2	; 0x7ad2 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    90e8:	e8 81       	ld	r30, Y
    90ea:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    90ec:	81 81       	ldd	r24, Z+1	; 0x01
    90ee:	88 7f       	andi	r24, 0xF8	; 248
    90f0:	83 60       	ori	r24, 0x03	; 3
    90f2:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    90f4:	1d 82       	std	Y+5, r1	; 0x05
    90f6:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    90f8:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    90fa:	e8 81       	ld	r30, Y
    90fc:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    90fe:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    9100:	80 7f       	andi	r24, 0xF0	; 240
    9102:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    9104:	b8 01       	movw	r22, r16
    9106:	ce 01       	movw	r24, r28
    9108:	d1 de       	rcall	.-606    	; 0x8eac <pwm_set_frequency>
}
    910a:	df 91       	pop	r29
    910c:	cf 91       	pop	r28
    910e:	1f 91       	pop	r17
    9110:	0f 91       	pop	r16
    9112:	08 95       	ret

00009114 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    9114:	cf 93       	push	r28
    9116:	df 93       	push	r29
    9118:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    911a:	2d 81       	ldd	r18, Y+5	; 0x05
    911c:	3e 81       	ldd	r19, Y+6	; 0x06
    911e:	a6 2f       	mov	r26, r22
    9120:	b0 e0       	ldi	r27, 0x00	; 0
    9122:	0e 94 3c 61 	call	0xc278	; 0xc278 <__umulhisi3>
    9126:	24 e6       	ldi	r18, 0x64	; 100
    9128:	30 e0       	ldi	r19, 0x00	; 0
    912a:	40 e0       	ldi	r20, 0x00	; 0
    912c:	50 e0       	ldi	r21, 0x00	; 0
    912e:	0e 94 f0 60 	call	0xc1e0	; 0xc1e0 <__udivmodsi4>
    9132:	8a 81       	ldd	r24, Y+2	; 0x02
    9134:	e8 81       	ld	r30, Y
    9136:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    9138:	e6 fd       	sbrc	r30, 6
    913a:	17 c0       	rjmp	.+46     	; 0x916a <pwm_start+0x56>
		switch (channel_index) {
    913c:	82 30       	cpi	r24, 0x02	; 2
    913e:	61 f0       	breq	.+24     	; 0x9158 <pwm_start+0x44>
    9140:	18 f4       	brcc	.+6      	; 0x9148 <pwm_start+0x34>
    9142:	81 30       	cpi	r24, 0x01	; 1
    9144:	31 f0       	breq	.+12     	; 0x9152 <pwm_start+0x3e>
    9146:	1b c0       	rjmp	.+54     	; 0x917e <pwm_start+0x6a>
    9148:	83 30       	cpi	r24, 0x03	; 3
    914a:	49 f0       	breq	.+18     	; 0x915e <pwm_start+0x4a>
    914c:	84 30       	cpi	r24, 0x04	; 4
    914e:	51 f0       	breq	.+20     	; 0x9164 <pwm_start+0x50>
    9150:	16 c0       	rjmp	.+44     	; 0x917e <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    9152:	20 af       	std	Z+56, r18	; 0x38
    9154:	31 af       	std	Z+57, r19	; 0x39
    9156:	13 c0       	rjmp	.+38     	; 0x917e <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    9158:	22 af       	std	Z+58, r18	; 0x3a
    915a:	33 af       	std	Z+59, r19	; 0x3b
    915c:	10 c0       	rjmp	.+32     	; 0x917e <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    915e:	24 af       	std	Z+60, r18	; 0x3c
    9160:	35 af       	std	Z+61, r19	; 0x3d
    9162:	0d c0       	rjmp	.+26     	; 0x917e <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    9164:	26 af       	std	Z+62, r18	; 0x3e
    9166:	37 af       	std	Z+63, r19	; 0x3f
    9168:	0a c0       	rjmp	.+20     	; 0x917e <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    916a:	81 30       	cpi	r24, 0x01	; 1
    916c:	19 f0       	breq	.+6      	; 0x9174 <pwm_start+0x60>
    916e:	82 30       	cpi	r24, 0x02	; 2
    9170:	21 f0       	breq	.+8      	; 0x917a <pwm_start+0x66>
    9172:	05 c0       	rjmp	.+10     	; 0x917e <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    9174:	20 af       	std	Z+56, r18	; 0x38
    9176:	31 af       	std	Z+57, r19	; 0x39
    9178:	02 c0       	rjmp	.+4      	; 0x917e <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    917a:	22 af       	std	Z+58, r18	; 0x3a
    917c:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    917e:	8d 81       	ldd	r24, Y+5	; 0x05
    9180:	9e 81       	ldd	r25, Y+6	; 0x06
    9182:	e8 81       	ld	r30, Y
    9184:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    9186:	86 a3       	std	Z+38, r24	; 0x26
    9188:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    918a:	8b 81       	ldd	r24, Y+3	; 0x03
    918c:	e8 81       	ld	r30, Y
    918e:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    9190:	e6 fd       	sbrc	r30, 6
    9192:	04 c0       	rjmp	.+8      	; 0x919c <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    9194:	91 81       	ldd	r25, Z+1	; 0x01
    9196:	89 2b       	or	r24, r25
    9198:	81 83       	std	Z+1, r24	; 0x01
    919a:	04 c0       	rjmp	.+8      	; 0x91a4 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    919c:	91 81       	ldd	r25, Z+1	; 0x01
    919e:	80 73       	andi	r24, 0x30	; 48
    91a0:	89 2b       	or	r24, r25
    91a2:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    91a4:	e8 81       	ld	r30, Y
    91a6:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    91a8:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    91aa:	80 7f       	andi	r24, 0xF0	; 240
    91ac:	9c 81       	ldd	r25, Y+4	; 0x04
    91ae:	89 2b       	or	r24, r25
    91b0:	80 83       	st	Z, r24
}
    91b2:	df 91       	pop	r29
    91b4:	cf 91       	pop	r28
    91b6:	08 95       	ret

000091b8 <__portable_avr_delay_cycles>:
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    91b8:	04 c0       	rjmp	.+8      	; 0x91c2 <__portable_avr_delay_cycles+0xa>
    91ba:	61 50       	subi	r22, 0x01	; 1
    91bc:	71 09       	sbc	r23, r1
    91be:	81 09       	sbc	r24, r1
    91c0:	91 09       	sbc	r25, r1
    91c2:	61 15       	cp	r22, r1
    91c4:	71 05       	cpc	r23, r1
    91c6:	81 05       	cpc	r24, r1
    91c8:	91 05       	cpc	r25, r1
    91ca:	b9 f7       	brne	.-18     	; 0x91ba <__portable_avr_delay_cycles+0x2>
    91cc:	08 95       	ret

000091ce <isr_rtc_alarm>:
    91ce:	10 92 4c 26 	sts	0x264C, r1	; 0x80264c <g_rtc_alarm>
    91d2:	10 92 4d 26 	sts	0x264D, r1	; 0x80264d <g_rtc_alarm+0x1>
    91d6:	10 92 4e 26 	sts	0x264E, r1	; 0x80264e <g_rtc_alarm+0x2>
    91da:	10 92 4f 26 	sts	0x264F, r1	; 0x80264f <g_rtc_alarm+0x3>
    91de:	08 95       	ret

000091e0 <isr_adc_a>:
    91e0:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    91e4:	4e 5b       	subi	r20, 0xBE	; 190
    91e6:	51 09       	sbc	r21, r1
    91e8:	60 ff       	sbrs	r22, 0
    91ea:	ba c0       	rjmp	.+372    	; 0x9360 <isr_adc_a+0x180>
    91ec:	82 95       	swap	r24
    91ee:	8f 70       	andi	r24, 0x0F	; 15
    91f0:	81 30       	cpi	r24, 0x01	; 1
    91f2:	29 f0       	breq	.+10     	; 0x91fe <isr_adc_a+0x1e>
    91f4:	08 f4       	brcc	.+2      	; 0x91f8 <isr_adc_a+0x18>
    91f6:	79 c0       	rjmp	.+242    	; 0x92ea <isr_adc_a+0x10a>
    91f8:	82 30       	cpi	r24, 0x02	; 2
    91fa:	e1 f1       	breq	.+120    	; 0x9274 <isr_adc_a+0x94>
    91fc:	08 95       	ret
    91fe:	05 2e       	mov	r0, r21
    9200:	00 0c       	add	r0, r0
    9202:	66 0b       	sbc	r22, r22
    9204:	77 0b       	sbc	r23, r23
    9206:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <g_adc_vctcxo_sum>
    920a:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    920e:	a0 91 b9 25 	lds	r26, 0x25B9	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    9212:	b0 91 ba 25 	lds	r27, 0x25BA	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    9216:	48 0f       	add	r20, r24
    9218:	59 1f       	adc	r21, r25
    921a:	6a 1f       	adc	r22, r26
    921c:	7b 1f       	adc	r23, r27
    921e:	40 93 b7 25 	sts	0x25B7, r20	; 0x8025b7 <g_adc_vctcxo_sum>
    9222:	50 93 b8 25 	sts	0x25B8, r21	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    9226:	60 93 b9 25 	sts	0x25B9, r22	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    922a:	70 93 ba 25 	sts	0x25BA, r23	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    922e:	80 91 b5 25 	lds	r24, 0x25B5	; 0x8025b5 <g_adc_vctcxo_cnt>
    9232:	90 91 b6 25 	lds	r25, 0x25B6	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    9236:	01 96       	adiw	r24, 0x01	; 1
    9238:	80 93 b5 25 	sts	0x25B5, r24	; 0x8025b5 <g_adc_vctcxo_cnt>
    923c:	90 93 b6 25 	sts	0x25B6, r25	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    9240:	8f 3f       	cpi	r24, 0xFF	; 255
    9242:	91 05       	cpc	r25, r1
    9244:	09 f0       	breq	.+2      	; 0x9248 <isr_adc_a+0x68>
    9246:	08 f4       	brcc	.+2      	; 0x924a <isr_adc_a+0x6a>
    9248:	40 c1       	rjmp	.+640    	; 0x94ca <isr_adc_a+0x2ea>
    924a:	40 93 bb 25 	sts	0x25BB, r20	; 0x8025bb <g_adc_vctcxo_cur>
    924e:	50 93 bc 25 	sts	0x25BC, r21	; 0x8025bc <g_adc_vctcxo_cur+0x1>
    9252:	60 93 bd 25 	sts	0x25BD, r22	; 0x8025bd <g_adc_vctcxo_cur+0x2>
    9256:	70 93 be 25 	sts	0x25BE, r23	; 0x8025be <g_adc_vctcxo_cur+0x3>
    925a:	10 92 b5 25 	sts	0x25B5, r1	; 0x8025b5 <g_adc_vctcxo_cnt>
    925e:	10 92 b6 25 	sts	0x25B6, r1	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    9262:	10 92 b7 25 	sts	0x25B7, r1	; 0x8025b7 <g_adc_vctcxo_sum>
    9266:	10 92 b8 25 	sts	0x25B8, r1	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    926a:	10 92 b9 25 	sts	0x25B9, r1	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    926e:	10 92 ba 25 	sts	0x25BA, r1	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    9272:	08 95       	ret
    9274:	05 2e       	mov	r0, r21
    9276:	00 0c       	add	r0, r0
    9278:	66 0b       	sbc	r22, r22
    927a:	77 0b       	sbc	r23, r23
    927c:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <g_adc_5v0_sum>
    9280:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <g_adc_5v0_sum+0x1>
    9284:	a0 91 af 25 	lds	r26, 0x25AF	; 0x8025af <g_adc_5v0_sum+0x2>
    9288:	b0 91 b0 25 	lds	r27, 0x25B0	; 0x8025b0 <g_adc_5v0_sum+0x3>
    928c:	48 0f       	add	r20, r24
    928e:	59 1f       	adc	r21, r25
    9290:	6a 1f       	adc	r22, r26
    9292:	7b 1f       	adc	r23, r27
    9294:	40 93 ad 25 	sts	0x25AD, r20	; 0x8025ad <g_adc_5v0_sum>
    9298:	50 93 ae 25 	sts	0x25AE, r21	; 0x8025ae <g_adc_5v0_sum+0x1>
    929c:	60 93 af 25 	sts	0x25AF, r22	; 0x8025af <g_adc_5v0_sum+0x2>
    92a0:	70 93 b0 25 	sts	0x25B0, r23	; 0x8025b0 <g_adc_5v0_sum+0x3>
    92a4:	80 91 ab 25 	lds	r24, 0x25AB	; 0x8025ab <g_adc_5v0_cnt>
    92a8:	90 91 ac 25 	lds	r25, 0x25AC	; 0x8025ac <g_adc_5v0_cnt+0x1>
    92ac:	01 96       	adiw	r24, 0x01	; 1
    92ae:	80 93 ab 25 	sts	0x25AB, r24	; 0x8025ab <g_adc_5v0_cnt>
    92b2:	90 93 ac 25 	sts	0x25AC, r25	; 0x8025ac <g_adc_5v0_cnt+0x1>
    92b6:	8f 3f       	cpi	r24, 0xFF	; 255
    92b8:	91 05       	cpc	r25, r1
    92ba:	09 f0       	breq	.+2      	; 0x92be <isr_adc_a+0xde>
    92bc:	08 f4       	brcc	.+2      	; 0x92c0 <isr_adc_a+0xe0>
    92be:	05 c1       	rjmp	.+522    	; 0x94ca <isr_adc_a+0x2ea>
    92c0:	40 93 b1 25 	sts	0x25B1, r20	; 0x8025b1 <g_adc_5v0_cur>
    92c4:	50 93 b2 25 	sts	0x25B2, r21	; 0x8025b2 <g_adc_5v0_cur+0x1>
    92c8:	60 93 b3 25 	sts	0x25B3, r22	; 0x8025b3 <g_adc_5v0_cur+0x2>
    92cc:	70 93 b4 25 	sts	0x25B4, r23	; 0x8025b4 <g_adc_5v0_cur+0x3>
    92d0:	10 92 ab 25 	sts	0x25AB, r1	; 0x8025ab <g_adc_5v0_cnt>
    92d4:	10 92 ac 25 	sts	0x25AC, r1	; 0x8025ac <g_adc_5v0_cnt+0x1>
    92d8:	10 92 ad 25 	sts	0x25AD, r1	; 0x8025ad <g_adc_5v0_sum>
    92dc:	10 92 ae 25 	sts	0x25AE, r1	; 0x8025ae <g_adc_5v0_sum+0x1>
    92e0:	10 92 af 25 	sts	0x25AF, r1	; 0x8025af <g_adc_5v0_sum+0x2>
    92e4:	10 92 b0 25 	sts	0x25B0, r1	; 0x8025b0 <g_adc_5v0_sum+0x3>
    92e8:	08 95       	ret
    92ea:	05 2e       	mov	r0, r21
    92ec:	00 0c       	add	r0, r0
    92ee:	66 0b       	sbc	r22, r22
    92f0:	77 0b       	sbc	r23, r23
    92f2:	80 91 a3 25 	lds	r24, 0x25A3	; 0x8025a3 <g_adc_vbat_sum>
    92f6:	90 91 a4 25 	lds	r25, 0x25A4	; 0x8025a4 <g_adc_vbat_sum+0x1>
    92fa:	a0 91 a5 25 	lds	r26, 0x25A5	; 0x8025a5 <g_adc_vbat_sum+0x2>
    92fe:	b0 91 a6 25 	lds	r27, 0x25A6	; 0x8025a6 <g_adc_vbat_sum+0x3>
    9302:	48 0f       	add	r20, r24
    9304:	59 1f       	adc	r21, r25
    9306:	6a 1f       	adc	r22, r26
    9308:	7b 1f       	adc	r23, r27
    930a:	40 93 a3 25 	sts	0x25A3, r20	; 0x8025a3 <g_adc_vbat_sum>
    930e:	50 93 a4 25 	sts	0x25A4, r21	; 0x8025a4 <g_adc_vbat_sum+0x1>
    9312:	60 93 a5 25 	sts	0x25A5, r22	; 0x8025a5 <g_adc_vbat_sum+0x2>
    9316:	70 93 a6 25 	sts	0x25A6, r23	; 0x8025a6 <g_adc_vbat_sum+0x3>
    931a:	80 91 a1 25 	lds	r24, 0x25A1	; 0x8025a1 <g_adc_vbat_cnt>
    931e:	90 91 a2 25 	lds	r25, 0x25A2	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    9322:	01 96       	adiw	r24, 0x01	; 1
    9324:	80 93 a1 25 	sts	0x25A1, r24	; 0x8025a1 <g_adc_vbat_cnt>
    9328:	90 93 a2 25 	sts	0x25A2, r25	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    932c:	8f 3f       	cpi	r24, 0xFF	; 255
    932e:	91 05       	cpc	r25, r1
    9330:	09 f0       	breq	.+2      	; 0x9334 <isr_adc_a+0x154>
    9332:	08 f4       	brcc	.+2      	; 0x9336 <isr_adc_a+0x156>
    9334:	ca c0       	rjmp	.+404    	; 0x94ca <isr_adc_a+0x2ea>
    9336:	40 93 a7 25 	sts	0x25A7, r20	; 0x8025a7 <g_adc_vbat_cur>
    933a:	50 93 a8 25 	sts	0x25A8, r21	; 0x8025a8 <g_adc_vbat_cur+0x1>
    933e:	60 93 a9 25 	sts	0x25A9, r22	; 0x8025a9 <g_adc_vbat_cur+0x2>
    9342:	70 93 aa 25 	sts	0x25AA, r23	; 0x8025aa <g_adc_vbat_cur+0x3>
    9346:	10 92 a1 25 	sts	0x25A1, r1	; 0x8025a1 <g_adc_vbat_cnt>
    934a:	10 92 a2 25 	sts	0x25A2, r1	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    934e:	10 92 a3 25 	sts	0x25A3, r1	; 0x8025a3 <g_adc_vbat_sum>
    9352:	10 92 a4 25 	sts	0x25A4, r1	; 0x8025a4 <g_adc_vbat_sum+0x1>
    9356:	10 92 a5 25 	sts	0x25A5, r1	; 0x8025a5 <g_adc_vbat_sum+0x2>
    935a:	10 92 a6 25 	sts	0x25A6, r1	; 0x8025a6 <g_adc_vbat_sum+0x3>
    935e:	08 95       	ret
    9360:	61 ff       	sbrs	r22, 1
    9362:	3b c0       	rjmp	.+118    	; 0x93da <isr_adc_a+0x1fa>
    9364:	05 2e       	mov	r0, r21
    9366:	00 0c       	add	r0, r0
    9368:	66 0b       	sbc	r22, r22
    936a:	77 0b       	sbc	r23, r23
    936c:	80 91 99 25 	lds	r24, 0x2599	; 0x802599 <g_adc_io_adc4_sum>
    9370:	90 91 9a 25 	lds	r25, 0x259A	; 0x80259a <g_adc_io_adc4_sum+0x1>
    9374:	a0 91 9b 25 	lds	r26, 0x259B	; 0x80259b <g_adc_io_adc4_sum+0x2>
    9378:	b0 91 9c 25 	lds	r27, 0x259C	; 0x80259c <g_adc_io_adc4_sum+0x3>
    937c:	48 0f       	add	r20, r24
    937e:	59 1f       	adc	r21, r25
    9380:	6a 1f       	adc	r22, r26
    9382:	7b 1f       	adc	r23, r27
    9384:	40 93 99 25 	sts	0x2599, r20	; 0x802599 <g_adc_io_adc4_sum>
    9388:	50 93 9a 25 	sts	0x259A, r21	; 0x80259a <g_adc_io_adc4_sum+0x1>
    938c:	60 93 9b 25 	sts	0x259B, r22	; 0x80259b <g_adc_io_adc4_sum+0x2>
    9390:	70 93 9c 25 	sts	0x259C, r23	; 0x80259c <g_adc_io_adc4_sum+0x3>
    9394:	80 91 97 25 	lds	r24, 0x2597	; 0x802597 <g_adc_io_adc4_cnt>
    9398:	90 91 98 25 	lds	r25, 0x2598	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    939c:	01 96       	adiw	r24, 0x01	; 1
    939e:	80 93 97 25 	sts	0x2597, r24	; 0x802597 <g_adc_io_adc4_cnt>
    93a2:	90 93 98 25 	sts	0x2598, r25	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    93a6:	8f 3f       	cpi	r24, 0xFF	; 255
    93a8:	91 05       	cpc	r25, r1
    93aa:	09 f0       	breq	.+2      	; 0x93ae <isr_adc_a+0x1ce>
    93ac:	08 f4       	brcc	.+2      	; 0x93b0 <isr_adc_a+0x1d0>
    93ae:	8d c0       	rjmp	.+282    	; 0x94ca <isr_adc_a+0x2ea>
    93b0:	40 93 9d 25 	sts	0x259D, r20	; 0x80259d <g_adc_io_adc4_cur>
    93b4:	50 93 9e 25 	sts	0x259E, r21	; 0x80259e <g_adc_io_adc4_cur+0x1>
    93b8:	60 93 9f 25 	sts	0x259F, r22	; 0x80259f <g_adc_io_adc4_cur+0x2>
    93bc:	70 93 a0 25 	sts	0x25A0, r23	; 0x8025a0 <g_adc_io_adc4_cur+0x3>
    93c0:	10 92 97 25 	sts	0x2597, r1	; 0x802597 <g_adc_io_adc4_cnt>
    93c4:	10 92 98 25 	sts	0x2598, r1	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    93c8:	10 92 99 25 	sts	0x2599, r1	; 0x802599 <g_adc_io_adc4_sum>
    93cc:	10 92 9a 25 	sts	0x259A, r1	; 0x80259a <g_adc_io_adc4_sum+0x1>
    93d0:	10 92 9b 25 	sts	0x259B, r1	; 0x80259b <g_adc_io_adc4_sum+0x2>
    93d4:	10 92 9c 25 	sts	0x259C, r1	; 0x80259c <g_adc_io_adc4_sum+0x3>
    93d8:	08 95       	ret
    93da:	62 ff       	sbrs	r22, 2
    93dc:	3b c0       	rjmp	.+118    	; 0x9454 <isr_adc_a+0x274>
    93de:	05 2e       	mov	r0, r21
    93e0:	00 0c       	add	r0, r0
    93e2:	66 0b       	sbc	r22, r22
    93e4:	77 0b       	sbc	r23, r23
    93e6:	80 91 8f 25 	lds	r24, 0x258F	; 0x80258f <g_adc_io_adc5_sum>
    93ea:	90 91 90 25 	lds	r25, 0x2590	; 0x802590 <g_adc_io_adc5_sum+0x1>
    93ee:	a0 91 91 25 	lds	r26, 0x2591	; 0x802591 <g_adc_io_adc5_sum+0x2>
    93f2:	b0 91 92 25 	lds	r27, 0x2592	; 0x802592 <g_adc_io_adc5_sum+0x3>
    93f6:	48 0f       	add	r20, r24
    93f8:	59 1f       	adc	r21, r25
    93fa:	6a 1f       	adc	r22, r26
    93fc:	7b 1f       	adc	r23, r27
    93fe:	40 93 8f 25 	sts	0x258F, r20	; 0x80258f <g_adc_io_adc5_sum>
    9402:	50 93 90 25 	sts	0x2590, r21	; 0x802590 <g_adc_io_adc5_sum+0x1>
    9406:	60 93 91 25 	sts	0x2591, r22	; 0x802591 <g_adc_io_adc5_sum+0x2>
    940a:	70 93 92 25 	sts	0x2592, r23	; 0x802592 <g_adc_io_adc5_sum+0x3>
    940e:	80 91 8d 25 	lds	r24, 0x258D	; 0x80258d <g_adc_io_adc5_cnt>
    9412:	90 91 8e 25 	lds	r25, 0x258E	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9416:	01 96       	adiw	r24, 0x01	; 1
    9418:	80 93 8d 25 	sts	0x258D, r24	; 0x80258d <g_adc_io_adc5_cnt>
    941c:	90 93 8e 25 	sts	0x258E, r25	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9420:	8f 3f       	cpi	r24, 0xFF	; 255
    9422:	91 05       	cpc	r25, r1
    9424:	09 f0       	breq	.+2      	; 0x9428 <isr_adc_a+0x248>
    9426:	08 f4       	brcc	.+2      	; 0x942a <isr_adc_a+0x24a>
    9428:	50 c0       	rjmp	.+160    	; 0x94ca <isr_adc_a+0x2ea>
    942a:	40 93 93 25 	sts	0x2593, r20	; 0x802593 <g_adc_io_adc5_cur>
    942e:	50 93 94 25 	sts	0x2594, r21	; 0x802594 <g_adc_io_adc5_cur+0x1>
    9432:	60 93 95 25 	sts	0x2595, r22	; 0x802595 <g_adc_io_adc5_cur+0x2>
    9436:	70 93 96 25 	sts	0x2596, r23	; 0x802596 <g_adc_io_adc5_cur+0x3>
    943a:	10 92 8d 25 	sts	0x258D, r1	; 0x80258d <g_adc_io_adc5_cnt>
    943e:	10 92 8e 25 	sts	0x258E, r1	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9442:	10 92 8f 25 	sts	0x258F, r1	; 0x80258f <g_adc_io_adc5_sum>
    9446:	10 92 90 25 	sts	0x2590, r1	; 0x802590 <g_adc_io_adc5_sum+0x1>
    944a:	10 92 91 25 	sts	0x2591, r1	; 0x802591 <g_adc_io_adc5_sum+0x2>
    944e:	10 92 92 25 	sts	0x2592, r1	; 0x802592 <g_adc_io_adc5_sum+0x3>
    9452:	08 95       	ret
    9454:	63 ff       	sbrs	r22, 3
    9456:	39 c0       	rjmp	.+114    	; 0x94ca <isr_adc_a+0x2ea>
    9458:	05 2e       	mov	r0, r21
    945a:	00 0c       	add	r0, r0
    945c:	66 0b       	sbc	r22, r22
    945e:	77 0b       	sbc	r23, r23
    9460:	80 91 85 25 	lds	r24, 0x2585	; 0x802585 <g_adc_silence_sum>
    9464:	90 91 86 25 	lds	r25, 0x2586	; 0x802586 <g_adc_silence_sum+0x1>
    9468:	a0 91 87 25 	lds	r26, 0x2587	; 0x802587 <g_adc_silence_sum+0x2>
    946c:	b0 91 88 25 	lds	r27, 0x2588	; 0x802588 <g_adc_silence_sum+0x3>
    9470:	48 0f       	add	r20, r24
    9472:	59 1f       	adc	r21, r25
    9474:	6a 1f       	adc	r22, r26
    9476:	7b 1f       	adc	r23, r27
    9478:	40 93 85 25 	sts	0x2585, r20	; 0x802585 <g_adc_silence_sum>
    947c:	50 93 86 25 	sts	0x2586, r21	; 0x802586 <g_adc_silence_sum+0x1>
    9480:	60 93 87 25 	sts	0x2587, r22	; 0x802587 <g_adc_silence_sum+0x2>
    9484:	70 93 88 25 	sts	0x2588, r23	; 0x802588 <g_adc_silence_sum+0x3>
    9488:	80 91 83 25 	lds	r24, 0x2583	; 0x802583 <g_adc_silence_cnt>
    948c:	90 91 84 25 	lds	r25, 0x2584	; 0x802584 <g_adc_silence_cnt+0x1>
    9490:	01 96       	adiw	r24, 0x01	; 1
    9492:	80 93 83 25 	sts	0x2583, r24	; 0x802583 <g_adc_silence_cnt>
    9496:	90 93 84 25 	sts	0x2584, r25	; 0x802584 <g_adc_silence_cnt+0x1>
    949a:	8f 3f       	cpi	r24, 0xFF	; 255
    949c:	91 05       	cpc	r25, r1
    949e:	a9 f0       	breq	.+42     	; 0x94ca <isr_adc_a+0x2ea>
    94a0:	a0 f0       	brcs	.+40     	; 0x94ca <isr_adc_a+0x2ea>
    94a2:	40 93 89 25 	sts	0x2589, r20	; 0x802589 <g_adc_silence_cur>
    94a6:	50 93 8a 25 	sts	0x258A, r21	; 0x80258a <g_adc_silence_cur+0x1>
    94aa:	60 93 8b 25 	sts	0x258B, r22	; 0x80258b <g_adc_silence_cur+0x2>
    94ae:	70 93 8c 25 	sts	0x258C, r23	; 0x80258c <g_adc_silence_cur+0x3>
    94b2:	10 92 83 25 	sts	0x2583, r1	; 0x802583 <g_adc_silence_cnt>
    94b6:	10 92 84 25 	sts	0x2584, r1	; 0x802584 <g_adc_silence_cnt+0x1>
    94ba:	10 92 85 25 	sts	0x2585, r1	; 0x802585 <g_adc_silence_sum>
    94be:	10 92 86 25 	sts	0x2586, r1	; 0x802586 <g_adc_silence_sum+0x1>
    94c2:	10 92 87 25 	sts	0x2587, r1	; 0x802587 <g_adc_silence_sum+0x2>
    94c6:	10 92 88 25 	sts	0x2588, r1	; 0x802588 <g_adc_silence_sum+0x3>
    94ca:	08 95       	ret

000094cc <isr_adc_b>:
    94cc:	60 ff       	sbrs	r22, 0
    94ce:	3b c0       	rjmp	.+118    	; 0x9546 <isr_adc_b+0x7a>
    94d0:	4e 5b       	subi	r20, 0xBE	; 190
    94d2:	51 09       	sbc	r21, r1
    94d4:	05 2e       	mov	r0, r21
    94d6:	00 0c       	add	r0, r0
    94d8:	66 0b       	sbc	r22, r22
    94da:	77 0b       	sbc	r23, r23
    94dc:	80 91 7b 25 	lds	r24, 0x257B	; 0x80257b <g_adc_temp_sum>
    94e0:	90 91 7c 25 	lds	r25, 0x257C	; 0x80257c <g_adc_temp_sum+0x1>
    94e4:	a0 91 7d 25 	lds	r26, 0x257D	; 0x80257d <g_adc_temp_sum+0x2>
    94e8:	b0 91 7e 25 	lds	r27, 0x257E	; 0x80257e <g_adc_temp_sum+0x3>
    94ec:	48 0f       	add	r20, r24
    94ee:	59 1f       	adc	r21, r25
    94f0:	6a 1f       	adc	r22, r26
    94f2:	7b 1f       	adc	r23, r27
    94f4:	40 93 7b 25 	sts	0x257B, r20	; 0x80257b <g_adc_temp_sum>
    94f8:	50 93 7c 25 	sts	0x257C, r21	; 0x80257c <g_adc_temp_sum+0x1>
    94fc:	60 93 7d 25 	sts	0x257D, r22	; 0x80257d <g_adc_temp_sum+0x2>
    9500:	70 93 7e 25 	sts	0x257E, r23	; 0x80257e <g_adc_temp_sum+0x3>
    9504:	80 91 79 25 	lds	r24, 0x2579	; 0x802579 <g_adc_temp_cnt>
    9508:	90 91 7a 25 	lds	r25, 0x257A	; 0x80257a <g_adc_temp_cnt+0x1>
    950c:	01 96       	adiw	r24, 0x01	; 1
    950e:	80 93 79 25 	sts	0x2579, r24	; 0x802579 <g_adc_temp_cnt>
    9512:	90 93 7a 25 	sts	0x257A, r25	; 0x80257a <g_adc_temp_cnt+0x1>
    9516:	8f 3f       	cpi	r24, 0xFF	; 255
    9518:	91 05       	cpc	r25, r1
    951a:	a9 f0       	breq	.+42     	; 0x9546 <isr_adc_b+0x7a>
    951c:	a0 f0       	brcs	.+40     	; 0x9546 <isr_adc_b+0x7a>
    951e:	40 93 7f 25 	sts	0x257F, r20	; 0x80257f <g_adc_temp_cur>
    9522:	50 93 80 25 	sts	0x2580, r21	; 0x802580 <g_adc_temp_cur+0x1>
    9526:	60 93 81 25 	sts	0x2581, r22	; 0x802581 <g_adc_temp_cur+0x2>
    952a:	70 93 82 25 	sts	0x2582, r23	; 0x802582 <g_adc_temp_cur+0x3>
    952e:	10 92 79 25 	sts	0x2579, r1	; 0x802579 <g_adc_temp_cnt>
    9532:	10 92 7a 25 	sts	0x257A, r1	; 0x80257a <g_adc_temp_cnt+0x1>
    9536:	10 92 7b 25 	sts	0x257B, r1	; 0x80257b <g_adc_temp_sum>
    953a:	10 92 7c 25 	sts	0x257C, r1	; 0x80257c <g_adc_temp_sum+0x1>
    953e:	10 92 7d 25 	sts	0x257D, r1	; 0x80257d <g_adc_temp_sum+0x2>
    9542:	10 92 7e 25 	sts	0x257E, r1	; 0x80257e <g_adc_temp_sum+0x3>
    9546:	08 95       	ret

00009548 <task_dac>:
    9548:	2f 92       	push	r2
    954a:	3f 92       	push	r3
    954c:	4f 92       	push	r4
    954e:	5f 92       	push	r5
    9550:	6f 92       	push	r6
    9552:	7f 92       	push	r7
    9554:	8f 92       	push	r8
    9556:	9f 92       	push	r9
    9558:	af 92       	push	r10
    955a:	bf 92       	push	r11
    955c:	cf 92       	push	r12
    955e:	df 92       	push	r13
    9560:	ef 92       	push	r14
    9562:	ff 92       	push	r15
    9564:	0f 93       	push	r16
    9566:	1f 93       	push	r17
    9568:	cf 93       	push	r28
    956a:	df 93       	push	r29
    956c:	cd b7       	in	r28, 0x3d	; 61
    956e:	de b7       	in	r29, 0x3e	; 62
    9570:	2e 97       	sbiw	r28, 0x0e	; 14
    9572:	cd bf       	out	0x3d, r28	; 61
    9574:	de bf       	out	0x3e, r29	; 62
    9576:	8f b7       	in	r24, 0x3f	; 63
    9578:	8a 83       	std	Y+2, r24	; 0x02
    957a:	f8 94       	cli
    957c:	8a 81       	ldd	r24, Y+2	; 0x02
    957e:	40 90 10 20 	lds	r4, 0x2010	; 0x802010 <dds0_freq_mHz>
    9582:	50 90 11 20 	lds	r5, 0x2011	; 0x802011 <dds0_freq_mHz+0x1>
    9586:	60 90 12 20 	lds	r6, 0x2012	; 0x802012 <dds0_freq_mHz+0x2>
    958a:	70 90 13 20 	lds	r7, 0x2013	; 0x802013 <dds0_freq_mHz+0x3>
    958e:	00 91 0c 20 	lds	r16, 0x200C	; 0x80200c <dds1_freq_mHz>
    9592:	10 91 0d 20 	lds	r17, 0x200D	; 0x80200d <dds1_freq_mHz+0x1>
    9596:	20 91 0e 20 	lds	r18, 0x200E	; 0x80200e <dds1_freq_mHz+0x2>
    959a:	30 91 0f 20 	lds	r19, 0x200F	; 0x80200f <dds1_freq_mHz+0x3>
    959e:	0b 87       	std	Y+11, r16	; 0x0b
    95a0:	1c 87       	std	Y+12, r17	; 0x0c
    95a2:	2d 87       	std	Y+13, r18	; 0x0d
    95a4:	3e 87       	std	Y+14, r19	; 0x0e
    95a6:	8f bf       	out	0x3f, r24	; 63
    95a8:	80 91 b1 24 	lds	r24, 0x24B1	; 0x8024b1 <s_dds0_freq_mHz.7611>
    95ac:	90 91 b2 24 	lds	r25, 0x24B2	; 0x8024b2 <s_dds0_freq_mHz.7611+0x1>
    95b0:	a0 91 b3 24 	lds	r26, 0x24B3	; 0x8024b3 <s_dds0_freq_mHz.7611+0x2>
    95b4:	b0 91 b4 24 	lds	r27, 0x24B4	; 0x8024b4 <s_dds0_freq_mHz.7611+0x3>
    95b8:	48 16       	cp	r4, r24
    95ba:	59 06       	cpc	r5, r25
    95bc:	6a 06       	cpc	r6, r26
    95be:	7b 06       	cpc	r7, r27
    95c0:	71 f4       	brne	.+28     	; 0x95de <task_dac+0x96>
    95c2:	80 91 ad 24 	lds	r24, 0x24AD	; 0x8024ad <s_dds1_freq_mHz.7612>
    95c6:	90 91 ae 24 	lds	r25, 0x24AE	; 0x8024ae <s_dds1_freq_mHz.7612+0x1>
    95ca:	a0 91 af 24 	lds	r26, 0x24AF	; 0x8024af <s_dds1_freq_mHz.7612+0x2>
    95ce:	b0 91 b0 24 	lds	r27, 0x24B0	; 0x8024b0 <s_dds1_freq_mHz.7612+0x3>
    95d2:	08 17       	cp	r16, r24
    95d4:	19 07       	cpc	r17, r25
    95d6:	2a 07       	cpc	r18, r26
    95d8:	3b 07       	cpc	r19, r27
    95da:	09 f4       	brne	.+2      	; 0x95de <task_dac+0x96>
    95dc:	a1 c0       	rjmp	.+322    	; 0x9720 <task_dac+0x1d8>
    95de:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <dds0_freq_mHz>
    95e2:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <dds0_freq_mHz+0x1>
    95e6:	a0 91 12 20 	lds	r26, 0x2012	; 0x802012 <dds0_freq_mHz+0x2>
    95ea:	b0 91 13 20 	lds	r27, 0x2013	; 0x802013 <dds0_freq_mHz+0x3>
    95ee:	8c 01       	movw	r16, r24
    95f0:	9d 01       	movw	r18, r26
    95f2:	40 e0       	ldi	r20, 0x00	; 0
    95f4:	50 e0       	ldi	r21, 0x00	; 0
    95f6:	ba 01       	movw	r22, r20
    95f8:	8b 83       	std	Y+3, r24	; 0x03
    95fa:	1c 83       	std	Y+4, r17	; 0x04
    95fc:	2d 83       	std	Y+5, r18	; 0x05
    95fe:	3e 83       	std	Y+6, r19	; 0x06
    9600:	4f 83       	std	Y+7, r20	; 0x07
    9602:	58 87       	std	Y+8, r21	; 0x08
    9604:	69 87       	std	Y+9, r22	; 0x09
    9606:	7a 87       	std	Y+10, r23	; 0x0a
    9608:	aa 24       	eor	r10, r10
    960a:	aa 94       	dec	r10
    960c:	bb 24       	eor	r11, r11
    960e:	ba 94       	dec	r11
    9610:	cc 24       	eor	r12, r12
    9612:	ca 94       	dec	r12
    9614:	dd 24       	eor	r13, r13
    9616:	da 94       	dec	r13
    9618:	e1 2c       	mov	r14, r1
    961a:	f1 2c       	mov	r15, r1
    961c:	00 e0       	ldi	r16, 0x00	; 0
    961e:	10 e0       	ldi	r17, 0x00	; 0
    9620:	2b 81       	ldd	r18, Y+3	; 0x03
    9622:	3c 81       	ldd	r19, Y+4	; 0x04
    9624:	4d 81       	ldd	r20, Y+5	; 0x05
    9626:	5e 81       	ldd	r21, Y+6	; 0x06
    9628:	60 e0       	ldi	r22, 0x00	; 0
    962a:	70 e0       	ldi	r23, 0x00	; 0
    962c:	80 e0       	ldi	r24, 0x00	; 0
    962e:	90 e0       	ldi	r25, 0x00	; 0
    9630:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    9634:	a1 2c       	mov	r10, r1
    9636:	0f 2e       	mov	r0, r31
    9638:	fc e6       	ldi	r31, 0x6C	; 108
    963a:	bf 2e       	mov	r11, r31
    963c:	f0 2d       	mov	r31, r0
    963e:	0f 2e       	mov	r0, r31
    9640:	fc ed       	ldi	r31, 0xDC	; 220
    9642:	cf 2e       	mov	r12, r31
    9644:	f0 2d       	mov	r31, r0
    9646:	68 94       	set
    9648:	dd 24       	eor	r13, r13
    964a:	d1 f8       	bld	r13, 1
    964c:	0e 94 d9 61 	call	0xc3b2	; 0xc3b2 <__udivdi3>
    9650:	92 2e       	mov	r9, r18
    9652:	83 2e       	mov	r8, r19
    9654:	34 2e       	mov	r3, r20
    9656:	25 2e       	mov	r2, r21
    9658:	80 91 0c 20 	lds	r24, 0x200C	; 0x80200c <dds1_freq_mHz>
    965c:	90 91 0d 20 	lds	r25, 0x200D	; 0x80200d <dds1_freq_mHz+0x1>
    9660:	a0 91 0e 20 	lds	r26, 0x200E	; 0x80200e <dds1_freq_mHz+0x2>
    9664:	b0 91 0f 20 	lds	r27, 0x200F	; 0x80200f <dds1_freq_mHz+0x3>
    9668:	8c 01       	movw	r16, r24
    966a:	9d 01       	movw	r18, r26
    966c:	40 e0       	ldi	r20, 0x00	; 0
    966e:	50 e0       	ldi	r21, 0x00	; 0
    9670:	ba 01       	movw	r22, r20
    9672:	8b 83       	std	Y+3, r24	; 0x03
    9674:	1c 83       	std	Y+4, r17	; 0x04
    9676:	2d 83       	std	Y+5, r18	; 0x05
    9678:	3e 83       	std	Y+6, r19	; 0x06
    967a:	4f 83       	std	Y+7, r20	; 0x07
    967c:	58 87       	std	Y+8, r21	; 0x08
    967e:	69 87       	std	Y+9, r22	; 0x09
    9680:	7a 87       	std	Y+10, r23	; 0x0a
    9682:	aa 24       	eor	r10, r10
    9684:	aa 94       	dec	r10
    9686:	bb 24       	eor	r11, r11
    9688:	ba 94       	dec	r11
    968a:	cc 24       	eor	r12, r12
    968c:	ca 94       	dec	r12
    968e:	dd 24       	eor	r13, r13
    9690:	da 94       	dec	r13
    9692:	00 e0       	ldi	r16, 0x00	; 0
    9694:	10 e0       	ldi	r17, 0x00	; 0
    9696:	2b 81       	ldd	r18, Y+3	; 0x03
    9698:	3c 81       	ldd	r19, Y+4	; 0x04
    969a:	4d 81       	ldd	r20, Y+5	; 0x05
    969c:	5e 81       	ldd	r21, Y+6	; 0x06
    969e:	60 e0       	ldi	r22, 0x00	; 0
    96a0:	70 e0       	ldi	r23, 0x00	; 0
    96a2:	80 e0       	ldi	r24, 0x00	; 0
    96a4:	90 e0       	ldi	r25, 0x00	; 0
    96a6:	0e 94 5b 61 	call	0xc2b6	; 0xc2b6 <__muldi3>
    96aa:	a1 2c       	mov	r10, r1
    96ac:	0f 2e       	mov	r0, r31
    96ae:	fc e6       	ldi	r31, 0x6C	; 108
    96b0:	bf 2e       	mov	r11, r31
    96b2:	f0 2d       	mov	r31, r0
    96b4:	0f 2e       	mov	r0, r31
    96b6:	fc ed       	ldi	r31, 0xDC	; 220
    96b8:	cf 2e       	mov	r12, r31
    96ba:	f0 2d       	mov	r31, r0
    96bc:	68 94       	set
    96be:	dd 24       	eor	r13, r13
    96c0:	d1 f8       	bld	r13, 1
    96c2:	0e 94 d9 61 	call	0xc3b2	; 0xc3b2 <__udivdi3>
    96c6:	72 2f       	mov	r23, r18
    96c8:	63 2f       	mov	r22, r19
    96ca:	94 2f       	mov	r25, r20
    96cc:	85 2f       	mov	r24, r21
    96ce:	40 92 b1 24 	sts	0x24B1, r4	; 0x8024b1 <s_dds0_freq_mHz.7611>
    96d2:	50 92 b2 24 	sts	0x24B2, r5	; 0x8024b2 <s_dds0_freq_mHz.7611+0x1>
    96d6:	60 92 b3 24 	sts	0x24B3, r6	; 0x8024b3 <s_dds0_freq_mHz.7611+0x2>
    96da:	70 92 b4 24 	sts	0x24B4, r7	; 0x8024b4 <s_dds0_freq_mHz.7611+0x3>
    96de:	2b 85       	ldd	r18, Y+11	; 0x0b
    96e0:	3c 85       	ldd	r19, Y+12	; 0x0c
    96e2:	4d 85       	ldd	r20, Y+13	; 0x0d
    96e4:	5e 85       	ldd	r21, Y+14	; 0x0e
    96e6:	20 93 ad 24 	sts	0x24AD, r18	; 0x8024ad <s_dds1_freq_mHz.7612>
    96ea:	30 93 ae 24 	sts	0x24AE, r19	; 0x8024ae <s_dds1_freq_mHz.7612+0x1>
    96ee:	40 93 af 24 	sts	0x24AF, r20	; 0x8024af <s_dds1_freq_mHz.7612+0x2>
    96f2:	50 93 b0 24 	sts	0x24B0, r21	; 0x8024b0 <s_dds1_freq_mHz.7612+0x3>
    96f6:	2f b7       	in	r18, 0x3f	; 63
    96f8:	29 83       	std	Y+1, r18	; 0x01
    96fa:	f8 94       	cli
    96fc:	29 81       	ldd	r18, Y+1	; 0x01
    96fe:	90 92 fd 24 	sts	0x24FD, r9	; 0x8024fd <dds0_inc>
    9702:	80 92 fe 24 	sts	0x24FE, r8	; 0x8024fe <dds0_inc+0x1>
    9706:	30 92 ff 24 	sts	0x24FF, r3	; 0x8024ff <dds0_inc+0x2>
    970a:	20 92 00 25 	sts	0x2500, r2	; 0x802500 <dds0_inc+0x3>
    970e:	70 93 f5 24 	sts	0x24F5, r23	; 0x8024f5 <dds1_inc>
    9712:	60 93 f6 24 	sts	0x24F6, r22	; 0x8024f6 <dds1_inc+0x1>
    9716:	90 93 f7 24 	sts	0x24F7, r25	; 0x8024f7 <dds1_inc+0x2>
    971a:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <dds1_inc+0x3>
    971e:	2f bf       	out	0x3f, r18	; 63
    9720:	2e 96       	adiw	r28, 0x0e	; 14
    9722:	cd bf       	out	0x3d, r28	; 61
    9724:	de bf       	out	0x3e, r29	; 62
    9726:	df 91       	pop	r29
    9728:	cf 91       	pop	r28
    972a:	1f 91       	pop	r17
    972c:	0f 91       	pop	r16
    972e:	ff 90       	pop	r15
    9730:	ef 90       	pop	r14
    9732:	df 90       	pop	r13
    9734:	cf 90       	pop	r12
    9736:	bf 90       	pop	r11
    9738:	af 90       	pop	r10
    973a:	9f 90       	pop	r9
    973c:	8f 90       	pop	r8
    973e:	7f 90       	pop	r7
    9740:	6f 90       	pop	r6
    9742:	5f 90       	pop	r5
    9744:	4f 90       	pop	r4
    9746:	3f 90       	pop	r3
    9748:	2f 90       	pop	r2
    974a:	08 95       	ret

0000974c <tc_init>:
    974c:	cf 93       	push	r28
    974e:	df 93       	push	r29
    9750:	cd b7       	in	r28, 0x3d	; 61
    9752:	de b7       	in	r29, 0x3e	; 62
    9754:	27 97       	sbiw	r28, 0x07	; 7
    9756:	cd bf       	out	0x3d, r28	; 61
    9758:	de bf       	out	0x3e, r29	; 62
    975a:	20 e0       	ldi	r18, 0x00	; 0
    975c:	38 e0       	ldi	r19, 0x08	; 8
    975e:	43 e0       	ldi	r20, 0x03	; 3
    9760:	60 e0       	ldi	r22, 0x00	; 0
    9762:	ce 01       	movw	r24, r28
    9764:	01 96       	adiw	r24, 0x01	; 1
    9766:	0e dc       	rcall	.-2020   	; 0x8f84 <pwm_init>
    9768:	6d e2       	ldi	r22, 0x2D	; 45
    976a:	ce 01       	movw	r24, r28
    976c:	01 96       	adiw	r24, 0x01	; 1
    976e:	d2 dc       	rcall	.-1628   	; 0x9114 <pwm_start>
    9770:	6e 81       	ldd	r22, Y+6	; 0x06
    9772:	7f 81       	ldd	r23, Y+7	; 0x07
    9774:	80 e0       	ldi	r24, 0x00	; 0
    9776:	90 e0       	ldi	r25, 0x00	; 0
    9778:	0e 94 c4 63 	call	0xc788	; 0xc788 <__floatunsisf>
    977c:	20 e0       	ldi	r18, 0x00	; 0
    977e:	30 e0       	ldi	r19, 0x00	; 0
    9780:	40 ec       	ldi	r20, 0xC0	; 192
    9782:	5f e3       	ldi	r21, 0x3F	; 63
    9784:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    9788:	27 e2       	ldi	r18, 0x27	; 39
    978a:	31 e3       	ldi	r19, 0x31	; 49
    978c:	40 e5       	ldi	r20, 0x50	; 80
    978e:	50 e4       	ldi	r21, 0x40	; 64
    9790:	0e 94 2b 63 	call	0xc656	; 0xc656 <__divsf3>
    9794:	20 e0       	ldi	r18, 0x00	; 0
    9796:	30 e0       	ldi	r19, 0x00	; 0
    9798:	40 e0       	ldi	r20, 0x00	; 0
    979a:	5f e3       	ldi	r21, 0x3F	; 63
    979c:	0e 94 c0 62 	call	0xc580	; 0xc580 <__addsf3>
    97a0:	0e 94 98 63 	call	0xc730	; 0xc730 <__fixunssfsi>
    97a4:	60 93 3c 08 	sts	0x083C, r22	; 0x80083c <__TEXT_REGION_LENGTH__+0x70083c>
    97a8:	70 93 3d 08 	sts	0x083D, r23	; 0x80083d <__TEXT_REGION_LENGTH__+0x70083d>
    97ac:	80 e4       	ldi	r24, 0x40	; 64
    97ae:	9a e0       	ldi	r25, 0x0A	; 10
    97b0:	0e 94 69 3d 	call	0x7ad2	; 0x7ad2 <tc_enable>
    97b4:	e0 e4       	ldi	r30, 0x40	; 64
    97b6:	fa e0       	ldi	r31, 0x0A	; 10
    97b8:	81 81       	ldd	r24, Z+1	; 0x01
    97ba:	88 7f       	andi	r24, 0xF8	; 248
    97bc:	81 83       	std	Z+1, r24	; 0x01
    97be:	80 e7       	ldi	r24, 0x70	; 112
    97c0:	92 e0       	ldi	r25, 0x02	; 2
    97c2:	86 a3       	std	Z+38, r24	; 0x26
    97c4:	97 a3       	std	Z+39, r25	; 0x27
    97c6:	27 96       	adiw	r28, 0x07	; 7
    97c8:	cd bf       	out	0x3d, r28	; 61
    97ca:	de bf       	out	0x3e, r29	; 62
    97cc:	df 91       	pop	r29
    97ce:	cf 91       	pop	r28
    97d0:	08 95       	ret

000097d2 <tc_start>:
    97d2:	cf 93       	push	r28
    97d4:	df 93       	push	r29
    97d6:	c0 e0       	ldi	r28, 0x00	; 0
    97d8:	d8 e0       	ldi	r29, 0x08	; 8
    97da:	88 81       	ld	r24, Y
    97dc:	80 7f       	andi	r24, 0xF0	; 240
    97de:	81 60       	ori	r24, 0x01	; 1
    97e0:	88 83       	st	Y, r24
    97e2:	64 e8       	ldi	r22, 0x84	; 132
    97e4:	7d e4       	ldi	r23, 0x4D	; 77
    97e6:	80 e0       	ldi	r24, 0x00	; 0
    97e8:	98 e0       	ldi	r25, 0x08	; 8
    97ea:	0e 94 e8 3d 	call	0x7bd0	; 0x7bd0 <tc_set_overflow_interrupt_callback>
    97ee:	8e 81       	ldd	r24, Y+6	; 0x06
    97f0:	8c 7f       	andi	r24, 0xFC	; 252
    97f2:	8e 83       	std	Y+6, r24	; 0x06
    97f4:	8e 81       	ldd	r24, Y+6	; 0x06
    97f6:	81 60       	ori	r24, 0x01	; 1
    97f8:	8e 83       	std	Y+6, r24	; 0x06
    97fa:	e0 e4       	ldi	r30, 0x40	; 64
    97fc:	fa e0       	ldi	r31, 0x0A	; 10
    97fe:	80 81       	ld	r24, Z
    9800:	80 7f       	andi	r24, 0xF0	; 240
    9802:	81 60       	ori	r24, 0x01	; 1
    9804:	80 83       	st	Z, r24
    9806:	df 91       	pop	r29
    9808:	cf 91       	pop	r28
    980a:	08 95       	ret

0000980c <dac_init>:
    980c:	cf 93       	push	r28
    980e:	df 93       	push	r29
    9810:	67 e1       	ldi	r22, 0x17	; 23
    9812:	75 e2       	ldi	r23, 0x25	; 37
    9814:	80 e2       	ldi	r24, 0x20	; 32
    9816:	93 e0       	ldi	r25, 0x03	; 3
    9818:	0e 94 e6 36 	call	0x6dcc	; 0x6dcc <dac_read_configuration>
    981c:	e7 e1       	ldi	r30, 0x17	; 23
    981e:	f5 e2       	ldi	r31, 0x25	; 37
    9820:	81 e0       	ldi	r24, 0x01	; 1
    9822:	82 83       	std	Z+2, r24	; 0x02
    9824:	8c e0       	ldi	r24, 0x0C	; 12
    9826:	80 83       	st	Z, r24
    9828:	81 81       	ldd	r24, Z+1	; 0x01
    982a:	8c 79       	andi	r24, 0x9C	; 156
    982c:	83 64       	ori	r24, 0x43	; 67
    982e:	81 83       	std	Z+1, r24	; 0x01
    9830:	84 e0       	ldi	r24, 0x04	; 4
    9832:	83 83       	std	Z+3, r24	; 0x03
    9834:	bf 01       	movw	r22, r30
    9836:	80 e2       	ldi	r24, 0x20	; 32
    9838:	93 e0       	ldi	r25, 0x03	; 3
    983a:	0e 94 8a 36 	call	0x6d14	; 0x6d14 <dac_write_configuration>
    983e:	62 e3       	ldi	r22, 0x32	; 50
    9840:	70 e0       	ldi	r23, 0x00	; 0
    9842:	82 e0       	ldi	r24, 0x02	; 2
    9844:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9848:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    984c:	63 e3       	ldi	r22, 0x33	; 51
    984e:	70 e0       	ldi	r23, 0x00	; 0
    9850:	82 e0       	ldi	r24, 0x02	; 2
    9852:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9856:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    985a:	66 e3       	ldi	r22, 0x36	; 54
    985c:	70 e0       	ldi	r23, 0x00	; 0
    985e:	82 e0       	ldi	r24, 0x02	; 2
    9860:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9864:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    9868:	67 e3       	ldi	r22, 0x37	; 55
    986a:	70 e0       	ldi	r23, 0x00	; 0
    986c:	82 e0       	ldi	r24, 0x02	; 2
    986e:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9872:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
    9876:	ac e0       	ldi	r26, 0x0C	; 12
    9878:	b5 e2       	ldi	r27, 0x25	; 37
    987a:	8b e0       	ldi	r24, 0x0B	; 11
    987c:	ed 01       	movw	r28, r26
    987e:	e8 2f       	mov	r30, r24
    9880:	19 92       	st	Y+, r1
    9882:	ea 95       	dec	r30
    9884:	e9 f7       	brne	.-6      	; 0x9880 <dac_init+0x74>
    9886:	e1 e0       	ldi	r30, 0x01	; 1
    9888:	f5 e2       	ldi	r31, 0x25	; 37
    988a:	ef 01       	movw	r28, r30
    988c:	19 92       	st	Y+, r1
    988e:	8a 95       	dec	r24
    9890:	e9 f7       	brne	.-6      	; 0x988c <dac_init+0x80>
    9892:	80 e2       	ldi	r24, 0x20	; 32
    9894:	90 e0       	ldi	r25, 0x00	; 0
    9896:	14 96       	adiw	r26, 0x04	; 4
    9898:	8d 93       	st	X+, r24
    989a:	9c 93       	st	X, r25
    989c:	15 97       	sbiw	r26, 0x05	; 5
    989e:	84 83       	std	Z+4, r24	; 0x04
    98a0:	95 83       	std	Z+5, r25	; 0x05
    98a2:	85 eb       	ldi	r24, 0xB5	; 181
    98a4:	94 e2       	ldi	r25, 0x24	; 36
    98a6:	17 96       	adiw	r26, 0x07	; 7
    98a8:	8d 93       	st	X+, r24
    98aa:	9c 93       	st	X, r25
    98ac:	18 97       	sbiw	r26, 0x08	; 8
    98ae:	29 ed       	ldi	r18, 0xD9	; 217
    98b0:	12 96       	adiw	r26, 0x02	; 2
    98b2:	2c 93       	st	X, r18
    98b4:	12 97       	sbiw	r26, 0x02	; 2
    98b6:	88 e3       	ldi	r24, 0x38	; 56
    98b8:	93 e0       	ldi	r25, 0x03	; 3
    98ba:	19 96       	adiw	r26, 0x09	; 9
    98bc:	8d 93       	st	X+, r24
    98be:	9c 93       	st	X, r25
    98c0:	1a 97       	sbiw	r26, 0x0a	; 10
    98c2:	45 ed       	ldi	r20, 0xD5	; 213
    98c4:	54 e2       	ldi	r21, 0x24	; 36
    98c6:	47 83       	std	Z+7, r20	; 0x07
    98c8:	50 87       	std	Z+8, r21	; 0x08
    98ca:	22 83       	std	Z+2, r18	; 0x02
    98cc:	81 87       	std	Z+9, r24	; 0x09
    98ce:	92 87       	std	Z+10, r25	; 0x0a
    98d0:	95 e2       	ldi	r25, 0x25	; 37
    98d2:	13 96       	adiw	r26, 0x03	; 3
    98d4:	9c 93       	st	X, r25
    98d6:	13 97       	sbiw	r26, 0x03	; 3
    98d8:	86 e0       	ldi	r24, 0x06	; 6
    98da:	8c 93       	st	X, r24
    98dc:	93 83       	std	Z+3, r25	; 0x03
    98de:	80 83       	st	Z, r24
    98e0:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <rtc_get_time>
    98e4:	31 de       	rcall	.-926    	; 0x9548 <task_dac>
    98e6:	df 91       	pop	r29
    98e8:	cf 91       	pop	r28
    98ea:	08 95       	ret

000098ec <calc_next_frame>:
    98ec:	8f 92       	push	r8
    98ee:	9f 92       	push	r9
    98f0:	af 92       	push	r10
    98f2:	bf 92       	push	r11
    98f4:	cf 92       	push	r12
    98f6:	df 92       	push	r13
    98f8:	ef 92       	push	r14
    98fa:	ff 92       	push	r15
    98fc:	0f 93       	push	r16
    98fe:	1f 93       	push	r17
    9900:	cf 93       	push	r28
    9902:	df 93       	push	r29
    9904:	6b 01       	movw	r12, r22
    9906:	5a 01       	movw	r10, r20
    9908:	79 01       	movw	r14, r18
    990a:	48 01       	movw	r8, r16
    990c:	ec 01       	movw	r28, r24
    990e:	8c 01       	movw	r16, r24
    9910:	00 5e       	subi	r16, 0xE0	; 224
    9912:	1f 4f       	sbci	r17, 0xFF	; 255
    9914:	f6 01       	movw	r30, r12
    9916:	82 81       	ldd	r24, Z+2	; 0x02
    9918:	93 81       	ldd	r25, Z+3	; 0x03
    991a:	0e 94 65 1a 	call	0x34ca	; 0x34ca <get_interpolated_sine>
    991e:	88 83       	st	Y, r24
    9920:	99 83       	std	Y+1, r25	; 0x01
    9922:	f7 01       	movw	r30, r14
    9924:	82 81       	ldd	r24, Z+2	; 0x02
    9926:	93 81       	ldd	r25, Z+3	; 0x03
    9928:	0e 94 65 1a 	call	0x34ca	; 0x34ca <get_interpolated_sine>
    992c:	8a 83       	std	Y+2, r24	; 0x02
    992e:	9b 83       	std	Y+3, r25	; 0x03
    9930:	f6 01       	movw	r30, r12
    9932:	40 81       	ld	r20, Z
    9934:	51 81       	ldd	r21, Z+1	; 0x01
    9936:	62 81       	ldd	r22, Z+2	; 0x02
    9938:	73 81       	ldd	r23, Z+3	; 0x03
    993a:	f5 01       	movw	r30, r10
    993c:	80 81       	ld	r24, Z
    993e:	91 81       	ldd	r25, Z+1	; 0x01
    9940:	a2 81       	ldd	r26, Z+2	; 0x02
    9942:	b3 81       	ldd	r27, Z+3	; 0x03
    9944:	84 0f       	add	r24, r20
    9946:	95 1f       	adc	r25, r21
    9948:	a6 1f       	adc	r26, r22
    994a:	b7 1f       	adc	r27, r23
    994c:	f6 01       	movw	r30, r12
    994e:	80 83       	st	Z, r24
    9950:	91 83       	std	Z+1, r25	; 0x01
    9952:	a2 83       	std	Z+2, r26	; 0x02
    9954:	b3 83       	std	Z+3, r27	; 0x03
    9956:	f7 01       	movw	r30, r14
    9958:	40 81       	ld	r20, Z
    995a:	51 81       	ldd	r21, Z+1	; 0x01
    995c:	62 81       	ldd	r22, Z+2	; 0x02
    995e:	73 81       	ldd	r23, Z+3	; 0x03
    9960:	f4 01       	movw	r30, r8
    9962:	80 81       	ld	r24, Z
    9964:	91 81       	ldd	r25, Z+1	; 0x01
    9966:	a2 81       	ldd	r26, Z+2	; 0x02
    9968:	b3 81       	ldd	r27, Z+3	; 0x03
    996a:	84 0f       	add	r24, r20
    996c:	95 1f       	adc	r25, r21
    996e:	a6 1f       	adc	r26, r22
    9970:	b7 1f       	adc	r27, r23
    9972:	f7 01       	movw	r30, r14
    9974:	80 83       	st	Z, r24
    9976:	91 83       	std	Z+1, r25	; 0x01
    9978:	a2 83       	std	Z+2, r26	; 0x02
    997a:	b3 83       	std	Z+3, r27	; 0x03
    997c:	24 96       	adiw	r28, 0x04	; 4
    997e:	c0 17       	cp	r28, r16
    9980:	d1 07       	cpc	r29, r17
    9982:	41 f6       	brne	.-112    	; 0x9914 <calc_next_frame+0x28>
    9984:	df 91       	pop	r29
    9986:	cf 91       	pop	r28
    9988:	1f 91       	pop	r17
    998a:	0f 91       	pop	r16
    998c:	ff 90       	pop	r15
    998e:	ef 90       	pop	r14
    9990:	df 90       	pop	r13
    9992:	cf 90       	pop	r12
    9994:	bf 90       	pop	r11
    9996:	af 90       	pop	r10
    9998:	9f 90       	pop	r9
    999a:	8f 90       	pop	r8
    999c:	08 95       	ret

0000999e <dac_start>:
    999e:	ff 92       	push	r15
    99a0:	0f 93       	push	r16
    99a2:	1f 93       	push	r17
    99a4:	cf 93       	push	r28
    99a6:	df 93       	push	r29
    99a8:	00 d0       	rcall	.+0      	; 0x99aa <dac_start+0xc>
    99aa:	1f 92       	push	r1
    99ac:	cd b7       	in	r28, 0x3d	; 61
    99ae:	de b7       	in	r29, 0x3e	; 62
    99b0:	80 e2       	ldi	r24, 0x20	; 32
    99b2:	93 e0       	ldi	r25, 0x03	; 3
    99b4:	0e 94 38 36 	call	0x6c70	; 0x6c70 <dac_enable>
    99b8:	0e 94 a1 18 	call	0x3142	; 0x3142 <dma_enable>
    99bc:	61 e6       	ldi	r22, 0x61	; 97
    99be:	7d e4       	ldi	r23, 0x4D	; 77
    99c0:	80 e0       	ldi	r24, 0x00	; 0
    99c2:	0e 94 e1 18 	call	0x31c2	; 0x31c2 <dma_set_callback>
    99c6:	ec e0       	ldi	r30, 0x0C	; 12
    99c8:	f5 e2       	ldi	r31, 0x25	; 37
    99ca:	81 81       	ldd	r24, Z+1	; 0x01
    99cc:	80 7f       	andi	r24, 0xF0	; 240
    99ce:	8a 60       	ori	r24, 0x0A	; 10
    99d0:	81 83       	std	Z+1, r24	; 0x01
    99d2:	6e e3       	ldi	r22, 0x3E	; 62
    99d4:	7d e4       	ldi	r23, 0x4D	; 77
    99d6:	81 e0       	ldi	r24, 0x01	; 1
    99d8:	0e 94 e1 18 	call	0x31c2	; 0x31c2 <dma_set_callback>
    99dc:	e1 e0       	ldi	r30, 0x01	; 1
    99de:	f5 e2       	ldi	r31, 0x25	; 37
    99e0:	81 81       	ldd	r24, Z+1	; 0x01
    99e2:	80 7f       	andi	r24, 0xF0	; 240
    99e4:	8a 60       	ori	r24, 0x0A	; 10
    99e6:	81 83       	std	Z+1, r24	; 0x01
    99e8:	8f b7       	in	r24, 0x3f	; 63
    99ea:	8a 83       	std	Y+2, r24	; 0x02
    99ec:	f8 94       	cli
    99ee:	9a 81       	ldd	r25, Y+2	; 0x02
    99f0:	e0 e0       	ldi	r30, 0x00	; 0
    99f2:	f1 e0       	ldi	r31, 0x01	; 1
    99f4:	80 81       	ld	r24, Z
    99f6:	8c 7f       	andi	r24, 0xFC	; 252
    99f8:	82 60       	ori	r24, 0x02	; 2
    99fa:	80 83       	st	Z, r24
    99fc:	9f bf       	out	0x3f, r25	; 63
    99fe:	8f b7       	in	r24, 0x3f	; 63
    9a00:	89 83       	std	Y+1, r24	; 0x01
    9a02:	f8 94       	cli
    9a04:	99 81       	ldd	r25, Y+1	; 0x01
    9a06:	80 81       	ld	r24, Z
    9a08:	83 7f       	andi	r24, 0xF3	; 243
    9a0a:	84 60       	ori	r24, 0x04	; 4
    9a0c:	80 83       	st	Z, r24
    9a0e:	9f bf       	out	0x3f, r25	; 63
    9a10:	6c e0       	ldi	r22, 0x0C	; 12
    9a12:	75 e2       	ldi	r23, 0x25	; 37
    9a14:	80 e0       	ldi	r24, 0x00	; 0
    9a16:	0e 94 8a 19 	call	0x3314	; 0x3314 <dma_channel_write_config>
    9a1a:	61 e0       	ldi	r22, 0x01	; 1
    9a1c:	75 e2       	ldi	r23, 0x25	; 37
    9a1e:	81 e0       	ldi	r24, 0x01	; 1
    9a20:	0e 94 8a 19 	call	0x3314	; 0x3314 <dma_channel_write_config>
    9a24:	8f b7       	in	r24, 0x3f	; 63
    9a26:	8b 83       	std	Y+3, r24	; 0x03
    9a28:	f8 94       	cli
    9a2a:	fb 80       	ldd	r15, Y+3	; 0x03
    9a2c:	05 ef       	ldi	r16, 0xF5	; 245
    9a2e:	14 e2       	ldi	r17, 0x24	; 36
    9a30:	28 e0       	ldi	r18, 0x08	; 8
    9a32:	30 e2       	ldi	r19, 0x20	; 32
    9a34:	4d ef       	ldi	r20, 0xFD	; 253
    9a36:	54 e2       	ldi	r21, 0x24	; 36
    9a38:	69 ef       	ldi	r22, 0xF9	; 249
    9a3a:	74 e2       	ldi	r23, 0x24	; 36
    9a3c:	85 eb       	ldi	r24, 0xB5	; 181
    9a3e:	94 e2       	ldi	r25, 0x24	; 36
    9a40:	55 df       	rcall	.-342    	; 0x98ec <calc_next_frame>
    9a42:	28 e0       	ldi	r18, 0x08	; 8
    9a44:	30 e2       	ldi	r19, 0x20	; 32
    9a46:	4d ef       	ldi	r20, 0xFD	; 253
    9a48:	54 e2       	ldi	r21, 0x24	; 36
    9a4a:	69 ef       	ldi	r22, 0xF9	; 249
    9a4c:	74 e2       	ldi	r23, 0x24	; 36
    9a4e:	85 ed       	ldi	r24, 0xD5	; 213
    9a50:	94 e2       	ldi	r25, 0x24	; 36
    9a52:	4c df       	rcall	.-360    	; 0x98ec <calc_next_frame>
    9a54:	8f b7       	in	r24, 0x3f	; 63
    9a56:	8c 83       	std	Y+4, r24	; 0x04
    9a58:	f8 94       	cli
    9a5a:	9c 81       	ldd	r25, Y+4	; 0x04
    9a5c:	e0 e1       	ldi	r30, 0x10	; 16
    9a5e:	f1 e0       	ldi	r31, 0x01	; 1
    9a60:	80 81       	ld	r24, Z
    9a62:	80 68       	ori	r24, 0x80	; 128
    9a64:	80 83       	st	Z, r24
    9a66:	9f bf       	out	0x3f, r25	; 63
    9a68:	ff be       	out	0x3f, r15	; 63
    9a6a:	24 96       	adiw	r28, 0x04	; 4
    9a6c:	cd bf       	out	0x3d, r28	; 61
    9a6e:	de bf       	out	0x3e, r29	; 62
    9a70:	df 91       	pop	r29
    9a72:	cf 91       	pop	r28
    9a74:	1f 91       	pop	r17
    9a76:	0f 91       	pop	r16
    9a78:	ff 90       	pop	r15
    9a7a:	08 95       	ret

00009a7c <isr_dma_dac_ch0_B>:
    9a7c:	0f 93       	push	r16
    9a7e:	1f 93       	push	r17
    9a80:	cf 93       	push	r28
    9a82:	df 93       	push	r29
    9a84:	1f 92       	push	r1
    9a86:	cd b7       	in	r28, 0x3d	; 61
    9a88:	de b7       	in	r29, 0x3e	; 62
    9a8a:	8f b7       	in	r24, 0x3f	; 63
    9a8c:	89 83       	std	Y+1, r24	; 0x01
    9a8e:	f8 94       	cli
    9a90:	99 81       	ldd	r25, Y+1	; 0x01
    9a92:	e0 e1       	ldi	r30, 0x10	; 16
    9a94:	f1 e0       	ldi	r31, 0x01	; 1
    9a96:	80 81       	ld	r24, Z
    9a98:	80 68       	ori	r24, 0x80	; 128
    9a9a:	80 83       	st	Z, r24
    9a9c:	9f bf       	out	0x3f, r25	; 63
    9a9e:	78 94       	sei
    9aa0:	05 ef       	ldi	r16, 0xF5	; 245
    9aa2:	14 e2       	ldi	r17, 0x24	; 36
    9aa4:	28 e0       	ldi	r18, 0x08	; 8
    9aa6:	30 e2       	ldi	r19, 0x20	; 32
    9aa8:	4d ef       	ldi	r20, 0xFD	; 253
    9aaa:	54 e2       	ldi	r21, 0x24	; 36
    9aac:	69 ef       	ldi	r22, 0xF9	; 249
    9aae:	74 e2       	ldi	r23, 0x24	; 36
    9ab0:	85 ed       	ldi	r24, 0xD5	; 213
    9ab2:	94 e2       	ldi	r25, 0x24	; 36
    9ab4:	1b df       	rcall	.-458    	; 0x98ec <calc_next_frame>
    9ab6:	0f 90       	pop	r0
    9ab8:	df 91       	pop	r29
    9aba:	cf 91       	pop	r28
    9abc:	1f 91       	pop	r17
    9abe:	0f 91       	pop	r16
    9ac0:	08 95       	ret

00009ac2 <isr_dma_dac_ch0_A>:
    9ac2:	0f 93       	push	r16
    9ac4:	1f 93       	push	r17
    9ac6:	cf 93       	push	r28
    9ac8:	df 93       	push	r29
    9aca:	1f 92       	push	r1
    9acc:	cd b7       	in	r28, 0x3d	; 61
    9ace:	de b7       	in	r29, 0x3e	; 62
    9ad0:	8f b7       	in	r24, 0x3f	; 63
    9ad2:	89 83       	std	Y+1, r24	; 0x01
    9ad4:	f8 94       	cli
    9ad6:	99 81       	ldd	r25, Y+1	; 0x01
    9ad8:	e0 e2       	ldi	r30, 0x20	; 32
    9ada:	f1 e0       	ldi	r31, 0x01	; 1
    9adc:	80 81       	ld	r24, Z
    9ade:	80 68       	ori	r24, 0x80	; 128
    9ae0:	80 83       	st	Z, r24
    9ae2:	9f bf       	out	0x3f, r25	; 63
    9ae4:	78 94       	sei
    9ae6:	05 ef       	ldi	r16, 0xF5	; 245
    9ae8:	14 e2       	ldi	r17, 0x24	; 36
    9aea:	28 e0       	ldi	r18, 0x08	; 8
    9aec:	30 e2       	ldi	r19, 0x20	; 32
    9aee:	4d ef       	ldi	r20, 0xFD	; 253
    9af0:	54 e2       	ldi	r21, 0x24	; 36
    9af2:	69 ef       	ldi	r22, 0xF9	; 249
    9af4:	74 e2       	ldi	r23, 0x24	; 36
    9af6:	85 eb       	ldi	r24, 0xB5	; 181
    9af8:	94 e2       	ldi	r25, 0x24	; 36
    9afa:	f8 de       	rcall	.-528    	; 0x98ec <calc_next_frame>
    9afc:	0f 90       	pop	r0
    9afe:	df 91       	pop	r29
    9b00:	cf 91       	pop	r28
    9b02:	1f 91       	pop	r17
    9b04:	0f 91       	pop	r16
    9b06:	08 95       	ret

00009b08 <isr_tcc0_ovfl>:
    9b08:	cf 92       	push	r12
    9b0a:	df 92       	push	r13
    9b0c:	ef 92       	push	r14
    9b0e:	ff 92       	push	r15
    9b10:	0f 93       	push	r16
    9b12:	1f 93       	push	r17
    9b14:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <rtc_get_time>
    9b18:	21 e0       	ldi	r18, 0x01	; 1
    9b1a:	20 93 0c 08 	sts	0x080C, r18	; 0x80080c <__TEXT_REGION_LENGTH__+0x70080c>
    9b1e:	20 91 50 26 	lds	r18, 0x2650	; 0x802650 <g_workmode>
    9b22:	22 30       	cpi	r18, 0x02	; 2
    9b24:	09 f0       	breq	.+2      	; 0x9b28 <isr_tcc0_ovfl+0x20>
    9b26:	4a c0       	rjmp	.+148    	; 0x9bbc <isr_tcc0_ovfl+0xb4>
    9b28:	00 91 a9 24 	lds	r16, 0x24A9	; 0x8024a9 <last_10ms.7489>
    9b2c:	10 91 aa 24 	lds	r17, 0x24AA	; 0x8024aa <last_10ms.7489+0x1>
    9b30:	20 91 ab 24 	lds	r18, 0x24AB	; 0x8024ab <last_10ms.7489+0x2>
    9b34:	30 91 ac 24 	lds	r19, 0x24AC	; 0x8024ac <last_10ms.7489+0x3>
    9b38:	6b 01       	movw	r12, r22
    9b3a:	7c 01       	movw	r14, r24
    9b3c:	c0 1a       	sub	r12, r16
    9b3e:	d1 0a       	sbc	r13, r17
    9b40:	e2 0a       	sbc	r14, r18
    9b42:	f3 0a       	sbc	r15, r19
    9b44:	4a e0       	ldi	r20, 0x0A	; 10
    9b46:	c4 16       	cp	r12, r20
    9b48:	d1 04       	cpc	r13, r1
    9b4a:	e1 04       	cpc	r14, r1
    9b4c:	f1 04       	cpc	r15, r1
    9b4e:	28 f4       	brcc	.+10     	; 0x9b5a <isr_tcc0_ovfl+0x52>
    9b50:	60 17       	cp	r22, r16
    9b52:	71 07       	cpc	r23, r17
    9b54:	82 07       	cpc	r24, r18
    9b56:	93 07       	cpc	r25, r19
    9b58:	58 f4       	brcc	.+22     	; 0x9b70 <isr_tcc0_ovfl+0x68>
    9b5a:	60 93 a9 24 	sts	0x24A9, r22	; 0x8024a9 <last_10ms.7489>
    9b5e:	70 93 aa 24 	sts	0x24AA, r23	; 0x8024aa <last_10ms.7489+0x1>
    9b62:	80 93 ab 24 	sts	0x24AB, r24	; 0x8024ab <last_10ms.7489+0x2>
    9b66:	90 93 ac 24 	sts	0x24AC, r25	; 0x8024ac <last_10ms.7489+0x3>
    9b6a:	0e 94 20 25 	call	0x4a40	; 0x4a40 <isr_10ms_twi1_onboard>
    9b6e:	26 c0       	rjmp	.+76     	; 0x9bbc <isr_tcc0_ovfl+0xb4>
    9b70:	00 91 a5 24 	lds	r16, 0x24A5	; 0x8024a5 <last_500ms.7490>
    9b74:	10 91 a6 24 	lds	r17, 0x24A6	; 0x8024a6 <last_500ms.7490+0x1>
    9b78:	20 91 a7 24 	lds	r18, 0x24A7	; 0x8024a7 <last_500ms.7490+0x2>
    9b7c:	30 91 a8 24 	lds	r19, 0x24A8	; 0x8024a8 <last_500ms.7490+0x3>
    9b80:	6b 01       	movw	r12, r22
    9b82:	7c 01       	movw	r14, r24
    9b84:	c0 1a       	sub	r12, r16
    9b86:	d1 0a       	sbc	r13, r17
    9b88:	e2 0a       	sbc	r14, r18
    9b8a:	f3 0a       	sbc	r15, r19
    9b8c:	c1 14       	cp	r12, r1
    9b8e:	42 e0       	ldi	r20, 0x02	; 2
    9b90:	d4 06       	cpc	r13, r20
    9b92:	e1 04       	cpc	r14, r1
    9b94:	f1 04       	cpc	r15, r1
    9b96:	28 f4       	brcc	.+10     	; 0x9ba2 <isr_tcc0_ovfl+0x9a>
    9b98:	60 17       	cp	r22, r16
    9b9a:	71 07       	cpc	r23, r17
    9b9c:	82 07       	cpc	r24, r18
    9b9e:	93 07       	cpc	r25, r19
    9ba0:	58 f4       	brcc	.+22     	; 0x9bb8 <isr_tcc0_ovfl+0xb0>
    9ba2:	60 93 a5 24 	sts	0x24A5, r22	; 0x8024a5 <last_500ms.7490>
    9ba6:	70 93 a6 24 	sts	0x24A6, r23	; 0x8024a6 <last_500ms.7490+0x1>
    9baa:	80 93 a7 24 	sts	0x24A7, r24	; 0x8024a7 <last_500ms.7490+0x2>
    9bae:	90 93 a8 24 	sts	0x24A8, r25	; 0x8024a8 <last_500ms.7490+0x3>
    9bb2:	0e 94 21 25 	call	0x4a42	; 0x4a42 <isr_500ms_twi1_onboard>
    9bb6:	02 c0       	rjmp	.+4      	; 0x9bbc <isr_tcc0_ovfl+0xb4>
    9bb8:	0e 94 65 26 	call	0x4cca	; 0x4cca <isr_sparetime_twi1_onboard>
    9bbc:	1f 91       	pop	r17
    9bbe:	0f 91       	pop	r16
    9bc0:	ff 90       	pop	r15
    9bc2:	ef 90       	pop	r14
    9bc4:	df 90       	pop	r13
    9bc6:	cf 90       	pop	r12
    9bc8:	08 95       	ret

00009bca <adc_init>:
    9bca:	8f 92       	push	r8
    9bcc:	9f 92       	push	r9
    9bce:	af 92       	push	r10
    9bd0:	bf 92       	push	r11
    9bd2:	cf 92       	push	r12
    9bd4:	df 92       	push	r13
    9bd6:	ef 92       	push	r14
    9bd8:	ff 92       	push	r15
    9bda:	0f 93       	push	r16
    9bdc:	1f 93       	push	r17
    9bde:	cf 93       	push	r28
    9be0:	df 93       	push	r29
    9be2:	e0 e1       	ldi	r30, 0x10	; 16
    9be4:	f6 e0       	ldi	r31, 0x06	; 6
    9be6:	80 81       	ld	r24, Z
    9be8:	87 60       	ori	r24, 0x07	; 7
    9bea:	80 83       	st	Z, r24
    9bec:	e1 e1       	ldi	r30, 0x11	; 17
    9bee:	f6 e0       	ldi	r31, 0x06	; 6
    9bf0:	80 81       	ld	r24, Z
    9bf2:	87 60       	ori	r24, 0x07	; 7
    9bf4:	80 83       	st	Z, r24
    9bf6:	e2 e1       	ldi	r30, 0x12	; 18
    9bf8:	f6 e0       	ldi	r31, 0x06	; 6
    9bfa:	80 81       	ld	r24, Z
    9bfc:	87 60       	ori	r24, 0x07	; 7
    9bfe:	80 83       	st	Z, r24
    9c00:	e3 e1       	ldi	r30, 0x13	; 19
    9c02:	f6 e0       	ldi	r31, 0x06	; 6
    9c04:	80 81       	ld	r24, Z
    9c06:	87 60       	ori	r24, 0x07	; 7
    9c08:	80 83       	st	Z, r24
    9c0a:	e4 e1       	ldi	r30, 0x14	; 20
    9c0c:	f6 e0       	ldi	r31, 0x06	; 6
    9c0e:	80 81       	ld	r24, Z
    9c10:	87 60       	ori	r24, 0x07	; 7
    9c12:	80 83       	st	Z, r24
    9c14:	e5 e1       	ldi	r30, 0x15	; 21
    9c16:	f6 e0       	ldi	r31, 0x06	; 6
    9c18:	80 81       	ld	r24, Z
    9c1a:	87 60       	ori	r24, 0x07	; 7
    9c1c:	80 83       	st	Z, r24
    9c1e:	e2 e3       	ldi	r30, 0x32	; 50
    9c20:	f6 e0       	ldi	r31, 0x06	; 6
    9c22:	80 81       	ld	r24, Z
    9c24:	87 60       	ori	r24, 0x07	; 7
    9c26:	80 83       	st	Z, r24
    9c28:	e3 e3       	ldi	r30, 0x33	; 51
    9c2a:	f6 e0       	ldi	r31, 0x06	; 6
    9c2c:	80 81       	ld	r24, Z
    9c2e:	87 60       	ori	r24, 0x07	; 7
    9c30:	80 83       	st	Z, r24
    9c32:	6a ed       	ldi	r22, 0xDA	; 218
    9c34:	75 e2       	ldi	r23, 0x25	; 37
    9c36:	80 e0       	ldi	r24, 0x00	; 0
    9c38:	92 e0       	ldi	r25, 0x02	; 2
    9c3a:	0e 94 4a 35 	call	0x6a94	; 0x6a94 <adc_read_configuration>
    9c3e:	46 ed       	ldi	r20, 0xD6	; 214
    9c40:	55 e2       	ldi	r21, 0x25	; 37
    9c42:	61 e0       	ldi	r22, 0x01	; 1
    9c44:	80 e0       	ldi	r24, 0x00	; 0
    9c46:	92 e0       	ldi	r25, 0x02	; 2
    9c48:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <adcch_read_configuration>
    9c4c:	42 ed       	ldi	r20, 0xD2	; 210
    9c4e:	55 e2       	ldi	r21, 0x25	; 37
    9c50:	62 e0       	ldi	r22, 0x02	; 2
    9c52:	80 e0       	ldi	r24, 0x00	; 0
    9c54:	92 e0       	ldi	r25, 0x02	; 2
    9c56:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <adcch_read_configuration>
    9c5a:	4e ec       	ldi	r20, 0xCE	; 206
    9c5c:	55 e2       	ldi	r21, 0x25	; 37
    9c5e:	64 e0       	ldi	r22, 0x04	; 4
    9c60:	80 e0       	ldi	r24, 0x00	; 0
    9c62:	92 e0       	ldi	r25, 0x02	; 2
    9c64:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <adcch_read_configuration>
    9c68:	4a ec       	ldi	r20, 0xCA	; 202
    9c6a:	55 e2       	ldi	r21, 0x25	; 37
    9c6c:	68 e0       	ldi	r22, 0x08	; 8
    9c6e:	80 e0       	ldi	r24, 0x00	; 0
    9c70:	92 e0       	ldi	r25, 0x02	; 2
    9c72:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <adcch_read_configuration>
    9c76:	63 ec       	ldi	r22, 0xC3	; 195
    9c78:	75 e2       	ldi	r23, 0x25	; 37
    9c7a:	80 e4       	ldi	r24, 0x40	; 64
    9c7c:	92 e0       	ldi	r25, 0x02	; 2
    9c7e:	0e 94 4a 35 	call	0x6a94	; 0x6a94 <adc_read_configuration>
    9c82:	4f eb       	ldi	r20, 0xBF	; 191
    9c84:	55 e2       	ldi	r21, 0x25	; 37
    9c86:	61 e0       	ldi	r22, 0x01	; 1
    9c88:	80 e4       	ldi	r24, 0x40	; 64
    9c8a:	92 e0       	ldi	r25, 0x02	; 2
    9c8c:	0e 94 ce 35 	call	0x6b9c	; 0x6b9c <adcch_read_configuration>
    9c90:	aa ed       	ldi	r26, 0xDA	; 218
    9c92:	b5 e2       	ldi	r27, 0x25	; 37
    9c94:	83 e0       	ldi	r24, 0x03	; 3
    9c96:	14 96       	adiw	r26, 0x04	; 4
    9c98:	8c 93       	st	X, r24
    9c9a:	14 97       	sbiw	r26, 0x04	; 4
    9c9c:	e3 ec       	ldi	r30, 0xC3	; 195
    9c9e:	f5 e2       	ldi	r31, 0x25	; 37
    9ca0:	87 e0       	ldi	r24, 0x07	; 7
    9ca2:	84 83       	std	Z+4, r24	; 0x04
    9ca4:	12 96       	adiw	r26, 0x02	; 2
    9ca6:	3c 91       	ld	r19, X
    9ca8:	12 97       	sbiw	r26, 0x02	; 2
    9caa:	22 81       	ldd	r18, Z+2	; 0x02
    9cac:	11 96       	adiw	r26, 0x01	; 1
    9cae:	9c 91       	ld	r25, X
    9cb0:	11 97       	sbiw	r26, 0x01	; 1
    9cb2:	81 81       	ldd	r24, Z+1	; 0x01
    9cb4:	0f 2e       	mov	r0, r31
    9cb6:	f6 ed       	ldi	r31, 0xD6	; 214
    9cb8:	8f 2e       	mov	r8, r31
    9cba:	f5 e2       	ldi	r31, 0x25	; 37
    9cbc:	9f 2e       	mov	r9, r31
    9cbe:	f0 2d       	mov	r31, r0
    9cc0:	41 e0       	ldi	r20, 0x01	; 1
    9cc2:	e4 01       	movw	r28, r8
    9cc4:	48 83       	st	Y, r20
    9cc6:	58 e0       	ldi	r21, 0x08	; 8
    9cc8:	59 83       	std	Y+1, r21	; 0x01
    9cca:	0f 2e       	mov	r0, r31
    9ccc:	f2 ed       	ldi	r31, 0xD2	; 210
    9cce:	af 2e       	mov	r10, r31
    9cd0:	f5 e2       	ldi	r31, 0x25	; 37
    9cd2:	bf 2e       	mov	r11, r31
    9cd4:	f0 2d       	mov	r31, r0
    9cd6:	e5 01       	movw	r28, r10
    9cd8:	48 83       	st	Y, r20
    9cda:	60 e2       	ldi	r22, 0x20	; 32
    9cdc:	69 83       	std	Y+1, r22	; 0x01
    9cde:	0f 2e       	mov	r0, r31
    9ce0:	fe ec       	ldi	r31, 0xCE	; 206
    9ce2:	cf 2e       	mov	r12, r31
    9ce4:	f5 e2       	ldi	r31, 0x25	; 37
    9ce6:	df 2e       	mov	r13, r31
    9ce8:	f0 2d       	mov	r31, r0
    9cea:	e6 01       	movw	r28, r12
    9cec:	48 83       	st	Y, r20
    9cee:	68 e2       	ldi	r22, 0x28	; 40
    9cf0:	69 83       	std	Y+1, r22	; 0x01
    9cf2:	0f 2e       	mov	r0, r31
    9cf4:	fa ec       	ldi	r31, 0xCA	; 202
    9cf6:	ef 2e       	mov	r14, r31
    9cf8:	f5 e2       	ldi	r31, 0x25	; 37
    9cfa:	ff 2e       	mov	r15, r31
    9cfc:	f0 2d       	mov	r31, r0
    9cfe:	e7 01       	movw	r28, r14
    9d00:	18 82       	st	Y, r1
    9d02:	59 83       	std	Y+1, r21	; 0x01
    9d04:	0f eb       	ldi	r16, 0xBF	; 191
    9d06:	15 e2       	ldi	r17, 0x25	; 37
    9d08:	e8 01       	movw	r28, r16
    9d0a:	18 82       	st	Y, r1
    9d0c:	19 82       	std	Y+1, r1	; 0x01
    9d0e:	3e 78       	andi	r19, 0x8E	; 142
    9d10:	32 62       	ori	r19, 0x22	; 34
    9d12:	12 96       	adiw	r26, 0x02	; 2
    9d14:	3c 93       	st	X, r19
    9d16:	12 97       	sbiw	r26, 0x02	; 2
    9d18:	2f 78       	andi	r18, 0x8F	; 143
    9d1a:	23 60       	ori	r18, 0x03	; 3
    9d1c:	22 83       	std	Z+2, r18	; 0x02
    9d1e:	22 e0       	ldi	r18, 0x02	; 2
    9d20:	e4 01       	movw	r28, r8
    9d22:	2b 83       	std	Y+3, r18	; 0x03
    9d24:	91 70       	andi	r25, 0x01	; 1
    9d26:	90 64       	ori	r25, 0x40	; 64
    9d28:	11 96       	adiw	r26, 0x01	; 1
    9d2a:	9c 93       	st	X, r25
    9d2c:	11 97       	sbiw	r26, 0x01	; 1
    9d2e:	9c e0       	ldi	r25, 0x0C	; 12
    9d30:	13 96       	adiw	r26, 0x03	; 3
    9d32:	9c 93       	st	X, r25
    9d34:	81 70       	andi	r24, 0x01	; 1
    9d36:	80 66       	ori	r24, 0x60	; 96
    9d38:	81 83       	std	Z+1, r24	; 0x01
    9d3a:	43 83       	std	Z+3, r20	; 0x03
    9d3c:	60 ef       	ldi	r22, 0xF0	; 240
    9d3e:	78 e4       	ldi	r23, 0x48	; 72
    9d40:	80 e0       	ldi	r24, 0x00	; 0
    9d42:	92 e0       	ldi	r25, 0x02	; 2
    9d44:	0e 94 9e 32 	call	0x653c	; 0x653c <adc_set_callback>
    9d48:	66 e6       	ldi	r22, 0x66	; 102
    9d4a:	7a e4       	ldi	r23, 0x4A	; 74
    9d4c:	80 e4       	ldi	r24, 0x40	; 64
    9d4e:	92 e0       	ldi	r25, 0x02	; 2
    9d50:	0e 94 9e 32 	call	0x653c	; 0x653c <adc_set_callback>
    9d54:	f5 01       	movw	r30, r10
    9d56:	32 81       	ldd	r19, Z+2	; 0x02
    9d58:	e6 01       	movw	r28, r12
    9d5a:	2a 81       	ldd	r18, Y+2	; 0x02
    9d5c:	f7 01       	movw	r30, r14
    9d5e:	92 81       	ldd	r25, Z+2	; 0x02
    9d60:	e8 01       	movw	r28, r16
    9d62:	8a 81       	ldd	r24, Y+2	; 0x02
    9d64:	f4 01       	movw	r30, r8
    9d66:	42 81       	ldd	r20, Z+2	; 0x02
    9d68:	40 7f       	andi	r20, 0xF0	; 240
    9d6a:	41 60       	ori	r20, 0x01	; 1
    9d6c:	42 83       	std	Z+2, r20	; 0x02
    9d6e:	30 7f       	andi	r19, 0xF0	; 240
    9d70:	31 60       	ori	r19, 0x01	; 1
    9d72:	e5 01       	movw	r28, r10
    9d74:	3a 83       	std	Y+2, r19	; 0x02
    9d76:	20 7f       	andi	r18, 0xF0	; 240
    9d78:	21 60       	ori	r18, 0x01	; 1
    9d7a:	f6 01       	movw	r30, r12
    9d7c:	22 83       	std	Z+2, r18	; 0x02
    9d7e:	90 7f       	andi	r25, 0xF0	; 240
    9d80:	91 60       	ori	r25, 0x01	; 1
    9d82:	e7 01       	movw	r28, r14
    9d84:	9a 83       	std	Y+2, r25	; 0x02
    9d86:	80 7f       	andi	r24, 0xF0	; 240
    9d88:	81 60       	ori	r24, 0x01	; 1
    9d8a:	f8 01       	movw	r30, r16
    9d8c:	82 83       	std	Z+2, r24	; 0x02
    9d8e:	6a ed       	ldi	r22, 0xDA	; 218
    9d90:	75 e2       	ldi	r23, 0x25	; 37
    9d92:	80 e0       	ldi	r24, 0x00	; 0
    9d94:	92 e0       	ldi	r25, 0x02	; 2
    9d96:	0e 94 e0 34 	call	0x69c0	; 0x69c0 <adc_write_configuration>
    9d9a:	a4 01       	movw	r20, r8
    9d9c:	61 e0       	ldi	r22, 0x01	; 1
    9d9e:	80 e0       	ldi	r24, 0x00	; 0
    9da0:	92 e0       	ldi	r25, 0x02	; 2
    9da2:	0e 94 83 35 	call	0x6b06	; 0x6b06 <adcch_write_configuration>
    9da6:	a5 01       	movw	r20, r10
    9da8:	62 e0       	ldi	r22, 0x02	; 2
    9daa:	80 e0       	ldi	r24, 0x00	; 0
    9dac:	92 e0       	ldi	r25, 0x02	; 2
    9dae:	0e 94 83 35 	call	0x6b06	; 0x6b06 <adcch_write_configuration>
    9db2:	a6 01       	movw	r20, r12
    9db4:	64 e0       	ldi	r22, 0x04	; 4
    9db6:	80 e0       	ldi	r24, 0x00	; 0
    9db8:	92 e0       	ldi	r25, 0x02	; 2
    9dba:	0e 94 83 35 	call	0x6b06	; 0x6b06 <adcch_write_configuration>
    9dbe:	a7 01       	movw	r20, r14
    9dc0:	68 e0       	ldi	r22, 0x08	; 8
    9dc2:	80 e0       	ldi	r24, 0x00	; 0
    9dc4:	92 e0       	ldi	r25, 0x02	; 2
    9dc6:	0e 94 83 35 	call	0x6b06	; 0x6b06 <adcch_write_configuration>
    9dca:	63 ec       	ldi	r22, 0xC3	; 195
    9dcc:	75 e2       	ldi	r23, 0x25	; 37
    9dce:	80 e4       	ldi	r24, 0x40	; 64
    9dd0:	92 e0       	ldi	r25, 0x02	; 2
    9dd2:	0e 94 e0 34 	call	0x69c0	; 0x69c0 <adc_write_configuration>
    9dd6:	a8 01       	movw	r20, r16
    9dd8:	61 e0       	ldi	r22, 0x01	; 1
    9dda:	80 e4       	ldi	r24, 0x40	; 64
    9ddc:	92 e0       	ldi	r25, 0x02	; 2
    9dde:	0e 94 83 35 	call	0x6b06	; 0x6b06 <adcch_write_configuration>
    9de2:	61 e2       	ldi	r22, 0x21	; 33
    9de4:	70 e0       	ldi	r23, 0x00	; 0
    9de6:	82 e0       	ldi	r24, 0x02	; 2
    9de8:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9dec:	c8 2f       	mov	r28, r24
    9dee:	d0 e0       	ldi	r29, 0x00	; 0
    9df0:	dc 2f       	mov	r29, r28
    9df2:	cc 27       	eor	r28, r28
    9df4:	60 e2       	ldi	r22, 0x20	; 32
    9df6:	70 e0       	ldi	r23, 0x00	; 0
    9df8:	82 e0       	ldi	r24, 0x02	; 2
    9dfa:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9dfe:	c8 2b       	or	r28, r24
    9e00:	c0 93 0c 02 	sts	0x020C, r28	; 0x80020c <__TEXT_REGION_LENGTH__+0x70020c>
    9e04:	d0 93 0d 02 	sts	0x020D, r29	; 0x80020d <__TEXT_REGION_LENGTH__+0x70020d>
    9e08:	65 e2       	ldi	r22, 0x25	; 37
    9e0a:	70 e0       	ldi	r23, 0x00	; 0
    9e0c:	82 e0       	ldi	r24, 0x02	; 2
    9e0e:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9e12:	c8 2f       	mov	r28, r24
    9e14:	d0 e0       	ldi	r29, 0x00	; 0
    9e16:	dc 2f       	mov	r29, r28
    9e18:	cc 27       	eor	r28, r28
    9e1a:	64 e2       	ldi	r22, 0x24	; 36
    9e1c:	70 e0       	ldi	r23, 0x00	; 0
    9e1e:	82 e0       	ldi	r24, 0x02	; 2
    9e20:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
    9e24:	c8 2b       	or	r28, r24
    9e26:	c0 93 4c 02 	sts	0x024C, r28	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
    9e2a:	d0 93 4d 02 	sts	0x024D, r29	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
    9e2e:	df 91       	pop	r29
    9e30:	cf 91       	pop	r28
    9e32:	1f 91       	pop	r17
    9e34:	0f 91       	pop	r16
    9e36:	ff 90       	pop	r15
    9e38:	ef 90       	pop	r14
    9e3a:	df 90       	pop	r13
    9e3c:	cf 90       	pop	r12
    9e3e:	bf 90       	pop	r11
    9e40:	af 90       	pop	r10
    9e42:	9f 90       	pop	r9
    9e44:	8f 90       	pop	r8
    9e46:	08 95       	ret

00009e48 <adc_app_enable>:
    9e48:	1f 93       	push	r17
    9e4a:	cf 93       	push	r28
    9e4c:	df 93       	push	r29
    9e4e:	1f 92       	push	r1
    9e50:	1f 92       	push	r1
    9e52:	cd b7       	in	r28, 0x3d	; 61
    9e54:	de b7       	in	r29, 0x3e	; 62
    9e56:	9f b7       	in	r25, 0x3f	; 63
    9e58:	9a 83       	std	Y+2, r25	; 0x02
    9e5a:	f8 94       	cli
    9e5c:	2a 81       	ldd	r18, Y+2	; 0x02
    9e5e:	90 91 5d 20 	lds	r25, 0x205D	; 0x80205d <g_adc_enabled>
    9e62:	2f bf       	out	0x3f, r18	; 63
    9e64:	98 17       	cp	r25, r24
    9e66:	09 f1       	breq	.+66     	; 0x9eaa <adc_app_enable+0x62>
    9e68:	18 2f       	mov	r17, r24
    9e6a:	88 23       	and	r24, r24
    9e6c:	61 f0       	breq	.+24     	; 0x9e86 <adc_app_enable+0x3e>
    9e6e:	6e dc       	rcall	.-1828   	; 0x974c <tc_init>
    9e70:	ac de       	rcall	.-680    	; 0x9bca <adc_init>
    9e72:	af dc       	rcall	.-1698   	; 0x97d2 <tc_start>
    9e74:	80 e0       	ldi	r24, 0x00	; 0
    9e76:	92 e0       	ldi	r25, 0x02	; 2
    9e78:	0e 94 fe 32 	call	0x65fc	; 0x65fc <adc_enable>
    9e7c:	80 e4       	ldi	r24, 0x40	; 64
    9e7e:	92 e0       	ldi	r25, 0x02	; 2
    9e80:	0e 94 fe 32 	call	0x65fc	; 0x65fc <adc_enable>
    9e84:	08 c0       	rjmp	.+16     	; 0x9e96 <adc_app_enable+0x4e>
    9e86:	80 e0       	ldi	r24, 0x00	; 0
    9e88:	92 e0       	ldi	r25, 0x02	; 2
    9e8a:	0e 94 2a 33 	call	0x6654	; 0x6654 <adc_disable>
    9e8e:	80 e4       	ldi	r24, 0x40	; 64
    9e90:	92 e0       	ldi	r25, 0x02	; 2
    9e92:	0e 94 2a 33 	call	0x6654	; 0x6654 <adc_disable>
    9e96:	8f b7       	in	r24, 0x3f	; 63
    9e98:	89 83       	std	Y+1, r24	; 0x01
    9e9a:	f8 94       	cli
    9e9c:	89 81       	ldd	r24, Y+1	; 0x01
    9e9e:	10 93 5d 20 	sts	0x205D, r17	; 0x80205d <g_adc_enabled>
    9ea2:	91 e0       	ldi	r25, 0x01	; 1
    9ea4:	90 93 e1 25 	sts	0x25E1, r25	; 0x8025e1 <g_twi2_lcd_repaint>
    9ea8:	8f bf       	out	0x3f, r24	; 63
    9eaa:	0f 90       	pop	r0
    9eac:	0f 90       	pop	r0
    9eae:	df 91       	pop	r29
    9eb0:	cf 91       	pop	r28
    9eb2:	1f 91       	pop	r17
    9eb4:	08 95       	ret

00009eb6 <dac_app_enable>:
    9eb6:	1f 93       	push	r17
    9eb8:	cf 93       	push	r28
    9eba:	df 93       	push	r29
    9ebc:	00 d0       	rcall	.+0      	; 0x9ebe <dac_app_enable+0x8>
    9ebe:	cd b7       	in	r28, 0x3d	; 61
    9ec0:	de b7       	in	r29, 0x3e	; 62
    9ec2:	9f b7       	in	r25, 0x3f	; 63
    9ec4:	9b 83       	std	Y+3, r25	; 0x03
    9ec6:	f8 94       	cli
    9ec8:	2b 81       	ldd	r18, Y+3	; 0x03
    9eca:	90 91 5c 20 	lds	r25, 0x205C	; 0x80205c <g_dac_enabled>
    9ece:	2f bf       	out	0x3f, r18	; 63
    9ed0:	98 17       	cp	r25, r24
    9ed2:	09 f4       	brne	.+2      	; 0x9ed6 <dac_app_enable+0x20>
    9ed4:	45 c0       	rjmp	.+138    	; 0x9f60 <dac_app_enable+0xaa>
    9ed6:	18 2f       	mov	r17, r24
    9ed8:	88 23       	and	r24, r24
    9eda:	a9 f1       	breq	.+106    	; 0x9f46 <dac_app_enable+0x90>
    9edc:	8f b7       	in	r24, 0x3f	; 63
    9ede:	8a 83       	std	Y+2, r24	; 0x02
    9ee0:	f8 94       	cli
    9ee2:	8a 81       	ldd	r24, Y+2	; 0x02
    9ee4:	40 e8       	ldi	r20, 0x80	; 128
    9ee6:	54 e8       	ldi	r21, 0x84	; 132
    9ee8:	6e e1       	ldi	r22, 0x1E	; 30
    9eea:	70 e0       	ldi	r23, 0x00	; 0
    9eec:	40 93 10 20 	sts	0x2010, r20	; 0x802010 <dds0_freq_mHz>
    9ef0:	50 93 11 20 	sts	0x2011, r21	; 0x802011 <dds0_freq_mHz+0x1>
    9ef4:	60 93 12 20 	sts	0x2012, r22	; 0x802012 <dds0_freq_mHz+0x2>
    9ef8:	70 93 13 20 	sts	0x2013, r23	; 0x802013 <dds0_freq_mHz+0x3>
    9efc:	10 92 f9 24 	sts	0x24F9, r1	; 0x8024f9 <dds0_reg>
    9f00:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <dds0_reg+0x1>
    9f04:	10 92 fb 24 	sts	0x24FB, r1	; 0x8024fb <dds0_reg+0x2>
    9f08:	10 92 fc 24 	sts	0x24FC, r1	; 0x8024fc <dds0_reg+0x3>
    9f0c:	4a e0       	ldi	r20, 0x0A	; 10
    9f0e:	59 e0       	ldi	r21, 0x09	; 9
    9f10:	6d e3       	ldi	r22, 0x3D	; 61
    9f12:	70 e0       	ldi	r23, 0x00	; 0
    9f14:	40 93 0c 20 	sts	0x200C, r20	; 0x80200c <dds1_freq_mHz>
    9f18:	50 93 0d 20 	sts	0x200D, r21	; 0x80200d <dds1_freq_mHz+0x1>
    9f1c:	60 93 0e 20 	sts	0x200E, r22	; 0x80200e <dds1_freq_mHz+0x2>
    9f20:	70 93 0f 20 	sts	0x200F, r23	; 0x80200f <dds1_freq_mHz+0x3>
    9f24:	40 e0       	ldi	r20, 0x00	; 0
    9f26:	50 e0       	ldi	r21, 0x00	; 0
    9f28:	60 e0       	ldi	r22, 0x00	; 0
    9f2a:	70 e4       	ldi	r23, 0x40	; 64
    9f2c:	40 93 08 20 	sts	0x2008, r20	; 0x802008 <dds1_reg>
    9f30:	50 93 09 20 	sts	0x2009, r21	; 0x802009 <dds1_reg+0x1>
    9f34:	60 93 0a 20 	sts	0x200A, r22	; 0x80200a <dds1_reg+0x2>
    9f38:	70 93 0b 20 	sts	0x200B, r23	; 0x80200b <dds1_reg+0x3>
    9f3c:	8f bf       	out	0x3f, r24	; 63
    9f3e:	66 dc       	rcall	.-1844   	; 0x980c <dac_init>
    9f40:	48 dc       	rcall	.-1904   	; 0x97d2 <tc_start>
    9f42:	2d dd       	rcall	.-1446   	; 0x999e <dac_start>
    9f44:	06 c0       	rjmp	.+12     	; 0x9f52 <dac_app_enable+0x9c>
    9f46:	0e 94 c3 18 	call	0x3186	; 0x3186 <dma_disable>
    9f4a:	80 e2       	ldi	r24, 0x20	; 32
    9f4c:	93 e0       	ldi	r25, 0x03	; 3
    9f4e:	0e 94 64 36 	call	0x6cc8	; 0x6cc8 <dac_disable>
    9f52:	8f b7       	in	r24, 0x3f	; 63
    9f54:	89 83       	std	Y+1, r24	; 0x01
    9f56:	f8 94       	cli
    9f58:	89 81       	ldd	r24, Y+1	; 0x01
    9f5a:	10 93 5c 20 	sts	0x205C, r17	; 0x80205c <g_dac_enabled>
    9f5e:	8f bf       	out	0x3f, r24	; 63
    9f60:	23 96       	adiw	r28, 0x03	; 3
    9f62:	cd bf       	out	0x3d, r28	; 61
    9f64:	de bf       	out	0x3e, r29	; 62
    9f66:	df 91       	pop	r29
    9f68:	cf 91       	pop	r28
    9f6a:	1f 91       	pop	r17
    9f6c:	08 95       	ret

00009f6e <printStatusLines_enable>:
    9f6e:	cf 93       	push	r28
    9f70:	df 93       	push	r29
    9f72:	1f 92       	push	r1
    9f74:	cd b7       	in	r28, 0x3d	; 61
    9f76:	de b7       	in	r29, 0x3e	; 62
    9f78:	9f b7       	in	r25, 0x3f	; 63
    9f7a:	99 83       	std	Y+1, r25	; 0x01
    9f7c:	f8 94       	cli
    9f7e:	99 81       	ldd	r25, Y+1	; 0x01
    9f80:	80 93 54 26 	sts	0x2654, r24	; 0x802654 <g_usb_cdc_printStatusLines>
    9f84:	9f bf       	out	0x3f, r25	; 63
    9f86:	0f 90       	pop	r0
    9f88:	df 91       	pop	r29
    9f8a:	cf 91       	pop	r28
    9f8c:	08 95       	ret

00009f8e <usb_callback_suspend_action>:
    9f8e:	cf 93       	push	r28
    9f90:	df 93       	push	r29
    9f92:	1f 92       	push	r1
    9f94:	cd b7       	in	r28, 0x3d	; 61
    9f96:	de b7       	in	r29, 0x3e	; 62
    9f98:	8f b7       	in	r24, 0x3f	; 63
    9f9a:	89 83       	std	Y+1, r24	; 0x01
    9f9c:	f8 94       	cli
    9f9e:	89 81       	ldd	r24, Y+1	; 0x01
    9fa0:	93 e0       	ldi	r25, 0x03	; 3
    9fa2:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    9fa6:	8f bf       	out	0x3f, r24	; 63
    9fa8:	0f 90       	pop	r0
    9faa:	df 91       	pop	r29
    9fac:	cf 91       	pop	r28
    9fae:	08 95       	ret

00009fb0 <usb_callback_resume_action>:
    9fb0:	cf 93       	push	r28
    9fb2:	df 93       	push	r29
    9fb4:	1f 92       	push	r1
    9fb6:	cd b7       	in	r28, 0x3d	; 61
    9fb8:	de b7       	in	r29, 0x3e	; 62
    9fba:	8f b7       	in	r24, 0x3f	; 63
    9fbc:	89 83       	std	Y+1, r24	; 0x01
    9fbe:	f8 94       	cli
    9fc0:	89 81       	ldd	r24, Y+1	; 0x01
    9fc2:	92 e0       	ldi	r25, 0x02	; 2
    9fc4:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    9fc8:	8f bf       	out	0x3f, r24	; 63
    9fca:	0f 90       	pop	r0
    9fcc:	df 91       	pop	r29
    9fce:	cf 91       	pop	r28
    9fd0:	08 95       	ret

00009fd2 <usb_callback_remotewakeup_enable>:
    9fd2:	08 95       	ret

00009fd4 <usb_callback_remotewakeup_disable>:
    9fd4:	08 95       	ret

00009fd6 <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
	/* USB CDC feature for serial communication */

	g_usb_cdc_transfers_autorized = true;
    9fd6:	81 e0       	ldi	r24, 0x01	; 1
    9fd8:	80 93 52 26 	sts	0x2652, r24	; 0x802652 <g_usb_cdc_transfers_autorized>
	return true;
}
    9fdc:	08 95       	ret

00009fde <usb_callback_cdc_disable>:
	bool l_adc_enabled = g_adc_enabled;
	cpu_irq_restore(flags);

	if (l_adc_enabled != enable) {
		if (enable) {
			tc_init();
    9fde:	10 92 52 26 	sts	0x2652, r1	; 0x802652 <g_usb_cdc_transfers_autorized>
    9fe2:	08 95       	ret

00009fe4 <usb_callback_config>:
    9fe4:	08 95       	ret

00009fe6 <usb_callback_cdc_set_dtr>:
    9fe6:	08 95       	ret

00009fe8 <usb_callback_cdc_set_rts>:
    9fe8:	08 95       	ret

00009fea <usb_callback_rx_notify>:
    9fea:	81 e0       	ldi	r24, 0x01	; 1
    9fec:	80 93 53 26 	sts	0x2653, r24	; 0x802653 <g_usb_cdc_rx_received>
    9ff0:	08 95       	ret

00009ff2 <usb_callback_tx_empty_notify>:
    9ff2:	10 92 51 26 	sts	0x2651, r1	; 0x802651 <g_usb_cdc_access_blocked>
    9ff6:	08 95       	ret

00009ff8 <main>:
    9ff8:	2f 92       	push	r2
    9ffa:	3f 92       	push	r3
    9ffc:	4f 92       	push	r4
    9ffe:	5f 92       	push	r5
    a000:	6f 92       	push	r6
    a002:	7f 92       	push	r7
    a004:	8f 92       	push	r8
    a006:	9f 92       	push	r9
    a008:	af 92       	push	r10
    a00a:	bf 92       	push	r11
    a00c:	cf 92       	push	r12
    a00e:	df 92       	push	r13
    a010:	ef 92       	push	r14
    a012:	ff 92       	push	r15
    a014:	0f 93       	push	r16
    a016:	1f 93       	push	r17
    a018:	cf 93       	push	r28
    a01a:	df 93       	push	r29
    a01c:	cd b7       	in	r28, 0x3d	; 61
    a01e:	de b7       	in	r29, 0x3e	; 62
    a020:	c2 55       	subi	r28, 0x52	; 82
    a022:	d1 09       	sbc	r29, r1
    a024:	cd bf       	out	0x3d, r28	; 61
    a026:	de bf       	out	0x3e, r29	; 62
    a028:	ed b6       	in	r14, 0x3d	; 61
    a02a:	fe b6       	in	r15, 0x3e	; 62
    a02c:	eb aa       	std	Y+51, r14	; 0x33
    a02e:	fc aa       	std	Y+52, r15	; 0x34
    a030:	11 e0       	ldi	r17, 0x01	; 1
    a032:	10 93 50 26 	sts	0x2650, r17	; 0x802650 <g_workmode>
    a036:	e0 ea       	ldi	r30, 0xA0	; 160
    a038:	f0 e0       	ldi	r31, 0x00	; 0
    a03a:	87 e0       	ldi	r24, 0x07	; 7
    a03c:	82 83       	std	Z+2, r24	; 0x02
    a03e:	82 83       	std	Z+2, r24	; 0x02
    a040:	82 81       	ldd	r24, Z+2	; 0x02
    a042:	8f 77       	andi	r24, 0x7F	; 127
    a044:	82 83       	std	Z+2, r24	; 0x02
    a046:	11 82       	std	Z+1, r1	; 0x01
    a048:	8b d7       	rcall	.+3862   	; 0xaf60 <sysclk_init>
    a04a:	ed ea       	ldi	r30, 0xAD	; 173
    a04c:	f7 e2       	ldi	r31, 0x27	; 39
    a04e:	10 82       	st	Z, r1
    a050:	11 82       	std	Z+1, r1	; 0x01
    a052:	12 82       	std	Z+2, r1	; 0x02
    a054:	13 82       	std	Z+3, r1	; 0x03
    a056:	14 82       	std	Z+4, r1	; 0x04
    a058:	15 83       	std	Z+5, r17	; 0x05
    a05a:	0e 94 ee 19 	call	0x33dc	; 0x33dc <rtc_init>
    a05e:	87 ee       	ldi	r24, 0xE7	; 231
    a060:	98 e4       	ldi	r25, 0x48	; 72
    a062:	0e 94 e9 19 	call	0x33d2	; 0x33d2 <rtc_set_callback>
    a066:	62 e0       	ldi	r22, 0x02	; 2
    a068:	80 e0       	ldi	r24, 0x00	; 0
    a06a:	fb d7       	rcall	.+4086   	; 0xb062 <sysclk_enable_module>
    a06c:	e0 e8       	ldi	r30, 0x80	; 128
    a06e:	f1 e0       	ldi	r31, 0x01	; 1
    a070:	86 ec       	ldi	r24, 0xC6	; 198
    a072:	80 83       	st	Z, r24
    a074:	10 86       	std	Z+8, r1	; 0x08
    a076:	81 83       	std	Z+1, r24	; 0x01
    a078:	11 86       	std	Z+9, r1	; 0x09
    a07a:	82 83       	std	Z+2, r24	; 0x02
    a07c:	12 86       	std	Z+10, r1	; 0x0a
    a07e:	83 83       	std	Z+3, r24	; 0x03
    a080:	13 86       	std	Z+11, r1	; 0x0b
    a082:	88 ee       	ldi	r24, 0xE8	; 232
    a084:	84 83       	std	Z+4, r24	; 0x04
    a086:	14 86       	std	Z+12, r1	; 0x0c
    a088:	61 db       	rcall	.-2366   	; 0x974c <tc_init>
    a08a:	80 91 5d 20 	lds	r24, 0x205D	; 0x80205d <g_adc_enabled>
    a08e:	81 11       	cpse	r24, r1
    a090:	9c dd       	rcall	.-1224   	; 0x9bca <adc_init>
    a092:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_dac_enabled>
    a096:	81 11       	cpse	r24, r1
    a098:	b9 db       	rcall	.-2190   	; 0x980c <dac_init>
    a09a:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <twi_init>
    a09e:	0e 94 9d 32 	call	0x653a	; 0x653a <board_init>
    a0a2:	80 e0       	ldi	r24, 0x00	; 0
    a0a4:	0e 94 3b 18 	call	0x3076	; 0x3076 <nvm_init>
    a0a8:	78 94       	sei
    a0aa:	93 db       	rcall	.-2266   	; 0x97d2 <tc_start>
    a0ac:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_dac_enabled>
    a0b0:	81 11       	cpse	r24, r1
    a0b2:	75 dc       	rcall	.-1814   	; 0x999e <dac_start>
    a0b4:	80 91 5d 20 	lds	r24, 0x205D	; 0x80205d <g_adc_enabled>
    a0b8:	88 23       	and	r24, r24
    a0ba:	41 f0       	breq	.+16     	; 0xa0cc <main+0xd4>
    a0bc:	80 e0       	ldi	r24, 0x00	; 0
    a0be:	92 e0       	ldi	r25, 0x02	; 2
    a0c0:	0e 94 fe 32 	call	0x65fc	; 0x65fc <adc_enable>
    a0c4:	80 e4       	ldi	r24, 0x40	; 64
    a0c6:	92 e0       	ldi	r25, 0x02	; 2
    a0c8:	0e 94 fe 32 	call	0x65fc	; 0x65fc <adc_enable>
    a0cc:	0e 94 81 60 	call	0xc102	; 0xc102 <stdio_usb_init>
    a0d0:	80 91 55 26 	lds	r24, 0x2655	; 0x802655 <g_usb_cdc_stdout_enabled>
    a0d4:	81 11       	cpse	r24, r1
    a0d6:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <stdio_usb_enable>
    a0da:	61 ea       	ldi	r22, 0xA1	; 161
    a0dc:	75 e2       	ldi	r23, 0x25	; 37
    a0de:	86 e2       	ldi	r24, 0x26	; 38
    a0e0:	90 e0       	ldi	r25, 0x00	; 0
    a0e2:	6a d8       	rcall	.-3884   	; 0x91b8 <__portable_avr_delay_cycles>
    a0e4:	88 e2       	ldi	r24, 0x28	; 40
    a0e6:	90 e3       	ldi	r25, 0x30	; 48
    a0e8:	9f 93       	push	r25
    a0ea:	8f 93       	push	r24
    a0ec:	1f 92       	push	r1
    a0ee:	80 e4       	ldi	r24, 0x40	; 64
    a0f0:	8f 93       	push	r24
    a0f2:	8b e2       	ldi	r24, 0x2B	; 43
    a0f4:	95 e2       	ldi	r25, 0x25	; 37
    a0f6:	9f 93       	push	r25
    a0f8:	8f 93       	push	r24
    a0fa:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a0fe:	81 34       	cpi	r24, 0x41	; 65
    a100:	91 05       	cpc	r25, r1
    a102:	10 f0       	brcs	.+4      	; 0xa108 <main+0x110>
    a104:	80 e4       	ldi	r24, 0x40	; 64
    a106:	90 e0       	ldi	r25, 0x00	; 0
    a108:	40 e0       	ldi	r20, 0x00	; 0
    a10a:	68 2f       	mov	r22, r24
    a10c:	8b e2       	ldi	r24, 0x2B	; 43
    a10e:	95 e2       	ldi	r25, 0x25	; 37
    a110:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a114:	1f 92       	push	r1
    a116:	8c e0       	ldi	r24, 0x0C	; 12
    a118:	8f 93       	push	r24
    a11a:	82 e0       	ldi	r24, 0x02	; 2
    a11c:	90 e3       	ldi	r25, 0x30	; 48
    a11e:	9f 93       	push	r25
    a120:	8f 93       	push	r24
    a122:	1f 92       	push	r1
    a124:	80 e4       	ldi	r24, 0x40	; 64
    a126:	8f 93       	push	r24
    a128:	8b e2       	ldi	r24, 0x2B	; 43
    a12a:	95 e2       	ldi	r25, 0x25	; 37
    a12c:	9f 93       	push	r25
    a12e:	8f 93       	push	r24
    a130:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a134:	81 34       	cpi	r24, 0x41	; 65
    a136:	91 05       	cpc	r25, r1
    a138:	10 f0       	brcs	.+4      	; 0xa13e <main+0x146>
    a13a:	80 e4       	ldi	r24, 0x40	; 64
    a13c:	90 e0       	ldi	r25, 0x00	; 0
    a13e:	40 e0       	ldi	r20, 0x00	; 0
    a140:	68 2f       	mov	r22, r24
    a142:	8b e2       	ldi	r24, 0x2B	; 43
    a144:	95 e2       	ldi	r25, 0x25	; 37
    a146:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a14a:	80 ee       	ldi	r24, 0xE0	; 224
    a14c:	9f e2       	ldi	r25, 0x2F	; 47
    a14e:	9f 93       	push	r25
    a150:	8f 93       	push	r24
    a152:	1f 92       	push	r1
    a154:	80 e4       	ldi	r24, 0x40	; 64
    a156:	8f 93       	push	r24
    a158:	8b e2       	ldi	r24, 0x2B	; 43
    a15a:	95 e2       	ldi	r25, 0x25	; 37
    a15c:	9f 93       	push	r25
    a15e:	8f 93       	push	r24
    a160:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a164:	81 34       	cpi	r24, 0x41	; 65
    a166:	91 05       	cpc	r25, r1
    a168:	10 f0       	brcs	.+4      	; 0xa16e <main+0x176>
    a16a:	80 e4       	ldi	r24, 0x40	; 64
    a16c:	90 e0       	ldi	r25, 0x00	; 0
    a16e:	40 e0       	ldi	r20, 0x00	; 0
    a170:	68 2f       	mov	r22, r24
    a172:	8b e2       	ldi	r24, 0x2B	; 43
    a174:	95 e2       	ldi	r25, 0x25	; 37
    a176:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a17a:	8c eb       	ldi	r24, 0xBC	; 188
    a17c:	9f e2       	ldi	r25, 0x2F	; 47
    a17e:	9f 93       	push	r25
    a180:	8f 93       	push	r24
    a182:	1f 92       	push	r1
    a184:	80 e4       	ldi	r24, 0x40	; 64
    a186:	8f 93       	push	r24
    a188:	8b e2       	ldi	r24, 0x2B	; 43
    a18a:	95 e2       	ldi	r25, 0x25	; 37
    a18c:	9f 93       	push	r25
    a18e:	8f 93       	push	r24
    a190:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a194:	81 34       	cpi	r24, 0x41	; 65
    a196:	91 05       	cpc	r25, r1
    a198:	10 f0       	brcs	.+4      	; 0xa19e <main+0x1a6>
    a19a:	80 e4       	ldi	r24, 0x40	; 64
    a19c:	90 e0       	ldi	r25, 0x00	; 0
    a19e:	40 e0       	ldi	r20, 0x00	; 0
    a1a0:	68 2f       	mov	r22, r24
    a1a2:	8b e2       	ldi	r24, 0x2B	; 43
    a1a4:	95 e2       	ldi	r25, 0x25	; 37
    a1a6:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a1aa:	0e 94 76 1f 	call	0x3eec	; 0x3eec <twi_start>
    a1ae:	0e 94 d2 1a 	call	0x35a4	; 0x35a4 <printHelp>
    a1b2:	8f b7       	in	r24, 0x3f	; 63
    a1b4:	88 87       	std	Y+8, r24	; 0x08
    a1b6:	f8 94       	cli
    a1b8:	88 85       	ldd	r24, Y+8	; 0x08
    a1ba:	92 e0       	ldi	r25, 0x02	; 2
    a1bc:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a1c0:	8f bf       	out	0x3f, r24	; 63
    a1c2:	0d b7       	in	r16, 0x3d	; 61
    a1c4:	1e b7       	in	r17, 0x3e	; 62
    a1c6:	06 5e       	subi	r16, 0xE6	; 230
    a1c8:	1f 4f       	sbci	r17, 0xFF	; 255
    a1ca:	0d bf       	out	0x3d, r16	; 61
    a1cc:	1e bf       	out	0x3e, r17	; 62
    a1ce:	0f 2e       	mov	r0, r31
    a1d0:	fb e2       	ldi	r31, 0x2B	; 43
    a1d2:	2f 2e       	mov	r2, r31
    a1d4:	f5 e2       	ldi	r31, 0x25	; 37
    a1d6:	3f 2e       	mov	r3, r31
    a1d8:	f0 2d       	mov	r31, r0
    a1da:	8f b7       	in	r24, 0x3f	; 63
    a1dc:	8e 83       	std	Y+6, r24	; 0x06
    a1de:	f8 94       	cli
    a1e0:	9e 81       	ldd	r25, Y+6	; 0x06
    a1e2:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_workmode>
    a1e6:	9f bf       	out	0x3f, r25	; 63
    a1e8:	82 30       	cpi	r24, 0x02	; 2
    a1ea:	09 f0       	breq	.+2      	; 0xa1ee <main+0x1f6>
    a1ec:	4d c6       	rjmp	.+3226   	; 0xae88 <main+0xe90>
    a1ee:	0e 94 d8 19 	call	0x33b0	; 0x33b0 <rtc_get_time>
    a1f2:	2b 01       	movw	r4, r22
    a1f4:	3c 01       	movw	r6, r24
    a1f6:	a8 d9       	rcall	.-3248   	; 0x9548 <task_dac>
    a1f8:	80 91 a1 24 	lds	r24, 0x24A1	; 0x8024a1 <adc_last.7621>
    a1fc:	90 91 a2 24 	lds	r25, 0x24A2	; 0x8024a2 <adc_last.7621+0x1>
    a200:	a0 91 a3 24 	lds	r26, 0x24A3	; 0x8024a3 <adc_last.7621+0x2>
    a204:	b0 91 a4 24 	lds	r27, 0x24A4	; 0x8024a4 <adc_last.7621+0x3>
    a208:	b3 01       	movw	r22, r6
    a20a:	a2 01       	movw	r20, r4
    a20c:	48 1b       	sub	r20, r24
    a20e:	59 0b       	sbc	r21, r25
    a210:	6a 0b       	sbc	r22, r26
    a212:	7b 0b       	sbc	r23, r27
    a214:	41 15       	cp	r20, r1
    a216:	52 40       	sbci	r21, 0x02	; 2
    a218:	61 05       	cpc	r22, r1
    a21a:	71 05       	cpc	r23, r1
    a21c:	30 f4       	brcc	.+12     	; 0xa22a <main+0x232>
    a21e:	48 16       	cp	r4, r24
    a220:	59 06       	cpc	r5, r25
    a222:	6a 06       	cpc	r6, r26
    a224:	7b 06       	cpc	r7, r27
    a226:	08 f0       	brcs	.+2      	; 0xa22a <main+0x232>
    a228:	10 c1       	rjmp	.+544    	; 0xa44a <main+0x452>
    a22a:	40 92 a1 24 	sts	0x24A1, r4	; 0x8024a1 <adc_last.7621>
    a22e:	50 92 a2 24 	sts	0x24A2, r5	; 0x8024a2 <adc_last.7621+0x1>
    a232:	60 92 a3 24 	sts	0x24A3, r6	; 0x8024a3 <adc_last.7621+0x2>
    a236:	70 92 a4 24 	sts	0x24A4, r7	; 0x8024a4 <adc_last.7621+0x3>
    a23a:	8f b7       	in	r24, 0x3f	; 63
    a23c:	8a 83       	std	Y+2, r24	; 0x02
    a23e:	f8 94       	cli
    a240:	6a 81       	ldd	r22, Y+2	; 0x02
    a242:	20 91 bb 25 	lds	r18, 0x25BB	; 0x8025bb <g_adc_vctcxo_cur>
    a246:	30 91 bc 25 	lds	r19, 0x25BC	; 0x8025bc <g_adc_vctcxo_cur+0x1>
    a24a:	40 91 bd 25 	lds	r20, 0x25BD	; 0x8025bd <g_adc_vctcxo_cur+0x2>
    a24e:	50 91 be 25 	lds	r21, 0x25BE	; 0x8025be <g_adc_vctcxo_cur+0x3>
    a252:	e0 90 b1 25 	lds	r14, 0x25B1	; 0x8025b1 <g_adc_5v0_cur>
    a256:	f0 90 b2 25 	lds	r15, 0x25B2	; 0x8025b2 <g_adc_5v0_cur+0x1>
    a25a:	00 91 b3 25 	lds	r16, 0x25B3	; 0x8025b3 <g_adc_5v0_cur+0x2>
    a25e:	10 91 b4 25 	lds	r17, 0x25B4	; 0x8025b4 <g_adc_5v0_cur+0x3>
    a262:	e9 86       	std	Y+9, r14	; 0x09
    a264:	fa 86       	std	Y+10, r15	; 0x0a
    a266:	0b 87       	std	Y+11, r16	; 0x0b
    a268:	1c 87       	std	Y+12, r17	; 0x0c
    a26a:	80 90 a7 25 	lds	r8, 0x25A7	; 0x8025a7 <g_adc_vbat_cur>
    a26e:	90 90 a8 25 	lds	r9, 0x25A8	; 0x8025a8 <g_adc_vbat_cur+0x1>
    a272:	a0 90 a9 25 	lds	r10, 0x25A9	; 0x8025a9 <g_adc_vbat_cur+0x2>
    a276:	b0 90 aa 25 	lds	r11, 0x25AA	; 0x8025aa <g_adc_vbat_cur+0x3>
    a27a:	c0 90 9d 25 	lds	r12, 0x259D	; 0x80259d <g_adc_io_adc4_cur>
    a27e:	d0 90 9e 25 	lds	r13, 0x259E	; 0x80259e <g_adc_io_adc4_cur+0x1>
    a282:	e0 90 9f 25 	lds	r14, 0x259F	; 0x80259f <g_adc_io_adc4_cur+0x2>
    a286:	f0 90 a0 25 	lds	r15, 0x25A0	; 0x8025a0 <g_adc_io_adc4_cur+0x3>
    a28a:	80 91 93 25 	lds	r24, 0x2593	; 0x802593 <g_adc_io_adc5_cur>
    a28e:	90 91 94 25 	lds	r25, 0x2594	; 0x802594 <g_adc_io_adc5_cur+0x1>
    a292:	a0 91 95 25 	lds	r26, 0x2595	; 0x802595 <g_adc_io_adc5_cur+0x2>
    a296:	b0 91 96 25 	lds	r27, 0x2596	; 0x802596 <g_adc_io_adc5_cur+0x3>
    a29a:	8d 87       	std	Y+13, r24	; 0x0d
    a29c:	9e 87       	std	Y+14, r25	; 0x0e
    a29e:	af 87       	std	Y+15, r26	; 0x0f
    a2a0:	b8 8b       	std	Y+16, r27	; 0x10
    a2a2:	80 91 89 25 	lds	r24, 0x2589	; 0x802589 <g_adc_silence_cur>
    a2a6:	90 91 8a 25 	lds	r25, 0x258A	; 0x80258a <g_adc_silence_cur+0x1>
    a2aa:	a0 91 8b 25 	lds	r26, 0x258B	; 0x80258b <g_adc_silence_cur+0x2>
    a2ae:	b0 91 8c 25 	lds	r27, 0x258C	; 0x80258c <g_adc_silence_cur+0x3>
    a2b2:	89 8b       	std	Y+17, r24	; 0x11
    a2b4:	9a 8b       	std	Y+18, r25	; 0x12
    a2b6:	ab 8b       	std	Y+19, r26	; 0x13
    a2b8:	bc 8b       	std	Y+20, r27	; 0x14
    a2ba:	80 91 7f 25 	lds	r24, 0x257F	; 0x80257f <g_adc_temp_cur>
    a2be:	90 91 80 25 	lds	r25, 0x2580	; 0x802580 <g_adc_temp_cur+0x1>
    a2c2:	a0 91 81 25 	lds	r26, 0x2581	; 0x802581 <g_adc_temp_cur+0x2>
    a2c6:	b0 91 82 25 	lds	r27, 0x2582	; 0x802582 <g_adc_temp_cur+0x3>
    a2ca:	8d 8b       	std	Y+21, r24	; 0x15
    a2cc:	9e 8b       	std	Y+22, r25	; 0x16
    a2ce:	af 8b       	std	Y+23, r26	; 0x17
    a2d0:	b8 8f       	std	Y+24, r27	; 0x18
    a2d2:	6f bf       	out	0x3f, r22	; 63
    a2d4:	8f b7       	in	r24, 0x3f	; 63
    a2d6:	89 83       	std	Y+1, r24	; 0x01
    a2d8:	f8 94       	cli
    a2da:	19 81       	ldd	r17, Y+1	; 0x01
    a2dc:	a8 eb       	ldi	r26, 0xB8	; 184
    a2de:	bb e0       	ldi	r27, 0x0B	; 11
    a2e0:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a2e4:	05 2e       	mov	r0, r21
    a2e6:	54 e1       	ldi	r21, 0x14	; 20
    a2e8:	96 95       	lsr	r25
    a2ea:	87 95       	ror	r24
    a2ec:	77 95       	ror	r23
    a2ee:	67 95       	ror	r22
    a2f0:	5a 95       	dec	r21
    a2f2:	d1 f7       	brne	.-12     	; 0xa2e8 <main+0x2f0>
    a2f4:	50 2d       	mov	r21, r0
    a2f6:	0e 94 c4 63 	call	0xc788	; 0xc788 <__floatunsisf>
    a2fa:	20 e0       	ldi	r18, 0x00	; 0
    a2fc:	30 e0       	ldi	r19, 0x00	; 0
    a2fe:	4c e3       	ldi	r20, 0x3C	; 60
    a300:	52 e4       	ldi	r21, 0x42	; 66
    a302:	0e 94 bf 62 	call	0xc57e	; 0xc57e <__subsf3>
    a306:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    a30a:	60 93 77 25 	sts	0x2577, r22	; 0x802577 <g_adc_vctcxo_volt_1000>
    a30e:	70 93 78 25 	sts	0x2578, r23	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
    a312:	a8 eb       	ldi	r26, 0xB8	; 184
    a314:	bb e0       	ldi	r27, 0x0B	; 11
    a316:	29 85       	ldd	r18, Y+9	; 0x09
    a318:	3a 85       	ldd	r19, Y+10	; 0x0a
    a31a:	4b 85       	ldd	r20, Y+11	; 0x0b
    a31c:	5c 85       	ldd	r21, Y+12	; 0x0c
    a31e:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a322:	0e 94 c4 63 	call	0xc788	; 0xc788 <__floatunsisf>
    a326:	29 ed       	ldi	r18, 0xD9	; 217
    a328:	38 ed       	ldi	r19, 0xD8	; 216
    a32a:	4a e1       	ldi	r20, 0x1A	; 26
    a32c:	50 e4       	ldi	r21, 0x40	; 64
    a32e:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    a332:	20 e0       	ldi	r18, 0x00	; 0
    a334:	30 e0       	ldi	r19, 0x00	; 0
    a336:	40 e8       	ldi	r20, 0x80	; 128
    a338:	55 e3       	ldi	r21, 0x35	; 53
    a33a:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    a33e:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    a342:	60 93 75 25 	sts	0x2575, r22	; 0x802575 <g_adc_5v0_volt_1000>
    a346:	70 93 76 25 	sts	0x2576, r23	; 0x802576 <g_adc_5v0_volt_1000+0x1>
    a34a:	a8 eb       	ldi	r26, 0xB8	; 184
    a34c:	bb e0       	ldi	r27, 0x0B	; 11
    a34e:	a5 01       	movw	r20, r10
    a350:	94 01       	movw	r18, r8
    a352:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a356:	0e 94 c4 63 	call	0xc788	; 0xc788 <__floatunsisf>
    a35a:	23 ee       	ldi	r18, 0xE3	; 227
    a35c:	35 e4       	ldi	r19, 0x45	; 69
    a35e:	4b e1       	ldi	r20, 0x1B	; 27
    a360:	50 e4       	ldi	r21, 0x40	; 64
    a362:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    a366:	20 e0       	ldi	r18, 0x00	; 0
    a368:	30 e0       	ldi	r19, 0x00	; 0
    a36a:	40 e8       	ldi	r20, 0x80	; 128
    a36c:	55 e3       	ldi	r21, 0x35	; 53
    a36e:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    a372:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    a376:	60 93 73 25 	sts	0x2573, r22	; 0x802573 <g_adc_vbat_volt_1000>
    a37a:	70 93 74 25 	sts	0x2574, r23	; 0x802574 <g_adc_vbat_volt_1000+0x1>
    a37e:	a8 eb       	ldi	r26, 0xB8	; 184
    a380:	bb e0       	ldi	r27, 0x0B	; 11
    a382:	a7 01       	movw	r20, r14
    a384:	96 01       	movw	r18, r12
    a386:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a38a:	dc 01       	movw	r26, r24
    a38c:	cb 01       	movw	r24, r22
    a38e:	07 2e       	mov	r0, r23
    a390:	74 e1       	ldi	r23, 0x14	; 20
    a392:	b6 95       	lsr	r27
    a394:	a7 95       	ror	r26
    a396:	97 95       	ror	r25
    a398:	87 95       	ror	r24
    a39a:	7a 95       	dec	r23
    a39c:	d1 f7       	brne	.-12     	; 0xa392 <main+0x39a>
    a39e:	70 2d       	mov	r23, r0
    a3a0:	80 93 71 25 	sts	0x2571, r24	; 0x802571 <g_adc_io_adc4_volt_1000>
    a3a4:	90 93 72 25 	sts	0x2572, r25	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
    a3a8:	a8 eb       	ldi	r26, 0xB8	; 184
    a3aa:	bb e0       	ldi	r27, 0x0B	; 11
    a3ac:	2d 85       	ldd	r18, Y+13	; 0x0d
    a3ae:	3e 85       	ldd	r19, Y+14	; 0x0e
    a3b0:	4f 85       	ldd	r20, Y+15	; 0x0f
    a3b2:	58 89       	ldd	r21, Y+16	; 0x10
    a3b4:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a3b8:	dc 01       	movw	r26, r24
    a3ba:	cb 01       	movw	r24, r22
    a3bc:	07 2e       	mov	r0, r23
    a3be:	74 e1       	ldi	r23, 0x14	; 20
    a3c0:	b6 95       	lsr	r27
    a3c2:	a7 95       	ror	r26
    a3c4:	97 95       	ror	r25
    a3c6:	87 95       	ror	r24
    a3c8:	7a 95       	dec	r23
    a3ca:	d1 f7       	brne	.-12     	; 0xa3c0 <main+0x3c8>
    a3cc:	70 2d       	mov	r23, r0
    a3ce:	80 93 6f 25 	sts	0x256F, r24	; 0x80256f <g_adc_io_adc5_volt_1000>
    a3d2:	90 93 70 25 	sts	0x2570, r25	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
    a3d6:	a8 eb       	ldi	r26, 0xB8	; 184
    a3d8:	bb e0       	ldi	r27, 0x0B	; 11
    a3da:	29 89       	ldd	r18, Y+17	; 0x11
    a3dc:	3a 89       	ldd	r19, Y+18	; 0x12
    a3de:	4b 89       	ldd	r20, Y+19	; 0x13
    a3e0:	5c 89       	ldd	r21, Y+20	; 0x14
    a3e2:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a3e6:	dc 01       	movw	r26, r24
    a3e8:	cb 01       	movw	r24, r22
    a3ea:	07 2e       	mov	r0, r23
    a3ec:	74 e1       	ldi	r23, 0x14	; 20
    a3ee:	b6 95       	lsr	r27
    a3f0:	a7 95       	ror	r26
    a3f2:	97 95       	ror	r25
    a3f4:	87 95       	ror	r24
    a3f6:	7a 95       	dec	r23
    a3f8:	d1 f7       	brne	.-12     	; 0xa3ee <main+0x3f6>
    a3fa:	70 2d       	mov	r23, r0
    a3fc:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_adc_silence_volt_1000>
    a400:	90 93 6e 25 	sts	0x256E, r25	; 0x80256e <g_adc_silence_volt_1000+0x1>
    a404:	a4 e6       	ldi	r26, 0x64	; 100
    a406:	b0 e0       	ldi	r27, 0x00	; 0
    a408:	2d 89       	ldd	r18, Y+21	; 0x15
    a40a:	3e 89       	ldd	r19, Y+22	; 0x16
    a40c:	4f 89       	ldd	r20, Y+23	; 0x17
    a40e:	58 8d       	ldd	r21, Y+24	; 0x18
    a410:	0e 94 51 61 	call	0xc2a2	; 0xc2a2 <__muluhisi3>
    a414:	0e 94 c4 63 	call	0xc788	; 0xc788 <__floatunsisf>
    a418:	2d ec       	ldi	r18, 0xCD	; 205
    a41a:	3c e4       	ldi	r19, 0x4C	; 76
    a41c:	4d e1       	ldi	r20, 0x1D	; 29
    a41e:	54 e4       	ldi	r21, 0x44	; 68
    a420:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    a424:	20 e0       	ldi	r18, 0x00	; 0
    a426:	30 e0       	ldi	r19, 0x00	; 0
    a428:	40 e8       	ldi	r20, 0x80	; 128
    a42a:	55 e3       	ldi	r21, 0x35	; 53
    a42c:	0e 94 b3 64 	call	0xc966	; 0xc966 <__mulsf3>
    a430:	20 e0       	ldi	r18, 0x00	; 0
    a432:	36 e6       	ldi	r19, 0x66	; 102
    a434:	45 ed       	ldi	r20, 0xD5	; 213
    a436:	56 e4       	ldi	r21, 0x46	; 70
    a438:	0e 94 bf 62 	call	0xc57e	; 0xc57e <__subsf3>
    a43c:	0e 94 93 63 	call	0xc726	; 0xc726 <__fixsfsi>
    a440:	60 93 6b 25 	sts	0x256B, r22	; 0x80256b <g_adc_temp_deg_100>
    a444:	70 93 6c 25 	sts	0x256C, r23	; 0x80256c <g_adc_temp_deg_100+0x1>
    a448:	1f bf       	out	0x3f, r17	; 63
    a44a:	c3 01       	movw	r24, r6
    a44c:	b2 01       	movw	r22, r4
    a44e:	0e 94 6d 26 	call	0x4cda	; 0x4cda <task_twi1_onboard>
    a452:	c3 01       	movw	r24, r6
    a454:	b2 01       	movw	r22, r4
    a456:	0e 94 bd 2b 	call	0x577a	; 0x577a <task_twi2_lcd>
    a45a:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <g_usb_cdc_transfers_autorized>
    a45e:	88 23       	and	r24, r24
    a460:	09 f4       	brne	.+2      	; 0xa464 <main+0x46c>
    a462:	12 c5       	rjmp	.+2596   	; 0xae88 <main+0xe90>
    a464:	8f b7       	in	r24, 0x3f	; 63
    a466:	8d 83       	std	Y+5, r24	; 0x05
    a468:	f8 94       	cli
    a46a:	9d 81       	ldd	r25, Y+5	; 0x05
    a46c:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <g_usb_cdc_rx_received>
    a470:	b0 90 54 26 	lds	r11, 0x2654	; 0x802654 <g_usb_cdc_printStatusLines>
    a474:	9f bf       	out	0x3f, r25	; 63
    a476:	88 23       	and	r24, r24
    a478:	51 f1       	breq	.+84     	; 0xa4ce <main+0x4d6>
    a47a:	0e 94 40 5a 	call	0xb480	; 0xb480 <udi_cdc_get_nb_received_data>
    a47e:	8c 01       	movw	r16, r24
    a480:	00 97       	sbiw	r24, 0x00	; 0
    a482:	f1 f0       	breq	.+60     	; 0xa4c0 <main+0x4c8>
    a484:	cd b6       	in	r12, 0x3d	; 61
    a486:	de b6       	in	r13, 0x3e	; 62
    a488:	ad b7       	in	r26, 0x3d	; 61
    a48a:	be b7       	in	r27, 0x3e	; 62
    a48c:	a8 1b       	sub	r26, r24
    a48e:	b9 0b       	sbc	r27, r25
    a490:	ad bf       	out	0x3d, r26	; 61
    a492:	be bf       	out	0x3e, r27	; 62
    a494:	ed b7       	in	r30, 0x3d	; 61
    a496:	fe b7       	in	r31, 0x3e	; 62
    a498:	31 96       	adiw	r30, 0x01	; 1
    a49a:	7f 01       	movw	r14, r30
    a49c:	bc 01       	movw	r22, r24
    a49e:	cf 01       	movw	r24, r30
    a4a0:	0e 94 55 5b 	call	0xb6aa	; 0xb6aa <udi_cdc_read_no_polling>
    a4a4:	b1 10       	cpse	r11, r1
    a4a6:	05 c0       	rjmp	.+10     	; 0xa4b2 <main+0x4ba>
    a4a8:	41 e0       	ldi	r20, 0x01	; 1
    a4aa:	60 2f       	mov	r22, r16
    a4ac:	c7 01       	movw	r24, r14
    a4ae:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a4b2:	b8 01       	movw	r22, r16
    a4b4:	c7 01       	movw	r24, r14
    a4b6:	0e 94 87 1b 	call	0x370e	; 0x370e <interpreter_doProcess>
    a4ba:	e2 d7       	rcall	.+4036   	; 0xb480 <udi_cdc_get_nb_received_data>
    a4bc:	cd be       	out	0x3d, r12	; 61
    a4be:	de be       	out	0x3e, r13	; 62
    a4c0:	8f b7       	in	r24, 0x3f	; 63
    a4c2:	8c 83       	std	Y+4, r24	; 0x04
    a4c4:	f8 94       	cli
    a4c6:	8c 81       	ldd	r24, Y+4	; 0x04
    a4c8:	10 92 53 26 	sts	0x2653, r1	; 0x802653 <g_usb_cdc_rx_received>
    a4cc:	8f bf       	out	0x3f, r24	; 63
    a4ce:	80 91 54 26 	lds	r24, 0x2654	; 0x802654 <g_usb_cdc_printStatusLines>
    a4d2:	88 23       	and	r24, r24
    a4d4:	09 f4       	brne	.+2      	; 0xa4d8 <main+0x4e0>
    a4d6:	d8 c4       	rjmp	.+2480   	; 0xae88 <main+0xe90>
    a4d8:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <usb_last.7667>
    a4dc:	90 91 9e 24 	lds	r25, 0x249E	; 0x80249e <usb_last.7667+0x1>
    a4e0:	a0 91 9f 24 	lds	r26, 0x249F	; 0x80249f <usb_last.7667+0x2>
    a4e4:	b0 91 a0 24 	lds	r27, 0x24A0	; 0x8024a0 <usb_last.7667+0x3>
    a4e8:	b3 01       	movw	r22, r6
    a4ea:	a2 01       	movw	r20, r4
    a4ec:	48 1b       	sub	r20, r24
    a4ee:	59 0b       	sbc	r21, r25
    a4f0:	6a 0b       	sbc	r22, r26
    a4f2:	7b 0b       	sbc	r23, r27
    a4f4:	41 15       	cp	r20, r1
    a4f6:	52 40       	sbci	r21, 0x02	; 2
    a4f8:	61 05       	cpc	r22, r1
    a4fa:	71 05       	cpc	r23, r1
    a4fc:	30 f4       	brcc	.+12     	; 0xa50a <main+0x512>
    a4fe:	48 16       	cp	r4, r24
    a500:	59 06       	cpc	r5, r25
    a502:	6a 06       	cpc	r6, r26
    a504:	7b 06       	cpc	r7, r27
    a506:	08 f0       	brcs	.+2      	; 0xa50a <main+0x512>
    a508:	bf c4       	rjmp	.+2430   	; 0xae88 <main+0xe90>
    a50a:	8f b7       	in	r24, 0x3f	; 63
    a50c:	8b 83       	std	Y+3, r24	; 0x03
    a50e:	f8 94       	cli
    a510:	6b 81       	ldd	r22, Y+3	; 0x03
    a512:	e0 90 77 25 	lds	r14, 0x2577	; 0x802577 <g_adc_vctcxo_volt_1000>
    a516:	62 96       	adiw	r28, 0x12	; 18
    a518:	ef ae       	std	Y+63, r14	; 0x3f
    a51a:	62 97       	sbiw	r28, 0x12	; 18
    a51c:	f0 90 78 25 	lds	r15, 0x2578	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
    a520:	63 96       	adiw	r28, 0x13	; 19
    a522:	ff ae       	std	Y+63, r15	; 0x3f
    a524:	63 97       	sbiw	r28, 0x13	; 19
    a526:	20 91 75 25 	lds	r18, 0x2575	; 0x802575 <g_adc_5v0_volt_1000>
    a52a:	30 91 76 25 	lds	r19, 0x2576	; 0x802576 <g_adc_5v0_volt_1000+0x1>
    a52e:	40 91 73 25 	lds	r20, 0x2573	; 0x802573 <g_adc_vbat_volt_1000>
    a532:	50 91 74 25 	lds	r21, 0x2574	; 0x802574 <g_adc_vbat_volt_1000+0x1>
    a536:	00 91 71 25 	lds	r16, 0x2571	; 0x802571 <g_adc_io_adc4_volt_1000>
    a53a:	0d ab       	std	Y+53, r16	; 0x35
    a53c:	10 91 72 25 	lds	r17, 0x2572	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
    a540:	1e ab       	std	Y+54, r17	; 0x36
    a542:	e0 90 6f 25 	lds	r14, 0x256F	; 0x80256f <g_adc_io_adc5_volt_1000>
    a546:	e9 ae       	std	Y+57, r14	; 0x39
    a548:	f0 90 70 25 	lds	r15, 0x2570	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
    a54c:	fa ae       	std	Y+58, r15	; 0x3a
    a54e:	00 91 6d 25 	lds	r16, 0x256D	; 0x80256d <g_adc_silence_volt_1000>
    a552:	0b af       	std	Y+59, r16	; 0x3b
    a554:	10 91 6e 25 	lds	r17, 0x256E	; 0x80256e <g_adc_silence_volt_1000+0x1>
    a558:	1c af       	std	Y+60, r17	; 0x3c
    a55a:	00 91 6b 25 	lds	r16, 0x256B	; 0x80256b <g_adc_temp_deg_100>
    a55e:	10 91 6c 25 	lds	r17, 0x256C	; 0x80256c <g_adc_temp_deg_100+0x1>
    a562:	c0 90 f1 25 	lds	r12, 0x25F1	; 0x8025f1 <g_twi1_baro_temp_100>
    a566:	d0 90 f2 25 	lds	r13, 0x25F2	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    a56a:	e0 90 f3 25 	lds	r14, 0x25F3	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    a56e:	f0 90 f4 25 	lds	r15, 0x25F4	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
    a572:	80 90 ed 25 	lds	r8, 0x25ED	; 0x8025ed <g_twi1_baro_p_100>
    a576:	90 90 ee 25 	lds	r9, 0x25EE	; 0x8025ee <g_twi1_baro_p_100+0x1>
    a57a:	a0 90 ef 25 	lds	r10, 0x25EF	; 0x8025ef <g_twi1_baro_p_100+0x2>
    a57e:	b0 90 f0 25 	lds	r11, 0x25F0	; 0x8025f0 <g_twi1_baro_p_100+0x3>
    a582:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_twi1_hygro_T_100>
    a586:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
    a58a:	89 87       	std	Y+9, r24	; 0x09
    a58c:	9a 87       	std	Y+10, r25	; 0x0a
    a58e:	a0 91 e3 25 	lds	r26, 0x25E3	; 0x8025e3 <g_twi1_hygro_RH_100>
    a592:	b0 91 e4 25 	lds	r27, 0x25E4	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
    a596:	af ab       	std	Y+55, r26	; 0x37
    a598:	b8 af       	std	Y+56, r27	; 0x38
    a59a:	b0 91 42 26 	lds	r27, 0x2642	; 0x802642 <g_twi1_gyro_1_accel_x>
    a59e:	bd af       	std	Y+61, r27	; 0x3d
    a5a0:	e0 91 43 26 	lds	r30, 0x2643	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
    a5a4:	ee af       	std	Y+62, r30	; 0x3e
    a5a6:	f0 91 40 26 	lds	r31, 0x2640	; 0x802640 <g_twi1_gyro_1_accel_y>
    a5aa:	ff af       	std	Y+63, r31	; 0x3f
    a5ac:	70 91 41 26 	lds	r23, 0x2641	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
    a5b0:	21 96       	adiw	r28, 0x01	; 1
    a5b2:	7f af       	std	Y+63, r23	; 0x3f
    a5b4:	21 97       	sbiw	r28, 0x01	; 1
    a5b6:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_twi1_gyro_1_accel_z>
    a5ba:	22 96       	adiw	r28, 0x02	; 2
    a5bc:	8f af       	std	Y+63, r24	; 0x3f
    a5be:	22 97       	sbiw	r28, 0x02	; 2
    a5c0:	90 91 3f 26 	lds	r25, 0x263F	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
    a5c4:	23 96       	adiw	r28, 0x03	; 3
    a5c6:	9f af       	std	Y+63, r25	; 0x3f
    a5c8:	23 97       	sbiw	r28, 0x03	; 3
    a5ca:	a0 91 3c 26 	lds	r26, 0x263C	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    a5ce:	b0 91 3d 26 	lds	r27, 0x263D	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
    a5d2:	ad 87       	std	Y+13, r26	; 0x0d
    a5d4:	be 87       	std	Y+14, r27	; 0x0e
    a5d6:	e0 91 3a 26 	lds	r30, 0x263A	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    a5da:	f0 91 3b 26 	lds	r31, 0x263B	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
    a5de:	e9 8b       	std	Y+17, r30	; 0x11
    a5e0:	fa 8b       	std	Y+18, r31	; 0x12
    a5e2:	80 91 38 26 	lds	r24, 0x2638	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    a5e6:	90 91 39 26 	lds	r25, 0x2639	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
    a5ea:	8d 8b       	std	Y+21, r24	; 0x15
    a5ec:	9e 8b       	std	Y+22, r25	; 0x16
    a5ee:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <g_twi1_gyro_1_gyro_x>
    a5f2:	24 96       	adiw	r28, 0x04	; 4
    a5f4:	9f af       	std	Y+63, r25	; 0x3f
    a5f6:	24 97       	sbiw	r28, 0x04	; 4
    a5f8:	a0 91 37 26 	lds	r26, 0x2637	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
    a5fc:	25 96       	adiw	r28, 0x05	; 5
    a5fe:	af af       	std	Y+63, r26	; 0x3f
    a600:	25 97       	sbiw	r28, 0x05	; 5
    a602:	b0 91 34 26 	lds	r27, 0x2634	; 0x802634 <g_twi1_gyro_1_gyro_y>
    a606:	26 96       	adiw	r28, 0x06	; 6
    a608:	bf af       	std	Y+63, r27	; 0x3f
    a60a:	26 97       	sbiw	r28, 0x06	; 6
    a60c:	e0 91 35 26 	lds	r30, 0x2635	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
    a610:	27 96       	adiw	r28, 0x07	; 7
    a612:	ef af       	std	Y+63, r30	; 0x3f
    a614:	27 97       	sbiw	r28, 0x07	; 7
    a616:	f0 91 32 26 	lds	r31, 0x2632	; 0x802632 <g_twi1_gyro_1_gyro_z>
    a61a:	28 96       	adiw	r28, 0x08	; 8
    a61c:	ff af       	std	Y+63, r31	; 0x3f
    a61e:	28 97       	sbiw	r28, 0x08	; 8
    a620:	70 91 33 26 	lds	r23, 0x2633	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>
    a624:	29 96       	adiw	r28, 0x09	; 9
    a626:	7f af       	std	Y+63, r23	; 0x3f
    a628:	29 97       	sbiw	r28, 0x09	; 9
    a62a:	80 91 2e 26 	lds	r24, 0x262E	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    a62e:	90 91 2f 26 	lds	r25, 0x262F	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    a632:	a0 91 30 26 	lds	r26, 0x2630	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    a636:	b0 91 31 26 	lds	r27, 0x2631	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    a63a:	89 8f       	std	Y+25, r24	; 0x19
    a63c:	9a 8f       	std	Y+26, r25	; 0x1a
    a63e:	ab 8f       	std	Y+27, r26	; 0x1b
    a640:	bc 8f       	std	Y+28, r27	; 0x1c
    a642:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    a646:	90 91 2b 26 	lds	r25, 0x262B	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    a64a:	a0 91 2c 26 	lds	r26, 0x262C	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    a64e:	b0 91 2d 26 	lds	r27, 0x262D	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
    a652:	8d 8f       	std	Y+29, r24	; 0x1d
    a654:	9e 8f       	std	Y+30, r25	; 0x1e
    a656:	af 8f       	std	Y+31, r26	; 0x1f
    a658:	b8 a3       	std	Y+32, r27	; 0x20
    a65a:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    a65e:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    a662:	a0 91 28 26 	lds	r26, 0x2628	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    a666:	b0 91 29 26 	lds	r27, 0x2629	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    a66a:	89 a3       	std	Y+33, r24	; 0x21
    a66c:	9a a3       	std	Y+34, r25	; 0x22
    a66e:	ab a3       	std	Y+35, r26	; 0x23
    a670:	bc a3       	std	Y+36, r27	; 0x24
    a672:	90 91 48 26 	lds	r25, 0x2648	; 0x802648 <g_twi1_gyro_1_temp>
    a676:	2a 96       	adiw	r28, 0x0a	; 10
    a678:	9f af       	std	Y+63, r25	; 0x3f
    a67a:	2a 97       	sbiw	r28, 0x0a	; 10
    a67c:	a0 91 49 26 	lds	r26, 0x2649	; 0x802649 <g_twi1_gyro_1_temp+0x1>
    a680:	2b 96       	adiw	r28, 0x0b	; 11
    a682:	af af       	std	Y+63, r26	; 0x3f
    a684:	2b 97       	sbiw	r28, 0x0b	; 11
    a686:	e0 91 44 26 	lds	r30, 0x2644	; 0x802644 <g_twi1_gyro_1_temp_deg_100>
    a68a:	f0 91 45 26 	lds	r31, 0x2645	; 0x802645 <g_twi1_gyro_1_temp_deg_100+0x1>
    a68e:	ed a3       	std	Y+37, r30	; 0x25
    a690:	fe a3       	std	Y+38, r31	; 0x26
    a692:	f0 91 20 26 	lds	r31, 0x2620	; 0x802620 <g_twi1_gyro_2_mag_x>
    a696:	2c 96       	adiw	r28, 0x0c	; 12
    a698:	ff af       	std	Y+63, r31	; 0x3f
    a69a:	2c 97       	sbiw	r28, 0x0c	; 12
    a69c:	70 91 21 26 	lds	r23, 0x2621	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
    a6a0:	2d 96       	adiw	r28, 0x0d	; 13
    a6a2:	7f af       	std	Y+63, r23	; 0x3f
    a6a4:	2d 97       	sbiw	r28, 0x0d	; 13
    a6a6:	80 91 1e 26 	lds	r24, 0x261E	; 0x80261e <g_twi1_gyro_2_mag_y>
    a6aa:	2e 96       	adiw	r28, 0x0e	; 14
    a6ac:	8f af       	std	Y+63, r24	; 0x3f
    a6ae:	2e 97       	sbiw	r28, 0x0e	; 14
    a6b0:	90 91 1f 26 	lds	r25, 0x261F	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
    a6b4:	2f 96       	adiw	r28, 0x0f	; 15
    a6b6:	9f af       	std	Y+63, r25	; 0x3f
    a6b8:	2f 97       	sbiw	r28, 0x0f	; 15
    a6ba:	a0 91 1c 26 	lds	r26, 0x261C	; 0x80261c <g_twi1_gyro_2_mag_z>
    a6be:	60 96       	adiw	r28, 0x10	; 16
    a6c0:	af af       	std	Y+63, r26	; 0x3f
    a6c2:	60 97       	sbiw	r28, 0x10	; 16
    a6c4:	b0 91 1d 26 	lds	r27, 0x261D	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>
    a6c8:	61 96       	adiw	r28, 0x11	; 17
    a6ca:	bf af       	std	Y+63, r27	; 0x3f
    a6cc:	61 97       	sbiw	r28, 0x11	; 17
    a6ce:	80 91 18 26 	lds	r24, 0x2618	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    a6d2:	90 91 19 26 	lds	r25, 0x2619	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    a6d6:	a0 91 1a 26 	lds	r26, 0x261A	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    a6da:	b0 91 1b 26 	lds	r27, 0x261B	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
    a6de:	8f a3       	std	Y+39, r24	; 0x27
    a6e0:	98 a7       	std	Y+40, r25	; 0x28
    a6e2:	a9 a7       	std	Y+41, r26	; 0x29
    a6e4:	ba a7       	std	Y+42, r27	; 0x2a
    a6e6:	80 91 14 26 	lds	r24, 0x2614	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    a6ea:	90 91 15 26 	lds	r25, 0x2615	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    a6ee:	a0 91 16 26 	lds	r26, 0x2616	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    a6f2:	b0 91 17 26 	lds	r27, 0x2617	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
    a6f6:	8b a7       	std	Y+43, r24	; 0x2b
    a6f8:	9c a7       	std	Y+44, r25	; 0x2c
    a6fa:	ad a7       	std	Y+45, r26	; 0x2d
    a6fc:	be a7       	std	Y+46, r27	; 0x2e
    a6fe:	80 91 10 26 	lds	r24, 0x2610	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    a702:	90 91 11 26 	lds	r25, 0x2611	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    a706:	a0 91 12 26 	lds	r26, 0x2612	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    a70a:	b0 91 13 26 	lds	r27, 0x2613	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
    a70e:	8f a7       	std	Y+47, r24	; 0x2f
    a710:	98 ab       	std	Y+48, r25	; 0x30
    a712:	a9 ab       	std	Y+49, r26	; 0x31
    a714:	ba ab       	std	Y+50, r27	; 0x32
    a716:	6f bf       	out	0x3f, r22	; 63
    a718:	5f 93       	push	r21
    a71a:	4f 93       	push	r20
    a71c:	3f 93       	push	r19
    a71e:	2f 93       	push	r18
    a720:	63 96       	adiw	r28, 0x13	; 19
    a722:	9f ad       	ldd	r25, Y+63	; 0x3f
    a724:	63 97       	sbiw	r28, 0x13	; 19
    a726:	9f 93       	push	r25
    a728:	62 96       	adiw	r28, 0x12	; 18
    a72a:	af ad       	ldd	r26, Y+63	; 0x3f
    a72c:	62 97       	sbiw	r28, 0x12	; 18
    a72e:	af 93       	push	r26
    a730:	d3 01       	movw	r26, r6
    a732:	c2 01       	movw	r24, r4
    a734:	07 2e       	mov	r0, r23
    a736:	7a e0       	ldi	r23, 0x0A	; 10
    a738:	b6 95       	lsr	r27
    a73a:	a7 95       	ror	r26
    a73c:	97 95       	ror	r25
    a73e:	87 95       	ror	r24
    a740:	7a 95       	dec	r23
    a742:	d1 f7       	brne	.-12     	; 0xa738 <main+0x740>
    a744:	70 2d       	mov	r23, r0
    a746:	bf 93       	push	r27
    a748:	af 93       	push	r26
    a74a:	9f 93       	push	r25
    a74c:	8f 93       	push	r24
    a74e:	e7 e8       	ldi	r30, 0x87	; 135
    a750:	ff e2       	ldi	r31, 0x2F	; 47
    a752:	ff 93       	push	r31
    a754:	ef 93       	push	r30
    a756:	1f 92       	push	r1
    a758:	80 e4       	ldi	r24, 0x40	; 64
    a75a:	8f 93       	push	r24
    a75c:	3f 92       	push	r3
    a75e:	2f 92       	push	r2
    a760:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a764:	81 34       	cpi	r24, 0x41	; 65
    a766:	91 05       	cpc	r25, r1
    a768:	10 f0       	brcs	.+4      	; 0xa76e <main+0x776>
    a76a:	80 e4       	ldi	r24, 0x40	; 64
    a76c:	90 e0       	ldi	r25, 0x00	; 0
    a76e:	40 e0       	ldi	r20, 0x00	; 0
    a770:	68 2f       	mov	r22, r24
    a772:	c1 01       	movw	r24, r2
    a774:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a778:	3c ad       	ldd	r19, Y+60	; 0x3c
    a77a:	3f 93       	push	r19
    a77c:	4b ad       	ldd	r20, Y+59	; 0x3b
    a77e:	4f 93       	push	r20
    a780:	5a ad       	ldd	r21, Y+58	; 0x3a
    a782:	5f 93       	push	r21
    a784:	69 ad       	ldd	r22, Y+57	; 0x39
    a786:	6f 93       	push	r22
    a788:	7e a9       	ldd	r23, Y+54	; 0x36
    a78a:	7f 93       	push	r23
    a78c:	8d a9       	ldd	r24, Y+53	; 0x35
    a78e:	8f 93       	push	r24
    a790:	ad e5       	ldi	r26, 0x5D	; 93
    a792:	bf e2       	ldi	r27, 0x2F	; 47
    a794:	bf 93       	push	r27
    a796:	af 93       	push	r26
    a798:	1f 92       	push	r1
    a79a:	80 e4       	ldi	r24, 0x40	; 64
    a79c:	8f 93       	push	r24
    a79e:	3f 92       	push	r3
    a7a0:	2f 92       	push	r2
    a7a2:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a7a6:	81 34       	cpi	r24, 0x41	; 65
    a7a8:	91 05       	cpc	r25, r1
    a7aa:	10 f0       	brcs	.+4      	; 0xa7b0 <main+0x7b8>
    a7ac:	80 e4       	ldi	r24, 0x40	; 64
    a7ae:	90 e0       	ldi	r25, 0x00	; 0
    a7b0:	40 e0       	ldi	r20, 0x00	; 0
    a7b2:	68 2f       	mov	r22, r24
    a7b4:	c1 01       	movw	r24, r2
    a7b6:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a7ba:	c8 01       	movw	r24, r16
    a7bc:	11 23       	and	r17, r17
    a7be:	24 f4       	brge	.+8      	; 0xa7c8 <main+0x7d0>
    a7c0:	88 27       	eor	r24, r24
    a7c2:	99 27       	eor	r25, r25
    a7c4:	80 1b       	sub	r24, r16
    a7c6:	91 0b       	sbc	r25, r17
    a7c8:	64 e6       	ldi	r22, 0x64	; 100
    a7ca:	70 e0       	ldi	r23, 0x00	; 0
    a7cc:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    a7d0:	2d b7       	in	r18, 0x3d	; 61
    a7d2:	3e b7       	in	r19, 0x3e	; 62
    a7d4:	24 5e       	subi	r18, 0xE4	; 228
    a7d6:	3f 4f       	sbci	r19, 0xFF	; 255
    a7d8:	2d bf       	out	0x3d, r18	; 61
    a7da:	3e bf       	out	0x3e, r19	; 62
    a7dc:	11 23       	and	r17, r17
    a7de:	14 f4       	brge	.+4      	; 0xa7e4 <main+0x7ec>
    a7e0:	2d e2       	ldi	r18, 0x2D	; 45
    a7e2:	01 c0       	rjmp	.+2      	; 0xa7e6 <main+0x7ee>
    a7e4:	2b e2       	ldi	r18, 0x2B	; 43
    a7e6:	9f 93       	push	r25
    a7e8:	8f 93       	push	r24
    a7ea:	7f 93       	push	r23
    a7ec:	6f 93       	push	r22
    a7ee:	82 2f       	mov	r24, r18
    a7f0:	02 2e       	mov	r0, r18
    a7f2:	00 0c       	add	r0, r0
    a7f4:	99 0b       	sbc	r25, r25
    a7f6:	9f 93       	push	r25
    a7f8:	2f 93       	push	r18
    a7fa:	45 e4       	ldi	r20, 0x45	; 69
    a7fc:	5f e2       	ldi	r21, 0x2F	; 47
    a7fe:	5f 93       	push	r21
    a800:	4f 93       	push	r20
    a802:	1f 92       	push	r1
    a804:	80 e4       	ldi	r24, 0x40	; 64
    a806:	8f 93       	push	r24
    a808:	3f 92       	push	r3
    a80a:	2f 92       	push	r2
    a80c:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a810:	81 34       	cpi	r24, 0x41	; 65
    a812:	91 05       	cpc	r25, r1
    a814:	10 f0       	brcs	.+4      	; 0xa81a <main+0x822>
    a816:	80 e4       	ldi	r24, 0x40	; 64
    a818:	90 e0       	ldi	r25, 0x00	; 0
    a81a:	40 e0       	ldi	r20, 0x00	; 0
    a81c:	68 2f       	mov	r22, r24
    a81e:	c1 01       	movw	r24, r2
    a820:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a824:	c5 01       	movw	r24, r10
    a826:	b4 01       	movw	r22, r8
    a828:	24 e6       	ldi	r18, 0x64	; 100
    a82a:	30 e0       	ldi	r19, 0x00	; 0
    a82c:	40 e0       	ldi	r20, 0x00	; 0
    a82e:	50 e0       	ldi	r21, 0x00	; 0
    a830:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    a834:	2d ab       	std	Y+53, r18	; 0x35
    a836:	3e ab       	std	Y+54, r19	; 0x36
    a838:	84 2e       	mov	r8, r20
    a83a:	95 2e       	mov	r9, r21
    a83c:	a6 2e       	mov	r10, r22
    a83e:	b7 2e       	mov	r11, r23
    a840:	08 2f       	mov	r16, r24
    a842:	19 2f       	mov	r17, r25
    a844:	c7 01       	movw	r24, r14
    a846:	b6 01       	movw	r22, r12
    a848:	ff 20       	and	r15, r15
    a84a:	3c f4       	brge	.+14     	; 0xa85a <main+0x862>
    a84c:	66 27       	eor	r22, r22
    a84e:	77 27       	eor	r23, r23
    a850:	cb 01       	movw	r24, r22
    a852:	6c 19       	sub	r22, r12
    a854:	7d 09       	sbc	r23, r13
    a856:	8e 09       	sbc	r24, r14
    a858:	9f 09       	sbc	r25, r15
    a85a:	24 e6       	ldi	r18, 0x64	; 100
    a85c:	30 e0       	ldi	r19, 0x00	; 0
    a85e:	40 e0       	ldi	r20, 0x00	; 0
    a860:	50 e0       	ldi	r21, 0x00	; 0
    a862:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    a866:	ad b7       	in	r26, 0x3d	; 61
    a868:	be b7       	in	r27, 0x3e	; 62
    a86a:	1c 96       	adiw	r26, 0x0c	; 12
    a86c:	ad bf       	out	0x3d, r26	; 61
    a86e:	be bf       	out	0x3e, r27	; 62
    a870:	ff 20       	and	r15, r15
    a872:	14 f4       	brge	.+4      	; 0xa878 <main+0x880>
    a874:	ed e2       	ldi	r30, 0x2D	; 45
    a876:	01 c0       	rjmp	.+2      	; 0xa87a <main+0x882>
    a878:	eb e2       	ldi	r30, 0x2B	; 43
    a87a:	1f 93       	push	r17
    a87c:	0f 93       	push	r16
    a87e:	bf 92       	push	r11
    a880:	af 92       	push	r10
    a882:	9f 92       	push	r9
    a884:	8f 92       	push	r8
    a886:	ee a8       	ldd	r14, Y+54	; 0x36
    a888:	ef 92       	push	r14
    a88a:	fd a8       	ldd	r15, Y+53	; 0x35
    a88c:	ff 92       	push	r15
    a88e:	9f 93       	push	r25
    a890:	8f 93       	push	r24
    a892:	7f 93       	push	r23
    a894:	6f 93       	push	r22
    a896:	5f 93       	push	r21
    a898:	4f 93       	push	r20
    a89a:	3f 93       	push	r19
    a89c:	2f 93       	push	r18
    a89e:	8e 2f       	mov	r24, r30
    a8a0:	0e 2e       	mov	r0, r30
    a8a2:	00 0c       	add	r0, r0
    a8a4:	99 0b       	sbc	r25, r25
    a8a6:	9f 93       	push	r25
    a8a8:	ef 93       	push	r30
    a8aa:	03 e1       	ldi	r16, 0x13	; 19
    a8ac:	1f e2       	ldi	r17, 0x2F	; 47
    a8ae:	1f 93       	push	r17
    a8b0:	0f 93       	push	r16
    a8b2:	1f 92       	push	r1
    a8b4:	80 e4       	ldi	r24, 0x40	; 64
    a8b6:	8f 93       	push	r24
    a8b8:	3f 92       	push	r3
    a8ba:	2f 92       	push	r2
    a8bc:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a8c0:	81 34       	cpi	r24, 0x41	; 65
    a8c2:	91 05       	cpc	r25, r1
    a8c4:	10 f0       	brcs	.+4      	; 0xa8ca <main+0x8d2>
    a8c6:	80 e4       	ldi	r24, 0x40	; 64
    a8c8:	90 e0       	ldi	r25, 0x00	; 0
    a8ca:	40 e0       	ldi	r20, 0x00	; 0
    a8cc:	68 2f       	mov	r22, r24
    a8ce:	c1 01       	movw	r24, r2
    a8d0:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a8d4:	8f a9       	ldd	r24, Y+55	; 0x37
    a8d6:	98 ad       	ldd	r25, Y+56	; 0x38
    a8d8:	64 e6       	ldi	r22, 0x64	; 100
    a8da:	70 e0       	ldi	r23, 0x00	; 0
    a8dc:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    a8e0:	e6 2f       	mov	r30, r22
    a8e2:	27 2f       	mov	r18, r23
    a8e4:	38 2f       	mov	r19, r24
    a8e6:	49 2f       	mov	r20, r25
    a8e8:	89 85       	ldd	r24, Y+9	; 0x09
    a8ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    a8ec:	99 23       	and	r25, r25
    a8ee:	1c f4       	brge	.+6      	; 0xa8f6 <main+0x8fe>
    a8f0:	91 95       	neg	r25
    a8f2:	81 95       	neg	r24
    a8f4:	91 09       	sbc	r25, r1
    a8f6:	64 e6       	ldi	r22, 0x64	; 100
    a8f8:	70 e0       	ldi	r23, 0x00	; 0
    a8fa:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    a8fe:	ad b7       	in	r26, 0x3d	; 61
    a900:	be b7       	in	r27, 0x3e	; 62
    a902:	58 96       	adiw	r26, 0x18	; 24
    a904:	ad bf       	out	0x3d, r26	; 61
    a906:	be bf       	out	0x3e, r27	; 62
    a908:	e9 84       	ldd	r14, Y+9	; 0x09
    a90a:	fa 84       	ldd	r15, Y+10	; 0x0a
    a90c:	ff 20       	and	r15, r15
    a90e:	14 f4       	brge	.+4      	; 0xa914 <main+0x91c>
    a910:	5d e2       	ldi	r21, 0x2D	; 45
    a912:	01 c0       	rjmp	.+2      	; 0xa916 <main+0x91e>
    a914:	5b e2       	ldi	r21, 0x2B	; 43
    a916:	4f 93       	push	r20
    a918:	3f 93       	push	r19
    a91a:	2f 93       	push	r18
    a91c:	ef 93       	push	r30
    a91e:	9f 93       	push	r25
    a920:	8f 93       	push	r24
    a922:	7f 93       	push	r23
    a924:	6f 93       	push	r22
    a926:	85 2f       	mov	r24, r21
    a928:	05 2e       	mov	r0, r21
    a92a:	00 0c       	add	r0, r0
    a92c:	99 0b       	sbc	r25, r25
    a92e:	9f 93       	push	r25
    a930:	5f 93       	push	r21
    a932:	01 ee       	ldi	r16, 0xE1	; 225
    a934:	1e e2       	ldi	r17, 0x2E	; 46
    a936:	1f 93       	push	r17
    a938:	0f 93       	push	r16
    a93a:	1f 92       	push	r1
    a93c:	80 e4       	ldi	r24, 0x40	; 64
    a93e:	8f 93       	push	r24
    a940:	3f 92       	push	r3
    a942:	2f 92       	push	r2
    a944:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    a948:	81 34       	cpi	r24, 0x41	; 65
    a94a:	91 05       	cpc	r25, r1
    a94c:	10 f0       	brcs	.+4      	; 0xa952 <main+0x95a>
    a94e:	80 e4       	ldi	r24, 0x40	; 64
    a950:	90 e0       	ldi	r25, 0x00	; 0
    a952:	40 e0       	ldi	r20, 0x00	; 0
    a954:	68 2f       	mov	r22, r24
    a956:	c1 01       	movw	r24, r2
    a958:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    a95c:	89 89       	ldd	r24, Y+17	; 0x11
    a95e:	9a 89       	ldd	r25, Y+18	; 0x12
    a960:	99 23       	and	r25, r25
    a962:	1c f4       	brge	.+6      	; 0xa96a <main+0x972>
    a964:	91 95       	neg	r25
    a966:	81 95       	neg	r24
    a968:	91 09       	sbc	r25, r1
    a96a:	68 ee       	ldi	r22, 0xE8	; 232
    a96c:	73 e0       	ldi	r23, 0x03	; 3
    a96e:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    a972:	16 2f       	mov	r17, r22
    a974:	f7 2f       	mov	r31, r23
    a976:	e8 2f       	mov	r30, r24
    a978:	49 2f       	mov	r20, r25
    a97a:	6d b7       	in	r22, 0x3d	; 61
    a97c:	7e b7       	in	r23, 0x3e	; 62
    a97e:	60 5f       	subi	r22, 0xF0	; 240
    a980:	7f 4f       	sbci	r23, 0xFF	; 255
    a982:	6d bf       	out	0x3d, r22	; 61
    a984:	7e bf       	out	0x3e, r23	; 62
    a986:	e9 88       	ldd	r14, Y+17	; 0x11
    a988:	fa 88       	ldd	r15, Y+18	; 0x12
    a98a:	ff 20       	and	r15, r15
    a98c:	14 f4       	brge	.+4      	; 0xa992 <main+0x99a>
    a98e:	2d e2       	ldi	r18, 0x2D	; 45
    a990:	01 c0       	rjmp	.+2      	; 0xa994 <main+0x99c>
    a992:	2b e2       	ldi	r18, 0x2B	; 43
    a994:	02 2e       	mov	r0, r18
    a996:	00 0c       	add	r0, r0
    a998:	33 0b       	sbc	r19, r19
    a99a:	8d 85       	ldd	r24, Y+13	; 0x0d
    a99c:	9e 85       	ldd	r25, Y+14	; 0x0e
    a99e:	99 23       	and	r25, r25
    a9a0:	1c f4       	brge	.+6      	; 0xa9a8 <main+0x9b0>
    a9a2:	91 95       	neg	r25
    a9a4:	81 95       	neg	r24
    a9a6:	91 09       	sbc	r25, r1
    a9a8:	68 ee       	ldi	r22, 0xE8	; 232
    a9aa:	73 e0       	ldi	r23, 0x03	; 3
    a9ac:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    a9b0:	ed 84       	ldd	r14, Y+13	; 0x0d
    a9b2:	fe 84       	ldd	r15, Y+14	; 0x0e
    a9b4:	ff 20       	and	r15, r15
    a9b6:	14 f4       	brge	.+4      	; 0xa9bc <main+0x9c4>
    a9b8:	5d e2       	ldi	r21, 0x2D	; 45
    a9ba:	01 c0       	rjmp	.+2      	; 0xa9be <main+0x9c6>
    a9bc:	5b e2       	ldi	r21, 0x2B	; 43
    a9be:	21 96       	adiw	r28, 0x01	; 1
    a9c0:	ff ac       	ldd	r15, Y+63	; 0x3f
    a9c2:	21 97       	sbiw	r28, 0x01	; 1
    a9c4:	ff 92       	push	r15
    a9c6:	0f ad       	ldd	r16, Y+63	; 0x3f
    a9c8:	0f 93       	push	r16
    a9ca:	4f 93       	push	r20
    a9cc:	ef 93       	push	r30
    a9ce:	ff 93       	push	r31
    a9d0:	1f 93       	push	r17
    a9d2:	3f 93       	push	r19
    a9d4:	2f 93       	push	r18
    a9d6:	1e ad       	ldd	r17, Y+62	; 0x3e
    a9d8:	1f 93       	push	r17
    a9da:	ed ac       	ldd	r14, Y+61	; 0x3d
    a9dc:	ef 92       	push	r14
    a9de:	9f 93       	push	r25
    a9e0:	8f 93       	push	r24
    a9e2:	7f 93       	push	r23
    a9e4:	6f 93       	push	r22
    a9e6:	85 2f       	mov	r24, r21
    a9e8:	05 2e       	mov	r0, r21
    a9ea:	00 0c       	add	r0, r0
    a9ec:	99 0b       	sbc	r25, r25
    a9ee:	9f 93       	push	r25
    a9f0:	5f 93       	push	r21
    a9f2:	0d ea       	ldi	r16, 0xAD	; 173
    a9f4:	1e e2       	ldi	r17, 0x2E	; 46
    a9f6:	1f 93       	push	r17
    a9f8:	0f 93       	push	r16
    a9fa:	1f 92       	push	r1
    a9fc:	80 e4       	ldi	r24, 0x40	; 64
    a9fe:	8f 93       	push	r24
    aa00:	3f 92       	push	r3
    aa02:	2f 92       	push	r2
    aa04:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    aa08:	81 34       	cpi	r24, 0x41	; 65
    aa0a:	91 05       	cpc	r25, r1
    aa0c:	10 f0       	brcs	.+4      	; 0xaa12 <main+0xa1a>
    aa0e:	80 e4       	ldi	r24, 0x40	; 64
    aa10:	90 e0       	ldi	r25, 0x00	; 0
    aa12:	40 e0       	ldi	r20, 0x00	; 0
    aa14:	68 2f       	mov	r22, r24
    aa16:	c1 01       	movw	r24, r2
    aa18:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    aa1c:	8d 89       	ldd	r24, Y+21	; 0x15
    aa1e:	9e 89       	ldd	r25, Y+22	; 0x16
    aa20:	99 23       	and	r25, r25
    aa22:	1c f4       	brge	.+6      	; 0xaa2a <main+0xa32>
    aa24:	91 95       	neg	r25
    aa26:	81 95       	neg	r24
    aa28:	91 09       	sbc	r25, r1
    aa2a:	68 ee       	ldi	r22, 0xE8	; 232
    aa2c:	73 e0       	ldi	r23, 0x03	; 3
    aa2e:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    aa32:	4d b7       	in	r20, 0x3d	; 61
    aa34:	5e b7       	in	r21, 0x3e	; 62
    aa36:	4a 5e       	subi	r20, 0xEA	; 234
    aa38:	5f 4f       	sbci	r21, 0xFF	; 255
    aa3a:	4d bf       	out	0x3d, r20	; 61
    aa3c:	5e bf       	out	0x3e, r21	; 62
    aa3e:	ed 88       	ldd	r14, Y+21	; 0x15
    aa40:	fe 88       	ldd	r15, Y+22	; 0x16
    aa42:	ff 20       	and	r15, r15
    aa44:	14 f4       	brge	.+4      	; 0xaa4a <main+0xa52>
    aa46:	2d e2       	ldi	r18, 0x2D	; 45
    aa48:	01 c0       	rjmp	.+2      	; 0xaa4c <main+0xa54>
    aa4a:	2b e2       	ldi	r18, 0x2B	; 43
    aa4c:	23 96       	adiw	r28, 0x03	; 3
    aa4e:	ff ac       	ldd	r15, Y+63	; 0x3f
    aa50:	23 97       	sbiw	r28, 0x03	; 3
    aa52:	ff 92       	push	r15
    aa54:	22 96       	adiw	r28, 0x02	; 2
    aa56:	0f ad       	ldd	r16, Y+63	; 0x3f
    aa58:	22 97       	sbiw	r28, 0x02	; 2
    aa5a:	0f 93       	push	r16
    aa5c:	9f 93       	push	r25
    aa5e:	8f 93       	push	r24
    aa60:	7f 93       	push	r23
    aa62:	6f 93       	push	r22
    aa64:	82 2f       	mov	r24, r18
    aa66:	02 2e       	mov	r0, r18
    aa68:	00 0c       	add	r0, r0
    aa6a:	99 0b       	sbc	r25, r25
    aa6c:	9f 93       	push	r25
    aa6e:	2f 93       	push	r18
    aa70:	22 e9       	ldi	r18, 0x92	; 146
    aa72:	3e e2       	ldi	r19, 0x2E	; 46
    aa74:	3f 93       	push	r19
    aa76:	2f 93       	push	r18
    aa78:	1f 92       	push	r1
    aa7a:	80 e4       	ldi	r24, 0x40	; 64
    aa7c:	8f 93       	push	r24
    aa7e:	3f 92       	push	r3
    aa80:	2f 92       	push	r2
    aa82:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    aa86:	81 34       	cpi	r24, 0x41	; 65
    aa88:	91 05       	cpc	r25, r1
    aa8a:	10 f0       	brcs	.+4      	; 0xaa90 <main+0xa98>
    aa8c:	80 e4       	ldi	r24, 0x40	; 64
    aa8e:	90 e0       	ldi	r25, 0x00	; 0
    aa90:	40 e0       	ldi	r20, 0x00	; 0
    aa92:	68 2f       	mov	r22, r24
    aa94:	c1 01       	movw	r24, r2
    aa96:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    aa9a:	6d 8d       	ldd	r22, Y+29	; 0x1d
    aa9c:	7e 8d       	ldd	r23, Y+30	; 0x1e
    aa9e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    aaa0:	98 a1       	ldd	r25, Y+32	; 0x20
    aaa2:	99 23       	and	r25, r25
    aaa4:	3c f4       	brge	.+14     	; 0xaab4 <main+0xabc>
    aaa6:	90 95       	com	r25
    aaa8:	80 95       	com	r24
    aaaa:	70 95       	com	r23
    aaac:	61 95       	neg	r22
    aaae:	7f 4f       	sbci	r23, 0xFF	; 255
    aab0:	8f 4f       	sbci	r24, 0xFF	; 255
    aab2:	9f 4f       	sbci	r25, 0xFF	; 255
    aab4:	28 ee       	ldi	r18, 0xE8	; 232
    aab6:	33 e0       	ldi	r19, 0x03	; 3
    aab8:	40 e0       	ldi	r20, 0x00	; 0
    aaba:	50 e0       	ldi	r21, 0x00	; 0
    aabc:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    aac0:	82 2e       	mov	r8, r18
    aac2:	93 2e       	mov	r9, r19
    aac4:	a4 2e       	mov	r10, r20
    aac6:	b5 2e       	mov	r11, r21
    aac8:	c6 2e       	mov	r12, r22
    aaca:	d7 2e       	mov	r13, r23
    aacc:	e8 2e       	mov	r14, r24
    aace:	f9 2e       	mov	r15, r25
    aad0:	6d b7       	in	r22, 0x3d	; 61
    aad2:	7e b7       	in	r23, 0x3e	; 62
    aad4:	62 5f       	subi	r22, 0xF2	; 242
    aad6:	7f 4f       	sbci	r23, 0xFF	; 255
    aad8:	6d bf       	out	0x3d, r22	; 61
    aada:	7e bf       	out	0x3e, r23	; 62
    aadc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    aade:	9e 8d       	ldd	r25, Y+30	; 0x1e
    aae0:	af 8d       	ldd	r26, Y+31	; 0x1f
    aae2:	b8 a1       	ldd	r27, Y+32	; 0x20
    aae4:	bb 23       	and	r27, r27
    aae6:	14 f4       	brge	.+4      	; 0xaaec <main+0xaf4>
    aae8:	0d e2       	ldi	r16, 0x2D	; 45
    aaea:	01 c0       	rjmp	.+2      	; 0xaaee <main+0xaf6>
    aaec:	0b e2       	ldi	r16, 0x2B	; 43
    aaee:	00 2e       	mov	r0, r16
    aaf0:	00 0c       	add	r0, r0
    aaf2:	11 0b       	sbc	r17, r17
    aaf4:	69 8d       	ldd	r22, Y+25	; 0x19
    aaf6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    aaf8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    aafa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    aafc:	99 23       	and	r25, r25
    aafe:	3c f4       	brge	.+14     	; 0xab0e <main+0xb16>
    ab00:	90 95       	com	r25
    ab02:	80 95       	com	r24
    ab04:	70 95       	com	r23
    ab06:	61 95       	neg	r22
    ab08:	7f 4f       	sbci	r23, 0xFF	; 255
    ab0a:	8f 4f       	sbci	r24, 0xFF	; 255
    ab0c:	9f 4f       	sbci	r25, 0xFF	; 255
    ab0e:	28 ee       	ldi	r18, 0xE8	; 232
    ab10:	33 e0       	ldi	r19, 0x03	; 3
    ab12:	40 e0       	ldi	r20, 0x00	; 0
    ab14:	50 e0       	ldi	r21, 0x00	; 0
    ab16:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    ab1a:	f8 2f       	mov	r31, r24
    ab1c:	99 87       	std	Y+9, r25	; 0x09
    ab1e:	89 8d       	ldd	r24, Y+25	; 0x19
    ab20:	9a 8d       	ldd	r25, Y+26	; 0x1a
    ab22:	ab 8d       	ldd	r26, Y+27	; 0x1b
    ab24:	bc 8d       	ldd	r27, Y+28	; 0x1c
    ab26:	bb 23       	and	r27, r27
    ab28:	14 f4       	brge	.+4      	; 0xab2e <main+0xb36>
    ab2a:	ed e2       	ldi	r30, 0x2D	; 45
    ab2c:	01 c0       	rjmp	.+2      	; 0xab30 <main+0xb38>
    ab2e:	eb e2       	ldi	r30, 0x2B	; 43
    ab30:	27 96       	adiw	r28, 0x07	; 7
    ab32:	9f ad       	ldd	r25, Y+63	; 0x3f
    ab34:	27 97       	sbiw	r28, 0x07	; 7
    ab36:	9f 93       	push	r25
    ab38:	26 96       	adiw	r28, 0x06	; 6
    ab3a:	af ad       	ldd	r26, Y+63	; 0x3f
    ab3c:	26 97       	sbiw	r28, 0x06	; 6
    ab3e:	af 93       	push	r26
    ab40:	ff 92       	push	r15
    ab42:	ef 92       	push	r14
    ab44:	df 92       	push	r13
    ab46:	cf 92       	push	r12
    ab48:	bf 92       	push	r11
    ab4a:	af 92       	push	r10
    ab4c:	9f 92       	push	r9
    ab4e:	8f 92       	push	r8
    ab50:	1f 93       	push	r17
    ab52:	0f 93       	push	r16
    ab54:	25 96       	adiw	r28, 0x05	; 5
    ab56:	ef ac       	ldd	r14, Y+63	; 0x3f
    ab58:	25 97       	sbiw	r28, 0x05	; 5
    ab5a:	ef 92       	push	r14
    ab5c:	24 96       	adiw	r28, 0x04	; 4
    ab5e:	ff ac       	ldd	r15, Y+63	; 0x3f
    ab60:	24 97       	sbiw	r28, 0x04	; 4
    ab62:	ff 92       	push	r15
    ab64:	09 85       	ldd	r16, Y+9	; 0x09
    ab66:	0f 93       	push	r16
    ab68:	ff 93       	push	r31
    ab6a:	7f 93       	push	r23
    ab6c:	6f 93       	push	r22
    ab6e:	5f 93       	push	r21
    ab70:	4f 93       	push	r20
    ab72:	3f 93       	push	r19
    ab74:	2f 93       	push	r18
    ab76:	8e 2f       	mov	r24, r30
    ab78:	0e 2e       	mov	r0, r30
    ab7a:	00 0c       	add	r0, r0
    ab7c:	99 0b       	sbc	r25, r25
    ab7e:	9f 93       	push	r25
    ab80:	ef 93       	push	r30
    ab82:	27 e5       	ldi	r18, 0x57	; 87
    ab84:	3e e2       	ldi	r19, 0x2E	; 46
    ab86:	3f 93       	push	r19
    ab88:	2f 93       	push	r18
    ab8a:	1f 92       	push	r1
    ab8c:	80 e4       	ldi	r24, 0x40	; 64
    ab8e:	8f 93       	push	r24
    ab90:	3f 92       	push	r3
    ab92:	2f 92       	push	r2
    ab94:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    ab98:	81 34       	cpi	r24, 0x41	; 65
    ab9a:	91 05       	cpc	r25, r1
    ab9c:	10 f0       	brcs	.+4      	; 0xaba2 <main+0xbaa>
    ab9e:	80 e4       	ldi	r24, 0x40	; 64
    aba0:	90 e0       	ldi	r25, 0x00	; 0
    aba2:	40 e0       	ldi	r20, 0x00	; 0
    aba4:	68 2f       	mov	r22, r24
    aba6:	c1 01       	movw	r24, r2
    aba8:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    abac:	69 a1       	ldd	r22, Y+33	; 0x21
    abae:	7a a1       	ldd	r23, Y+34	; 0x22
    abb0:	8b a1       	ldd	r24, Y+35	; 0x23
    abb2:	9c a1       	ldd	r25, Y+36	; 0x24
    abb4:	99 23       	and	r25, r25
    abb6:	3c f4       	brge	.+14     	; 0xabc6 <main+0xbce>
    abb8:	90 95       	com	r25
    abba:	80 95       	com	r24
    abbc:	70 95       	com	r23
    abbe:	61 95       	neg	r22
    abc0:	7f 4f       	sbci	r23, 0xFF	; 255
    abc2:	8f 4f       	sbci	r24, 0xFF	; 255
    abc4:	9f 4f       	sbci	r25, 0xFF	; 255
    abc6:	28 ee       	ldi	r18, 0xE8	; 232
    abc8:	33 e0       	ldi	r19, 0x03	; 3
    abca:	40 e0       	ldi	r20, 0x00	; 0
    abcc:	50 e0       	ldi	r21, 0x00	; 0
    abce:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    abd2:	ad b7       	in	r26, 0x3d	; 61
    abd4:	be b7       	in	r27, 0x3e	; 62
    abd6:	5e 96       	adiw	r26, 0x1e	; 30
    abd8:	ad bf       	out	0x3d, r26	; 61
    abda:	be bf       	out	0x3e, r27	; 62
    abdc:	e9 a0       	ldd	r14, Y+33	; 0x21
    abde:	fa a0       	ldd	r15, Y+34	; 0x22
    abe0:	0b a1       	ldd	r16, Y+35	; 0x23
    abe2:	1c a1       	ldd	r17, Y+36	; 0x24
    abe4:	11 23       	and	r17, r17
    abe6:	14 f4       	brge	.+4      	; 0xabec <main+0xbf4>
    abe8:	ed e2       	ldi	r30, 0x2D	; 45
    abea:	01 c0       	rjmp	.+2      	; 0xabee <main+0xbf6>
    abec:	eb e2       	ldi	r30, 0x2B	; 43
    abee:	29 96       	adiw	r28, 0x09	; 9
    abf0:	ff ac       	ldd	r15, Y+63	; 0x3f
    abf2:	29 97       	sbiw	r28, 0x09	; 9
    abf4:	ff 92       	push	r15
    abf6:	28 96       	adiw	r28, 0x08	; 8
    abf8:	0f ad       	ldd	r16, Y+63	; 0x3f
    abfa:	28 97       	sbiw	r28, 0x08	; 8
    abfc:	0f 93       	push	r16
    abfe:	9f 93       	push	r25
    ac00:	8f 93       	push	r24
    ac02:	7f 93       	push	r23
    ac04:	6f 93       	push	r22
    ac06:	5f 93       	push	r21
    ac08:	4f 93       	push	r20
    ac0a:	3f 93       	push	r19
    ac0c:	2f 93       	push	r18
    ac0e:	8e 2f       	mov	r24, r30
    ac10:	0e 2e       	mov	r0, r30
    ac12:	00 0c       	add	r0, r0
    ac14:	99 0b       	sbc	r25, r25
    ac16:	9f 93       	push	r25
    ac18:	ef 93       	push	r30
    ac1a:	89 e3       	ldi	r24, 0x39	; 57
    ac1c:	9e e2       	ldi	r25, 0x2E	; 46
    ac1e:	9f 93       	push	r25
    ac20:	8f 93       	push	r24
    ac22:	1f 92       	push	r1
    ac24:	80 e4       	ldi	r24, 0x40	; 64
    ac26:	8f 93       	push	r24
    ac28:	3f 92       	push	r3
    ac2a:	2f 92       	push	r2
    ac2c:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    ac30:	81 34       	cpi	r24, 0x41	; 65
    ac32:	91 05       	cpc	r25, r1
    ac34:	10 f0       	brcs	.+4      	; 0xac3a <main+0xc42>
    ac36:	80 e4       	ldi	r24, 0x40	; 64
    ac38:	90 e0       	ldi	r25, 0x00	; 0
    ac3a:	40 e0       	ldi	r20, 0x00	; 0
    ac3c:	68 2f       	mov	r22, r24
    ac3e:	c1 01       	movw	r24, r2
    ac40:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    ac44:	6b a5       	ldd	r22, Y+43	; 0x2b
    ac46:	7c a5       	ldd	r23, Y+44	; 0x2c
    ac48:	8d a5       	ldd	r24, Y+45	; 0x2d
    ac4a:	9e a5       	ldd	r25, Y+46	; 0x2e
    ac4c:	99 23       	and	r25, r25
    ac4e:	3c f4       	brge	.+14     	; 0xac5e <main+0xc66>
    ac50:	90 95       	com	r25
    ac52:	80 95       	com	r24
    ac54:	70 95       	com	r23
    ac56:	61 95       	neg	r22
    ac58:	7f 4f       	sbci	r23, 0xFF	; 255
    ac5a:	8f 4f       	sbci	r24, 0xFF	; 255
    ac5c:	9f 4f       	sbci	r25, 0xFF	; 255
    ac5e:	28 ee       	ldi	r18, 0xE8	; 232
    ac60:	33 e0       	ldi	r19, 0x03	; 3
    ac62:	40 e0       	ldi	r20, 0x00	; 0
    ac64:	50 e0       	ldi	r21, 0x00	; 0
    ac66:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    ac6a:	82 2e       	mov	r8, r18
    ac6c:	93 2e       	mov	r9, r19
    ac6e:	a4 2e       	mov	r10, r20
    ac70:	b5 2e       	mov	r11, r21
    ac72:	c6 2e       	mov	r12, r22
    ac74:	d7 2e       	mov	r13, r23
    ac76:	e8 2e       	mov	r14, r24
    ac78:	f9 2e       	mov	r15, r25
    ac7a:	2d b7       	in	r18, 0x3d	; 61
    ac7c:	3e b7       	in	r19, 0x3e	; 62
    ac7e:	2e 5e       	subi	r18, 0xEE	; 238
    ac80:	3f 4f       	sbci	r19, 0xFF	; 255
    ac82:	2d bf       	out	0x3d, r18	; 61
    ac84:	3e bf       	out	0x3e, r19	; 62
    ac86:	4b a5       	ldd	r20, Y+43	; 0x2b
    ac88:	5c a5       	ldd	r21, Y+44	; 0x2c
    ac8a:	6d a5       	ldd	r22, Y+45	; 0x2d
    ac8c:	7e a5       	ldd	r23, Y+46	; 0x2e
    ac8e:	77 23       	and	r23, r23
    ac90:	14 f4       	brge	.+4      	; 0xac96 <main+0xc9e>
    ac92:	0d e2       	ldi	r16, 0x2D	; 45
    ac94:	01 c0       	rjmp	.+2      	; 0xac98 <main+0xca0>
    ac96:	0b e2       	ldi	r16, 0x2B	; 43
    ac98:	00 2e       	mov	r0, r16
    ac9a:	00 0c       	add	r0, r0
    ac9c:	11 0b       	sbc	r17, r17
    ac9e:	6f a1       	ldd	r22, Y+39	; 0x27
    aca0:	78 a5       	ldd	r23, Y+40	; 0x28
    aca2:	89 a5       	ldd	r24, Y+41	; 0x29
    aca4:	9a a5       	ldd	r25, Y+42	; 0x2a
    aca6:	99 23       	and	r25, r25
    aca8:	3c f4       	brge	.+14     	; 0xacb8 <main+0xcc0>
    acaa:	90 95       	com	r25
    acac:	80 95       	com	r24
    acae:	70 95       	com	r23
    acb0:	61 95       	neg	r22
    acb2:	7f 4f       	sbci	r23, 0xFF	; 255
    acb4:	8f 4f       	sbci	r24, 0xFF	; 255
    acb6:	9f 4f       	sbci	r25, 0xFF	; 255
    acb8:	28 ee       	ldi	r18, 0xE8	; 232
    acba:	33 e0       	ldi	r19, 0x03	; 3
    acbc:	40 e0       	ldi	r20, 0x00	; 0
    acbe:	50 e0       	ldi	r21, 0x00	; 0
    acc0:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    acc4:	f8 2f       	mov	r31, r24
    acc6:	99 87       	std	Y+9, r25	; 0x09
    acc8:	8f a1       	ldd	r24, Y+39	; 0x27
    acca:	98 a5       	ldd	r25, Y+40	; 0x28
    accc:	a9 a5       	ldd	r26, Y+41	; 0x29
    acce:	ba a5       	ldd	r27, Y+42	; 0x2a
    acd0:	bb 23       	and	r27, r27
    acd2:	14 f4       	brge	.+4      	; 0xacd8 <main+0xce0>
    acd4:	ed e2       	ldi	r30, 0x2D	; 45
    acd6:	01 c0       	rjmp	.+2      	; 0xacda <main+0xce2>
    acd8:	eb e2       	ldi	r30, 0x2B	; 43
    acda:	2f 96       	adiw	r28, 0x0f	; 15
    acdc:	9f ad       	ldd	r25, Y+63	; 0x3f
    acde:	2f 97       	sbiw	r28, 0x0f	; 15
    ace0:	9f 93       	push	r25
    ace2:	2e 96       	adiw	r28, 0x0e	; 14
    ace4:	af ad       	ldd	r26, Y+63	; 0x3f
    ace6:	2e 97       	sbiw	r28, 0x0e	; 14
    ace8:	af 93       	push	r26
    acea:	ff 92       	push	r15
    acec:	ef 92       	push	r14
    acee:	df 92       	push	r13
    acf0:	cf 92       	push	r12
    acf2:	bf 92       	push	r11
    acf4:	af 92       	push	r10
    acf6:	9f 92       	push	r9
    acf8:	8f 92       	push	r8
    acfa:	1f 93       	push	r17
    acfc:	0f 93       	push	r16
    acfe:	2d 96       	adiw	r28, 0x0d	; 13
    ad00:	ef ac       	ldd	r14, Y+63	; 0x3f
    ad02:	2d 97       	sbiw	r28, 0x0d	; 13
    ad04:	ef 92       	push	r14
    ad06:	2c 96       	adiw	r28, 0x0c	; 12
    ad08:	ff ac       	ldd	r15, Y+63	; 0x3f
    ad0a:	2c 97       	sbiw	r28, 0x0c	; 12
    ad0c:	ff 92       	push	r15
    ad0e:	09 85       	ldd	r16, Y+9	; 0x09
    ad10:	0f 93       	push	r16
    ad12:	ff 93       	push	r31
    ad14:	7f 93       	push	r23
    ad16:	6f 93       	push	r22
    ad18:	5f 93       	push	r21
    ad1a:	4f 93       	push	r20
    ad1c:	3f 93       	push	r19
    ad1e:	2f 93       	push	r18
    ad20:	8e 2f       	mov	r24, r30
    ad22:	0e 2e       	mov	r0, r30
    ad24:	00 0c       	add	r0, r0
    ad26:	99 0b       	sbc	r25, r25
    ad28:	9f 93       	push	r25
    ad2a:	ef 93       	push	r30
    ad2c:	80 e0       	ldi	r24, 0x00	; 0
    ad2e:	9e e2       	ldi	r25, 0x2E	; 46
    ad30:	9f 93       	push	r25
    ad32:	8f 93       	push	r24
    ad34:	1f 92       	push	r1
    ad36:	80 e4       	ldi	r24, 0x40	; 64
    ad38:	8f 93       	push	r24
    ad3a:	3f 92       	push	r3
    ad3c:	2f 92       	push	r2
    ad3e:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    ad42:	81 34       	cpi	r24, 0x41	; 65
    ad44:	91 05       	cpc	r25, r1
    ad46:	10 f0       	brcs	.+4      	; 0xad4c <main+0xd54>
    ad48:	80 e4       	ldi	r24, 0x40	; 64
    ad4a:	90 e0       	ldi	r25, 0x00	; 0
    ad4c:	40 e0       	ldi	r20, 0x00	; 0
    ad4e:	68 2f       	mov	r22, r24
    ad50:	c1 01       	movw	r24, r2
    ad52:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    ad56:	6f a5       	ldd	r22, Y+47	; 0x2f
    ad58:	78 a9       	ldd	r23, Y+48	; 0x30
    ad5a:	89 a9       	ldd	r24, Y+49	; 0x31
    ad5c:	9a a9       	ldd	r25, Y+50	; 0x32
    ad5e:	99 23       	and	r25, r25
    ad60:	3c f4       	brge	.+14     	; 0xad70 <main+0xd78>
    ad62:	90 95       	com	r25
    ad64:	80 95       	com	r24
    ad66:	70 95       	com	r23
    ad68:	61 95       	neg	r22
    ad6a:	7f 4f       	sbci	r23, 0xFF	; 255
    ad6c:	8f 4f       	sbci	r24, 0xFF	; 255
    ad6e:	9f 4f       	sbci	r25, 0xFF	; 255
    ad70:	28 ee       	ldi	r18, 0xE8	; 232
    ad72:	33 e0       	ldi	r19, 0x03	; 3
    ad74:	40 e0       	ldi	r20, 0x00	; 0
    ad76:	50 e0       	ldi	r21, 0x00	; 0
    ad78:	0e 94 12 61 	call	0xc224	; 0xc224 <__divmodsi4>
    ad7c:	ad b7       	in	r26, 0x3d	; 61
    ad7e:	be b7       	in	r27, 0x3e	; 62
    ad80:	5e 96       	adiw	r26, 0x1e	; 30
    ad82:	ad bf       	out	0x3d, r26	; 61
    ad84:	be bf       	out	0x3e, r27	; 62
    ad86:	ef a4       	ldd	r14, Y+47	; 0x2f
    ad88:	f8 a8       	ldd	r15, Y+48	; 0x30
    ad8a:	09 a9       	ldd	r16, Y+49	; 0x31
    ad8c:	1a a9       	ldd	r17, Y+50	; 0x32
    ad8e:	11 23       	and	r17, r17
    ad90:	14 f4       	brge	.+4      	; 0xad96 <main+0xd9e>
    ad92:	ed e2       	ldi	r30, 0x2D	; 45
    ad94:	01 c0       	rjmp	.+2      	; 0xad98 <main+0xda0>
    ad96:	eb e2       	ldi	r30, 0x2B	; 43
    ad98:	61 96       	adiw	r28, 0x11	; 17
    ad9a:	ff ac       	ldd	r15, Y+63	; 0x3f
    ad9c:	61 97       	sbiw	r28, 0x11	; 17
    ad9e:	ff 92       	push	r15
    ada0:	60 96       	adiw	r28, 0x10	; 16
    ada2:	0f ad       	ldd	r16, Y+63	; 0x3f
    ada4:	60 97       	sbiw	r28, 0x10	; 16
    ada6:	0f 93       	push	r16
    ada8:	9f 93       	push	r25
    adaa:	8f 93       	push	r24
    adac:	7f 93       	push	r23
    adae:	6f 93       	push	r22
    adb0:	5f 93       	push	r21
    adb2:	4f 93       	push	r20
    adb4:	3f 93       	push	r19
    adb6:	2f 93       	push	r18
    adb8:	8e 2f       	mov	r24, r30
    adba:	0e 2e       	mov	r0, r30
    adbc:	00 0c       	add	r0, r0
    adbe:	99 0b       	sbc	r25, r25
    adc0:	9f 93       	push	r25
    adc2:	ef 93       	push	r30
    adc4:	82 ee       	ldi	r24, 0xE2	; 226
    adc6:	9d e2       	ldi	r25, 0x2D	; 45
    adc8:	9f 93       	push	r25
    adca:	8f 93       	push	r24
    adcc:	1f 92       	push	r1
    adce:	80 e4       	ldi	r24, 0x40	; 64
    add0:	8f 93       	push	r24
    add2:	3f 92       	push	r3
    add4:	2f 92       	push	r2
    add6:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    adda:	81 34       	cpi	r24, 0x41	; 65
    addc:	91 05       	cpc	r25, r1
    adde:	10 f0       	brcs	.+4      	; 0xade4 <main+0xdec>
    ade0:	80 e4       	ldi	r24, 0x40	; 64
    ade2:	90 e0       	ldi	r25, 0x00	; 0
    ade4:	40 e0       	ldi	r20, 0x00	; 0
    ade6:	68 2f       	mov	r22, r24
    ade8:	c1 01       	movw	r24, r2
    adea:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    adee:	8d a1       	ldd	r24, Y+37	; 0x25
    adf0:	9e a1       	ldd	r25, Y+38	; 0x26
    adf2:	99 23       	and	r25, r25
    adf4:	1c f4       	brge	.+6      	; 0xadfc <main+0xe04>
    adf6:	91 95       	neg	r25
    adf8:	81 95       	neg	r24
    adfa:	91 09       	sbc	r25, r1
    adfc:	64 e6       	ldi	r22, 0x64	; 100
    adfe:	70 e0       	ldi	r23, 0x00	; 0
    ae00:	0e 94 dd 60 	call	0xc1ba	; 0xc1ba <__divmodhi4>
    ae04:	2d b7       	in	r18, 0x3d	; 61
    ae06:	3e b7       	in	r19, 0x3e	; 62
    ae08:	2e 5e       	subi	r18, 0xEE	; 238
    ae0a:	3f 4f       	sbci	r19, 0xFF	; 255
    ae0c:	2d bf       	out	0x3d, r18	; 61
    ae0e:	3e bf       	out	0x3e, r19	; 62
    ae10:	ed a0       	ldd	r14, Y+37	; 0x25
    ae12:	fe a0       	ldd	r15, Y+38	; 0x26
    ae14:	ff 20       	and	r15, r15
    ae16:	14 f4       	brge	.+4      	; 0xae1c <main+0xe24>
    ae18:	2d e2       	ldi	r18, 0x2D	; 45
    ae1a:	01 c0       	rjmp	.+2      	; 0xae1e <main+0xe26>
    ae1c:	2b e2       	ldi	r18, 0x2B	; 43
    ae1e:	2b 96       	adiw	r28, 0x0b	; 11
    ae20:	ff ac       	ldd	r15, Y+63	; 0x3f
    ae22:	2b 97       	sbiw	r28, 0x0b	; 11
    ae24:	ff 92       	push	r15
    ae26:	2a 96       	adiw	r28, 0x0a	; 10
    ae28:	0f ad       	ldd	r16, Y+63	; 0x3f
    ae2a:	2a 97       	sbiw	r28, 0x0a	; 10
    ae2c:	0f 93       	push	r16
    ae2e:	9f 93       	push	r25
    ae30:	8f 93       	push	r24
    ae32:	7f 93       	push	r23
    ae34:	6f 93       	push	r22
    ae36:	82 2f       	mov	r24, r18
    ae38:	02 2e       	mov	r0, r18
    ae3a:	00 0c       	add	r0, r0
    ae3c:	99 0b       	sbc	r25, r25
    ae3e:	9f 93       	push	r25
    ae40:	2f 93       	push	r18
    ae42:	8f eb       	ldi	r24, 0xBF	; 191
    ae44:	9d e2       	ldi	r25, 0x2D	; 45
    ae46:	9f 93       	push	r25
    ae48:	8f 93       	push	r24
    ae4a:	1f 92       	push	r1
    ae4c:	80 e4       	ldi	r24, 0x40	; 64
    ae4e:	8f 93       	push	r24
    ae50:	3f 92       	push	r3
    ae52:	2f 92       	push	r2
    ae54:	0e 94 18 67 	call	0xce30	; 0xce30 <snprintf_P>
    ae58:	81 34       	cpi	r24, 0x41	; 65
    ae5a:	91 05       	cpc	r25, r1
    ae5c:	10 f0       	brcs	.+4      	; 0xae62 <main+0xe6a>
    ae5e:	80 e4       	ldi	r24, 0x40	; 64
    ae60:	90 e0       	ldi	r25, 0x00	; 0
    ae62:	40 e0       	ldi	r20, 0x00	; 0
    ae64:	68 2f       	mov	r22, r24
    ae66:	c1 01       	movw	r24, r2
    ae68:	0e 94 98 1a 	call	0x3530	; 0x3530 <udi_write_tx_buf>
    ae6c:	40 92 9d 24 	sts	0x249D, r4	; 0x80249d <usb_last.7667>
    ae70:	50 92 9e 24 	sts	0x249E, r5	; 0x80249e <usb_last.7667+0x1>
    ae74:	60 92 9f 24 	sts	0x249F, r6	; 0x80249f <usb_last.7667+0x2>
    ae78:	70 92 a0 24 	sts	0x24A0, r7	; 0x8024a0 <usb_last.7667+0x3>
    ae7c:	2d b7       	in	r18, 0x3d	; 61
    ae7e:	3e b7       	in	r19, 0x3e	; 62
    ae80:	22 5f       	subi	r18, 0xF2	; 242
    ae82:	3f 4f       	sbci	r19, 0xFF	; 255
    ae84:	2d bf       	out	0x3d, r18	; 61
    ae86:	3e bf       	out	0x3e, r19	; 62
    ae88:	f8 94       	cli
    ae8a:	80 91 ad 27 	lds	r24, 0x27AD	; 0x8027ad <sleepmgr_locks>
    ae8e:	81 11       	cpse	r24, r1
    ae90:	09 c0       	rjmp	.+18     	; 0xaea4 <main+0xeac>
    ae92:	ae ea       	ldi	r26, 0xAE	; 174
    ae94:	b7 e2       	ldi	r27, 0x27	; 39
    ae96:	e0 e0       	ldi	r30, 0x00	; 0
    ae98:	ef 5f       	subi	r30, 0xFF	; 255
    ae9a:	8d 91       	ld	r24, X+
    ae9c:	88 23       	and	r24, r24
    ae9e:	e1 f3       	breq	.-8      	; 0xae98 <main+0xea0>
    aea0:	e1 11       	cpse	r30, r1
    aea2:	02 c0       	rjmp	.+4      	; 0xaea8 <main+0xeb0>
    aea4:	78 94       	sei
    aea6:	12 c0       	rjmp	.+36     	; 0xaecc <main+0xed4>
    aea8:	a8 e4       	ldi	r26, 0x48	; 72
    aeaa:	b0 e0       	ldi	r27, 0x00	; 0
    aeac:	8c 91       	ld	r24, X
    aeae:	f0 e0       	ldi	r31, 0x00	; 0
    aeb0:	e3 5a       	subi	r30, 0xA3	; 163
    aeb2:	ff 4d       	sbci	r31, 0xDF	; 223
    aeb4:	81 7f       	andi	r24, 0xF1	; 241
    aeb6:	90 81       	ld	r25, Z
    aeb8:	89 2b       	or	r24, r25
    aeba:	8c 93       	st	X, r24
    aebc:	8c 91       	ld	r24, X
    aebe:	81 60       	ori	r24, 0x01	; 1
    aec0:	8c 93       	st	X, r24
    aec2:	78 94       	sei
    aec4:	88 95       	sleep
    aec6:	8c 91       	ld	r24, X
    aec8:	8e 7f       	andi	r24, 0xFE	; 254
    aeca:	8c 93       	st	X, r24
    aecc:	8f b7       	in	r24, 0x3f	; 63
    aece:	8f 83       	std	Y+7, r24	; 0x07
    aed0:	f8 94       	cli
    aed2:	9f 81       	ldd	r25, Y+7	; 0x07
    aed4:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_workmode>
    aed8:	9f bf       	out	0x3f, r25	; 63
    aeda:	81 11       	cpse	r24, r1
    aedc:	7e c9       	rjmp	.-3332   	; 0xa1da <main+0x1e2>
    aede:	f8 94       	cli
    aee0:	f8 94       	cli
    aee2:	80 91 ad 27 	lds	r24, 0x27AD	; 0x8027ad <sleepmgr_locks>
    aee6:	81 11       	cpse	r24, r1
    aee8:	09 c0       	rjmp	.+18     	; 0xaefc <main+0xf04>
    aeea:	ae ea       	ldi	r26, 0xAE	; 174
    aeec:	b7 e2       	ldi	r27, 0x27	; 39
    aeee:	e0 e0       	ldi	r30, 0x00	; 0
    aef0:	ef 5f       	subi	r30, 0xFF	; 255
    aef2:	8d 91       	ld	r24, X+
    aef4:	88 23       	and	r24, r24
    aef6:	e1 f3       	breq	.-8      	; 0xaef0 <main+0xef8>
    aef8:	e1 11       	cpse	r30, r1
    aefa:	02 c0       	rjmp	.+4      	; 0xaf00 <main+0xf08>
    aefc:	78 94       	sei
    aefe:	13 c0       	rjmp	.+38     	; 0xaf26 <main+0xf2e>
    af00:	a8 e4       	ldi	r26, 0x48	; 72
    af02:	b0 e0       	ldi	r27, 0x00	; 0
    af04:	8c 91       	ld	r24, X
    af06:	f0 e0       	ldi	r31, 0x00	; 0
    af08:	e3 5a       	subi	r30, 0xA3	; 163
    af0a:	ff 4d       	sbci	r31, 0xDF	; 223
    af0c:	98 2f       	mov	r25, r24
    af0e:	91 7f       	andi	r25, 0xF1	; 241
    af10:	80 81       	ld	r24, Z
    af12:	89 2b       	or	r24, r25
    af14:	8c 93       	st	X, r24
    af16:	8c 91       	ld	r24, X
    af18:	81 60       	ori	r24, 0x01	; 1
    af1a:	8c 93       	st	X, r24
    af1c:	78 94       	sei
    af1e:	88 95       	sleep
    af20:	8c 91       	ld	r24, X
    af22:	8e 7f       	andi	r24, 0xFE	; 254
    af24:	8c 93       	st	X, r24
    af26:	80 e0       	ldi	r24, 0x00	; 0
    af28:	90 e0       	ldi	r25, 0x00	; 0
    af2a:	eb a8       	ldd	r14, Y+51	; 0x33
    af2c:	fc a8       	ldd	r15, Y+52	; 0x34
    af2e:	ed be       	out	0x3d, r14	; 61
    af30:	fe be       	out	0x3e, r15	; 62
    af32:	ce 5a       	subi	r28, 0xAE	; 174
    af34:	df 4f       	sbci	r29, 0xFF	; 255
    af36:	cd bf       	out	0x3d, r28	; 61
    af38:	de bf       	out	0x3e, r29	; 62
    af3a:	df 91       	pop	r29
    af3c:	cf 91       	pop	r28
    af3e:	1f 91       	pop	r17
    af40:	0f 91       	pop	r16
    af42:	ff 90       	pop	r15
    af44:	ef 90       	pop	r14
    af46:	df 90       	pop	r13
    af48:	cf 90       	pop	r12
    af4a:	bf 90       	pop	r11
    af4c:	af 90       	pop	r10
    af4e:	9f 90       	pop	r9
    af50:	8f 90       	pop	r8
    af52:	7f 90       	pop	r7
    af54:	6f 90       	pop	r6
    af56:	5f 90       	pop	r5
    af58:	4f 90       	pop	r4
    af5a:	3f 90       	pop	r3
    af5c:	2f 90       	pop	r2
    af5e:	08 95       	ret

0000af60 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    af60:	cf 93       	push	r28
    af62:	df 93       	push	r29
    af64:	cd b7       	in	r28, 0x3d	; 61
    af66:	de b7       	in	r29, 0x3e	; 62
    af68:	28 97       	sbiw	r28, 0x08	; 8
    af6a:	cd bf       	out	0x3d, r28	; 61
    af6c:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    af6e:	8f ef       	ldi	r24, 0xFF	; 255
    af70:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    af74:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    af78:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    af7c:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    af80:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    af84:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    af88:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    af8c:	61 e0       	ldi	r22, 0x01	; 1
    af8e:	81 e4       	ldi	r24, 0x41	; 65
    af90:	90 e0       	ldi	r25, 0x00	; 0
    af92:	0e 94 b4 60 	call	0xc168	; 0xc168 <ccp_write_io>
    af96:	6c e1       	ldi	r22, 0x1C	; 28
    af98:	70 e0       	ldi	r23, 0x00	; 0
    af9a:	82 e0       	ldi	r24, 0x02	; 2
    af9c:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    afa0:	8a 83       	std	Y+2, r24	; 0x02
    afa2:	6d e1       	ldi	r22, 0x1D	; 29
    afa4:	70 e0       	ldi	r23, 0x00	; 0
    afa6:	82 e0       	ldi	r24, 0x02	; 2
    afa8:	0e 94 aa 60 	call	0xc154	; 0xc154 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    afac:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    afae:	89 81       	ldd	r24, Y+1	; 0x01
    afb0:	9a 81       	ldd	r25, Y+2	; 0x02
    afb2:	01 96       	adiw	r24, 0x01	; 1
    afb4:	21 f4       	brne	.+8      	; 0xafbe <sysclk_init+0x5e>
		cal = 0x2340;
    afb6:	80 e4       	ldi	r24, 0x40	; 64
    afb8:	93 e2       	ldi	r25, 0x23	; 35
    afba:	89 83       	std	Y+1, r24	; 0x01
    afbc:	9a 83       	std	Y+2, r25	; 0x02
    afbe:	89 81       	ldd	r24, Y+1	; 0x01
    afc0:	9a 81       	ldd	r25, Y+2	; 0x02
    afc2:	8b 83       	std	Y+3, r24	; 0x03
    afc4:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    afc6:	e0 e6       	ldi	r30, 0x60	; 96
    afc8:	f0 e0       	ldi	r31, 0x00	; 0
    afca:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    afcc:	8c 81       	ldd	r24, Y+4	; 0x04
    afce:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    afd0:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    afd4:	84 fd       	sbrc	r24, 4
    afd6:	21 c0       	rjmp	.+66     	; 0xb01a <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    afd8:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    afdc:	83 fd       	sbrc	r24, 3
    afde:	0e c0       	rjmp	.+28     	; 0xaffc <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    afe0:	e0 e5       	ldi	r30, 0x50	; 80
    afe2:	f0 e0       	ldi	r31, 0x00	; 0
    afe4:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    afe6:	8f b7       	in	r24, 0x3f	; 63
    afe8:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    afea:	f8 94       	cli
	return flags;
    afec:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    afee:	80 81       	ld	r24, Z
    aff0:	88 60       	ori	r24, 0x08	; 8
    aff2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    aff4:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    aff6:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    aff8:	83 ff       	sbrs	r24, 3
    affa:	fd cf       	rjmp	.-6      	; 0xaff6 <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    affc:	8f b7       	in	r24, 0x3f	; 63
    affe:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    b000:	f8 94       	cli
	return flags;
    b002:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    b004:	e0 e5       	ldi	r30, 0x50	; 80
    b006:	f0 e0       	ldi	r31, 0x00	; 0
    b008:	83 ec       	ldi	r24, 0xC3	; 195
    b00a:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    b00c:	80 81       	ld	r24, Z
    b00e:	80 61       	ori	r24, 0x10	; 16
    b010:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b012:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    b014:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    b016:	84 ff       	sbrs	r24, 4
    b018:	fd cf       	rjmp	.-6      	; 0xb014 <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    b01a:	64 e0       	ldi	r22, 0x04	; 4
    b01c:	80 e4       	ldi	r24, 0x40	; 64
    b01e:	90 e0       	ldi	r25, 0x00	; 0
    b020:	0e 94 b4 60 	call	0xc168	; 0xc168 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b024:	8f b7       	in	r24, 0x3f	; 63
    b026:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    b028:	f8 94       	cli
	return flags;
    b02a:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    b02c:	e0 e5       	ldi	r30, 0x50	; 80
    b02e:	f0 e0       	ldi	r31, 0x00	; 0
    b030:	80 81       	ld	r24, Z
    b032:	8e 7f       	andi	r24, 0xFE	; 254
    b034:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b036:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    b038:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b03a:	8f b7       	in	r24, 0x3f	; 63
    b03c:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    b03e:	f8 94       	cli
	return flags;
    b040:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b042:	80 81       	ld	r24, Z
    b044:	88 60       	ori	r24, 0x08	; 8
    b046:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b048:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b04a:	81 81       	ldd	r24, Z+1	; 0x01
    b04c:	83 ff       	sbrs	r24, 3
    b04e:	fd cf       	rjmp	.-6      	; 0xb04a <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    b050:	8b e0       	ldi	r24, 0x0B	; 11
    b052:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    b056:	28 96       	adiw	r28, 0x08	; 8
    b058:	cd bf       	out	0x3d, r28	; 61
    b05a:	de bf       	out	0x3e, r29	; 62
    b05c:	df 91       	pop	r29
    b05e:	cf 91       	pop	r28
    b060:	08 95       	ret

0000b062 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    b062:	cf 93       	push	r28
    b064:	df 93       	push	r29
    b066:	1f 92       	push	r1
    b068:	cd b7       	in	r28, 0x3d	; 61
    b06a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b06c:	9f b7       	in	r25, 0x3f	; 63
    b06e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    b070:	f8 94       	cli
	return flags;
    b072:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    b074:	e8 2f       	mov	r30, r24
    b076:	f0 e0       	ldi	r31, 0x00	; 0
    b078:	e0 59       	subi	r30, 0x90	; 144
    b07a:	ff 4f       	sbci	r31, 0xFF	; 255
    b07c:	60 95       	com	r22
    b07e:	80 81       	ld	r24, Z
    b080:	68 23       	and	r22, r24
    b082:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b084:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    b086:	0f 90       	pop	r0
    b088:	df 91       	pop	r29
    b08a:	cf 91       	pop	r28
    b08c:	08 95       	ret

0000b08e <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    b08e:	cf 93       	push	r28
    b090:	df 93       	push	r29
    b092:	1f 92       	push	r1
    b094:	cd b7       	in	r28, 0x3d	; 61
    b096:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b098:	9f b7       	in	r25, 0x3f	; 63
    b09a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    b09c:	f8 94       	cli
	return flags;
    b09e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    b0a0:	e8 2f       	mov	r30, r24
    b0a2:	f0 e0       	ldi	r31, 0x00	; 0
    b0a4:	e0 59       	subi	r30, 0x90	; 144
    b0a6:	ff 4f       	sbci	r31, 0xFF	; 255
    b0a8:	80 81       	ld	r24, Z
    b0aa:	68 2b       	or	r22, r24
    b0ac:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b0ae:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    b0b0:	0f 90       	pop	r0
    b0b2:	df 91       	pop	r29
    b0b4:	cf 91       	pop	r28
    b0b6:	08 95       	ret

0000b0b8 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    b0b8:	cf 93       	push	r28
    b0ba:	df 93       	push	r29
    b0bc:	1f 92       	push	r1
    b0be:	1f 92       	push	r1
    b0c0:	cd b7       	in	r28, 0x3d	; 61
    b0c2:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    b0c4:	86 30       	cpi	r24, 0x06	; 6
    b0c6:	11 f0       	breq	.+4      	; 0xb0cc <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    b0c8:	60 e0       	ldi	r22, 0x00	; 0
    b0ca:	01 c0       	rjmp	.+2      	; 0xb0ce <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    b0cc:	68 e1       	ldi	r22, 0x18	; 24
    b0ce:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    b0d2:	81 fd       	sbrc	r24, 1
    b0d4:	2a c0       	rjmp	.+84     	; 0xb12a <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b0d6:	8f b7       	in	r24, 0x3f	; 63
    b0d8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    b0da:	f8 94       	cli
	return flags;
    b0dc:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b0de:	e0 e5       	ldi	r30, 0x50	; 80
    b0e0:	f0 e0       	ldi	r31, 0x00	; 0
    b0e2:	80 81       	ld	r24, Z
    b0e4:	82 60       	ori	r24, 0x02	; 2
    b0e6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b0e8:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b0ea:	81 81       	ldd	r24, Z+1	; 0x01
    b0ec:	81 ff       	sbrs	r24, 1
    b0ee:	fd cf       	rjmp	.-6      	; 0xb0ea <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b0f0:	8f b7       	in	r24, 0x3f	; 63
    b0f2:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    b0f4:	f8 94       	cli
	return flags;
    b0f6:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    b0f8:	a0 e5       	ldi	r26, 0x50	; 80
    b0fa:	b0 e0       	ldi	r27, 0x00	; 0
    b0fc:	16 96       	adiw	r26, 0x06	; 6
    b0fe:	8c 91       	ld	r24, X
    b100:	16 97       	sbiw	r26, 0x06	; 6
    b102:	89 7f       	andi	r24, 0xF9	; 249
    b104:	16 96       	adiw	r26, 0x06	; 6
    b106:	8c 93       	st	X, r24
    b108:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    b10a:	e0 e6       	ldi	r30, 0x60	; 96
    b10c:	f0 e0       	ldi	r31, 0x00	; 0
    b10e:	80 e8       	ldi	r24, 0x80	; 128
    b110:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    b112:	8b eb       	ldi	r24, 0xBB	; 187
    b114:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    b116:	16 96       	adiw	r26, 0x06	; 6
    b118:	8c 91       	ld	r24, X
    b11a:	16 97       	sbiw	r26, 0x06	; 6
    b11c:	84 60       	ori	r24, 0x04	; 4
    b11e:	16 96       	adiw	r26, 0x06	; 6
    b120:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    b122:	80 81       	ld	r24, Z
    b124:	81 60       	ori	r24, 0x01	; 1
    b126:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b128:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    b12a:	63 60       	ori	r22, 0x03	; 3
    b12c:	84 e4       	ldi	r24, 0x44	; 68
    b12e:	90 e0       	ldi	r25, 0x00	; 0
    b130:	0e 94 b4 60 	call	0xc168	; 0xc168 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    b134:	60 e4       	ldi	r22, 0x40	; 64
    b136:	80 e0       	ldi	r24, 0x00	; 0
    b138:	94 df       	rcall	.-216    	; 0xb062 <sysclk_enable_module>
}
    b13a:	0f 90       	pop	r0
    b13c:	0f 90       	pop	r0
    b13e:	df 91       	pop	r29
    b140:	cf 91       	pop	r28
    b142:	08 95       	ret

0000b144 <udi_cdc_comm_disable>:
    b144:	80 91 6c 27 	lds	r24, 0x276C	; 0x80276c <udi_cdc_nb_comm_enabled>
    b148:	81 50       	subi	r24, 0x01	; 1
    b14a:	80 93 6c 27 	sts	0x276C, r24	; 0x80276c <udi_cdc_nb_comm_enabled>
    b14e:	08 95       	ret

0000b150 <udi_cdc_data_setup>:
    b150:	80 e0       	ldi	r24, 0x00	; 0
    b152:	08 95       	ret

0000b154 <udi_cdc_getsetting>:
    b154:	80 e0       	ldi	r24, 0x00	; 0
    b156:	08 95       	ret

0000b158 <udi_cdc_line_coding_received>:
    b158:	6a e7       	ldi	r22, 0x7A	; 122
    b15a:	77 e2       	ldi	r23, 0x27	; 39
    b15c:	80 e0       	ldi	r24, 0x00	; 0
    b15e:	0c 94 f2 4f 	jmp	0x9fe4	; 0x9fe4 <usb_callback_config>
    b162:	08 95       	ret

0000b164 <udi_cdc_comm_enable>:
    b164:	10 92 6c 27 	sts	0x276C, r1	; 0x80276c <udi_cdc_nb_comm_enabled>
    b168:	10 92 78 27 	sts	0x2778, r1	; 0x802778 <udi_cdc_state>
    b16c:	10 92 79 27 	sts	0x2779, r1	; 0x802779 <udi_cdc_state+0x1>
    b170:	ee e6       	ldi	r30, 0x6E	; 110
    b172:	f7 e2       	ldi	r31, 0x27	; 39
    b174:	81 ea       	ldi	r24, 0xA1	; 161
    b176:	80 83       	st	Z, r24
    b178:	80 e2       	ldi	r24, 0x20	; 32
    b17a:	81 83       	std	Z+1, r24	; 0x01
    b17c:	12 82       	std	Z+2, r1	; 0x02
    b17e:	13 82       	std	Z+3, r1	; 0x03
    b180:	14 82       	std	Z+4, r1	; 0x04
    b182:	15 82       	std	Z+5, r1	; 0x05
    b184:	82 e0       	ldi	r24, 0x02	; 2
    b186:	90 e0       	ldi	r25, 0x00	; 0
    b188:	86 83       	std	Z+6, r24	; 0x06
    b18a:	97 83       	std	Z+7, r25	; 0x07
    b18c:	10 86       	std	Z+8, r1	; 0x08
    b18e:	11 86       	std	Z+9, r1	; 0x09
    b190:	ea e7       	ldi	r30, 0x7A	; 122
    b192:	f7 e2       	ldi	r31, 0x27	; 39
    b194:	80 e0       	ldi	r24, 0x00	; 0
    b196:	92 ec       	ldi	r25, 0xC2	; 194
    b198:	a1 e0       	ldi	r26, 0x01	; 1
    b19a:	b0 e0       	ldi	r27, 0x00	; 0
    b19c:	80 83       	st	Z, r24
    b19e:	91 83       	std	Z+1, r25	; 0x01
    b1a0:	a2 83       	std	Z+2, r26	; 0x02
    b1a2:	b3 83       	std	Z+3, r27	; 0x03
    b1a4:	14 82       	std	Z+4, r1	; 0x04
    b1a6:	15 82       	std	Z+5, r1	; 0x05
    b1a8:	88 e0       	ldi	r24, 0x08	; 8
    b1aa:	86 83       	std	Z+6, r24	; 0x06
    b1ac:	bf 01       	movw	r22, r30
    b1ae:	80 e0       	ldi	r24, 0x00	; 0
    b1b0:	0e 94 f2 4f 	call	0x9fe4	; 0x9fe4 <usb_callback_config>
    b1b4:	0e 94 eb 4f 	call	0x9fd6	; 0x9fd6 <usb_callback_cdc_enable>
    b1b8:	88 23       	and	r24, r24
    b1ba:	29 f0       	breq	.+10     	; 0xb1c6 <udi_cdc_comm_enable+0x62>
    b1bc:	90 91 6c 27 	lds	r25, 0x276C	; 0x80276c <udi_cdc_nb_comm_enabled>
    b1c0:	9f 5f       	subi	r25, 0xFF	; 255
    b1c2:	90 93 6c 27 	sts	0x276C, r25	; 0x80276c <udi_cdc_nb_comm_enabled>
    b1c6:	08 95       	ret

0000b1c8 <udi_cdc_tx_send>:
    b1c8:	ff 92       	push	r15
    b1ca:	0f 93       	push	r16
    b1cc:	1f 93       	push	r17
    b1ce:	cf 93       	push	r28
    b1d0:	df 93       	push	r29
    b1d2:	1f 92       	push	r1
    b1d4:	cd b7       	in	r28, 0x3d	; 61
    b1d6:	de b7       	in	r29, 0x3e	; 62
    b1d8:	80 91 59 26 	lds	r24, 0x2659	; 0x802659 <udi_cdc_tx_trans_ongoing>
    b1dc:	81 11       	cpse	r24, r1
    b1de:	9f c0       	rjmp	.+318    	; 0xb31e <udi_cdc_tx_send+0x156>
    b1e0:	0e 94 5d 43 	call	0x86ba	; 0x86ba <udd_is_high_speed>
    b1e4:	88 23       	and	r24, r24
    b1e6:	51 f0       	breq	.+20     	; 0xb1fc <udi_cdc_tx_send+0x34>
    b1e8:	00 91 5a 26 	lds	r16, 0x265A	; 0x80265a <udi_cdc_tx_sof_num>
    b1ec:	10 91 5b 26 	lds	r17, 0x265B	; 0x80265b <udi_cdc_tx_sof_num+0x1>
    b1f0:	0e 94 6a 43 	call	0x86d4	; 0x86d4 <udd_get_micro_frame_number>
    b1f4:	08 17       	cp	r16, r24
    b1f6:	19 07       	cpc	r17, r25
    b1f8:	59 f4       	brne	.+22     	; 0xb210 <udi_cdc_tx_send+0x48>
    b1fa:	91 c0       	rjmp	.+290    	; 0xb31e <udi_cdc_tx_send+0x156>
    b1fc:	00 91 5a 26 	lds	r16, 0x265A	; 0x80265a <udi_cdc_tx_sof_num>
    b200:	10 91 5b 26 	lds	r17, 0x265B	; 0x80265b <udi_cdc_tx_sof_num+0x1>
    b204:	0e 94 65 43 	call	0x86ca	; 0x86ca <udd_get_frame_number>
    b208:	08 17       	cp	r16, r24
    b20a:	19 07       	cpc	r17, r25
    b20c:	09 f4       	brne	.+2      	; 0xb210 <udi_cdc_tx_send+0x48>
    b20e:	87 c0       	rjmp	.+270    	; 0xb31e <udi_cdc_tx_send+0x156>
    b210:	8f b7       	in	r24, 0x3f	; 63
    b212:	89 83       	std	Y+1, r24	; 0x01
    b214:	f8 94       	cli
    b216:	19 81       	ldd	r17, Y+1	; 0x01
    b218:	00 91 5c 26 	lds	r16, 0x265C	; 0x80265c <udi_cdc_tx_buf_sel>
    b21c:	e0 2f       	mov	r30, r16
    b21e:	f0 e0       	ldi	r31, 0x00	; 0
    b220:	ee 0f       	add	r30, r30
    b222:	ff 1f       	adc	r31, r31
    b224:	e3 5a       	subi	r30, 0xA3	; 163
    b226:	f9 4d       	sbci	r31, 0xD9	; 217
    b228:	80 81       	ld	r24, Z
    b22a:	91 81       	ldd	r25, Z+1	; 0x01
    b22c:	89 2b       	or	r24, r25
    b22e:	09 f5       	brne	.+66     	; 0xb272 <udi_cdc_tx_send+0xaa>
    b230:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <sof_zlp_counter.5059>
    b234:	90 91 57 26 	lds	r25, 0x2657	; 0x802657 <sof_zlp_counter.5059+0x1>
    b238:	01 96       	adiw	r24, 0x01	; 1
    b23a:	80 93 56 26 	sts	0x2656, r24	; 0x802656 <sof_zlp_counter.5059>
    b23e:	90 93 57 26 	sts	0x2657, r25	; 0x802657 <sof_zlp_counter.5059+0x1>
    b242:	0e 94 5d 43 	call	0x86ba	; 0x86ba <udd_is_high_speed>
    b246:	81 11       	cpse	r24, r1
    b248:	07 c0       	rjmp	.+14     	; 0xb258 <udi_cdc_tx_send+0x90>
    b24a:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <sof_zlp_counter.5059>
    b24e:	90 91 57 26 	lds	r25, 0x2657	; 0x802657 <sof_zlp_counter.5059+0x1>
    b252:	84 36       	cpi	r24, 0x64	; 100
    b254:	91 05       	cpc	r25, r1
    b256:	58 f0       	brcs	.+22     	; 0xb26e <udi_cdc_tx_send+0xa6>
    b258:	0e 94 5d 43 	call	0x86ba	; 0x86ba <udd_is_high_speed>
    b25c:	88 23       	and	r24, r24
    b25e:	49 f0       	breq	.+18     	; 0xb272 <udi_cdc_tx_send+0xaa>
    b260:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <sof_zlp_counter.5059>
    b264:	90 91 57 26 	lds	r25, 0x2657	; 0x802657 <sof_zlp_counter.5059+0x1>
    b268:	80 32       	cpi	r24, 0x20	; 32
    b26a:	93 40       	sbci	r25, 0x03	; 3
    b26c:	10 f4       	brcc	.+4      	; 0xb272 <udi_cdc_tx_send+0xaa>
    b26e:	1f bf       	out	0x3f, r17	; 63
    b270:	56 c0       	rjmp	.+172    	; 0xb31e <udi_cdc_tx_send+0x156>
    b272:	10 92 56 26 	sts	0x2656, r1	; 0x802656 <sof_zlp_counter.5059>
    b276:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <sof_zlp_counter.5059+0x1>
    b27a:	80 91 58 26 	lds	r24, 0x2658	; 0x802658 <udi_cdc_tx_both_buf_to_send>
    b27e:	81 11       	cpse	r24, r1
    b280:	06 c0       	rjmp	.+12     	; 0xb28e <udi_cdc_tx_send+0xc6>
    b282:	81 e0       	ldi	r24, 0x01	; 1
    b284:	01 11       	cpse	r16, r1
    b286:	80 e0       	ldi	r24, 0x00	; 0
    b288:	80 93 5c 26 	sts	0x265C, r24	; 0x80265c <udi_cdc_tx_buf_sel>
    b28c:	04 c0       	rjmp	.+8      	; 0xb296 <udi_cdc_tx_send+0xce>
    b28e:	81 e0       	ldi	r24, 0x01	; 1
    b290:	01 11       	cpse	r16, r1
    b292:	80 e0       	ldi	r24, 0x00	; 0
    b294:	08 2f       	mov	r16, r24
    b296:	81 e0       	ldi	r24, 0x01	; 1
    b298:	80 93 59 26 	sts	0x2659, r24	; 0x802659 <udi_cdc_tx_trans_ongoing>
    b29c:	1f bf       	out	0x3f, r17	; 63
    b29e:	10 e0       	ldi	r17, 0x00	; 0
    b2a0:	f8 01       	movw	r30, r16
    b2a2:	ee 0f       	add	r30, r30
    b2a4:	ff 1f       	adc	r31, r31
    b2a6:	e3 5a       	subi	r30, 0xA3	; 163
    b2a8:	f9 4d       	sbci	r31, 0xD9	; 217
    b2aa:	80 81       	ld	r24, Z
    b2ac:	91 81       	ldd	r25, Z+1	; 0x01
    b2ae:	ff 24       	eor	r15, r15
    b2b0:	f3 94       	inc	r15
    b2b2:	80 34       	cpi	r24, 0x40	; 64
    b2b4:	91 05       	cpc	r25, r1
    b2b6:	09 f4       	brne	.+2      	; 0xb2ba <udi_cdc_tx_send+0xf2>
    b2b8:	f1 2c       	mov	r15, r1
    b2ba:	80 34       	cpi	r24, 0x40	; 64
    b2bc:	91 05       	cpc	r25, r1
    b2be:	91 f0       	breq	.+36     	; 0xb2e4 <udi_cdc_tx_send+0x11c>
    b2c0:	0e 94 5d 43 	call	0x86ba	; 0x86ba <udd_is_high_speed>
    b2c4:	88 23       	and	r24, r24
    b2c6:	39 f0       	breq	.+14     	; 0xb2d6 <udi_cdc_tx_send+0x10e>
    b2c8:	0e 94 6a 43 	call	0x86d4	; 0x86d4 <udd_get_micro_frame_number>
    b2cc:	80 93 5a 26 	sts	0x265A, r24	; 0x80265a <udi_cdc_tx_sof_num>
    b2d0:	90 93 5b 26 	sts	0x265B, r25	; 0x80265b <udi_cdc_tx_sof_num+0x1>
    b2d4:	0b c0       	rjmp	.+22     	; 0xb2ec <udi_cdc_tx_send+0x124>
    b2d6:	0e 94 65 43 	call	0x86ca	; 0x86ca <udd_get_frame_number>
    b2da:	80 93 5a 26 	sts	0x265A, r24	; 0x80265a <udi_cdc_tx_sof_num>
    b2de:	90 93 5b 26 	sts	0x265B, r25	; 0x80265b <udi_cdc_tx_sof_num+0x1>
    b2e2:	04 c0       	rjmp	.+8      	; 0xb2ec <udi_cdc_tx_send+0x124>
    b2e4:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <udi_cdc_tx_sof_num>
    b2e8:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <udi_cdc_tx_sof_num+0x1>
    b2ec:	f8 01       	movw	r30, r16
    b2ee:	ee 0f       	add	r30, r30
    b2f0:	ff 1f       	adc	r31, r31
    b2f2:	e3 5a       	subi	r30, 0xA3	; 163
    b2f4:	f9 4d       	sbci	r31, 0xD9	; 217
    b2f6:	20 81       	ld	r18, Z
    b2f8:	31 81       	ldd	r19, Z+1	; 0x01
    b2fa:	a8 01       	movw	r20, r16
    b2fc:	00 24       	eor	r0, r0
    b2fe:	56 95       	lsr	r21
    b300:	47 95       	ror	r20
    b302:	07 94       	ror	r0
    b304:	56 95       	lsr	r21
    b306:	47 95       	ror	r20
    b308:	07 94       	ror	r0
    b30a:	54 2f       	mov	r21, r20
    b30c:	40 2d       	mov	r20, r0
    b30e:	4e 59       	subi	r20, 0x9E	; 158
    b310:	59 4d       	sbci	r21, 0xD9	; 217
    b312:	09 e9       	ldi	r16, 0x99	; 153
    b314:	19 e5       	ldi	r17, 0x59	; 89
    b316:	6f 2d       	mov	r22, r15
    b318:	81 e8       	ldi	r24, 0x81	; 129
    b31a:	0e 94 4e 44 	call	0x889c	; 0x889c <udd_ep_run>
    b31e:	0f 90       	pop	r0
    b320:	df 91       	pop	r29
    b322:	cf 91       	pop	r28
    b324:	1f 91       	pop	r17
    b326:	0f 91       	pop	r16
    b328:	ff 90       	pop	r15
    b32a:	08 95       	ret

0000b32c <udi_cdc_data_sof_notify>:
    b32c:	80 e0       	ldi	r24, 0x00	; 0
    b32e:	4c cf       	rjmp	.-360    	; 0xb1c8 <udi_cdc_tx_send>
    b330:	08 95       	ret

0000b332 <udi_cdc_data_sent>:
    b332:	81 11       	cpse	r24, r1
    b334:	1a c0       	rjmp	.+52     	; 0xb36a <udi_cdc_data_sent+0x38>
    b336:	20 91 5c 26 	lds	r18, 0x265C	; 0x80265c <udi_cdc_tx_buf_sel>
    b33a:	81 e0       	ldi	r24, 0x01	; 1
    b33c:	90 e0       	ldi	r25, 0x00	; 0
    b33e:	22 23       	and	r18, r18
    b340:	11 f0       	breq	.+4      	; 0xb346 <udi_cdc_data_sent+0x14>
    b342:	80 e0       	ldi	r24, 0x00	; 0
    b344:	90 e0       	ldi	r25, 0x00	; 0
    b346:	88 0f       	add	r24, r24
    b348:	99 1f       	adc	r25, r25
    b34a:	fc 01       	movw	r30, r24
    b34c:	e3 5a       	subi	r30, 0xA3	; 163
    b34e:	f9 4d       	sbci	r31, 0xD9	; 217
    b350:	10 82       	st	Z, r1
    b352:	11 82       	std	Z+1, r1	; 0x01
    b354:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <udi_cdc_tx_both_buf_to_send>
    b358:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <udi_cdc_tx_trans_ongoing>
    b35c:	67 2b       	or	r22, r23
    b35e:	19 f0       	breq	.+6      	; 0xb366 <udi_cdc_data_sent+0x34>
    b360:	80 e0       	ldi	r24, 0x00	; 0
    b362:	0e 94 f9 4f 	call	0x9ff2	; 0x9ff2 <usb_callback_tx_empty_notify>
    b366:	80 e0       	ldi	r24, 0x00	; 0
    b368:	2f cf       	rjmp	.-418    	; 0xb1c8 <udi_cdc_tx_send>
    b36a:	08 95       	ret

0000b36c <udi_cdc_data_disable>:
    b36c:	80 91 6b 27 	lds	r24, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b370:	81 50       	subi	r24, 0x01	; 1
    b372:	80 93 6b 27 	sts	0x276B, r24	; 0x80276b <udi_cdc_nb_data_enabled>
    b376:	80 91 6b 27 	lds	r24, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b37a:	0e 94 ef 4f 	call	0x9fde	; 0x9fde <usb_callback_cdc_disable>
    b37e:	10 92 6a 27 	sts	0x276A, r1	; 0x80276a <udi_cdc_data_running>
    b382:	08 95       	ret

0000b384 <udi_cdc_comm_setup>:
    b384:	cf 93       	push	r28
    b386:	df 93       	push	r29
    b388:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    b38c:	88 23       	and	r24, r24
    b38e:	e4 f4       	brge	.+56     	; 0xb3c8 <udi_cdc_comm_setup+0x44>
    b390:	80 76       	andi	r24, 0x60	; 96
    b392:	80 32       	cpi	r24, 0x20	; 32
    b394:	09 f0       	breq	.+2      	; 0xb398 <udi_cdc_comm_setup+0x14>
    b396:	49 c0       	rjmp	.+146    	; 0xb42a <udi_cdc_comm_setup+0xa6>
    b398:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    b39c:	81 32       	cpi	r24, 0x21	; 33
    b39e:	09 f0       	breq	.+2      	; 0xb3a2 <udi_cdc_comm_setup+0x1e>
    b3a0:	46 c0       	rjmp	.+140    	; 0xb42e <udi_cdc_comm_setup+0xaa>
    b3a2:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    b3a6:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    b3aa:	07 97       	sbiw	r24, 0x07	; 7
    b3ac:	09 f0       	breq	.+2      	; 0xb3b0 <udi_cdc_comm_setup+0x2c>
    b3ae:	41 c0       	rjmp	.+130    	; 0xb432 <udi_cdc_comm_setup+0xae>
    b3b0:	ed e9       	ldi	r30, 0x9D	; 157
    b3b2:	f7 e2       	ldi	r31, 0x27	; 39
    b3b4:	8a e7       	ldi	r24, 0x7A	; 122
    b3b6:	97 e2       	ldi	r25, 0x27	; 39
    b3b8:	80 87       	std	Z+8, r24	; 0x08
    b3ba:	91 87       	std	Z+9, r25	; 0x09
    b3bc:	87 e0       	ldi	r24, 0x07	; 7
    b3be:	90 e0       	ldi	r25, 0x00	; 0
    b3c0:	82 87       	std	Z+10, r24	; 0x0a
    b3c2:	93 87       	std	Z+11, r25	; 0x0b
    b3c4:	81 e0       	ldi	r24, 0x01	; 1
    b3c6:	3c c0       	rjmp	.+120    	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b3c8:	80 76       	andi	r24, 0x60	; 96
    b3ca:	80 32       	cpi	r24, 0x20	; 32
    b3cc:	a1 f5       	brne	.+104    	; 0xb436 <udi_cdc_comm_setup+0xb2>
    b3ce:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    b3d2:	80 32       	cpi	r24, 0x20	; 32
    b3d4:	19 f0       	breq	.+6      	; 0xb3dc <udi_cdc_comm_setup+0x58>
    b3d6:	82 32       	cpi	r24, 0x22	; 34
    b3d8:	b9 f0       	breq	.+46     	; 0xb408 <udi_cdc_comm_setup+0x84>
    b3da:	2f c0       	rjmp	.+94     	; 0xb43a <udi_cdc_comm_setup+0xb6>
    b3dc:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    b3e0:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    b3e4:	07 97       	sbiw	r24, 0x07	; 7
    b3e6:	59 f5       	brne	.+86     	; 0xb43e <udi_cdc_comm_setup+0xba>
    b3e8:	ed e9       	ldi	r30, 0x9D	; 157
    b3ea:	f7 e2       	ldi	r31, 0x27	; 39
    b3ec:	8c ea       	ldi	r24, 0xAC	; 172
    b3ee:	98 e5       	ldi	r25, 0x58	; 88
    b3f0:	84 87       	std	Z+12, r24	; 0x0c
    b3f2:	95 87       	std	Z+13, r25	; 0x0d
    b3f4:	8a e7       	ldi	r24, 0x7A	; 122
    b3f6:	97 e2       	ldi	r25, 0x27	; 39
    b3f8:	80 87       	std	Z+8, r24	; 0x08
    b3fa:	91 87       	std	Z+9, r25	; 0x09
    b3fc:	87 e0       	ldi	r24, 0x07	; 7
    b3fe:	90 e0       	ldi	r25, 0x00	; 0
    b400:	82 87       	std	Z+10, r24	; 0x0a
    b402:	93 87       	std	Z+11, r25	; 0x0b
    b404:	81 e0       	ldi	r24, 0x01	; 1
    b406:	1c c0       	rjmp	.+56     	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b408:	cd e9       	ldi	r28, 0x9D	; 157
    b40a:	d7 e2       	ldi	r29, 0x27	; 39
    b40c:	6a 81       	ldd	r22, Y+2	; 0x02
    b40e:	61 70       	andi	r22, 0x01	; 1
    b410:	80 e0       	ldi	r24, 0x00	; 0
    b412:	0e 94 f3 4f 	call	0x9fe6	; 0x9fe6 <usb_callback_cdc_set_dtr>
    b416:	6a 81       	ldd	r22, Y+2	; 0x02
    b418:	7b 81       	ldd	r23, Y+3	; 0x03
    b41a:	76 95       	lsr	r23
    b41c:	67 95       	ror	r22
    b41e:	61 70       	andi	r22, 0x01	; 1
    b420:	80 e0       	ldi	r24, 0x00	; 0
    b422:	0e 94 f4 4f 	call	0x9fe8	; 0x9fe8 <usb_callback_cdc_set_rts>
    b426:	81 e0       	ldi	r24, 0x01	; 1
    b428:	0b c0       	rjmp	.+22     	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b42a:	80 e0       	ldi	r24, 0x00	; 0
    b42c:	09 c0       	rjmp	.+18     	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b42e:	80 e0       	ldi	r24, 0x00	; 0
    b430:	07 c0       	rjmp	.+14     	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b432:	80 e0       	ldi	r24, 0x00	; 0
    b434:	05 c0       	rjmp	.+10     	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b436:	80 e0       	ldi	r24, 0x00	; 0
    b438:	03 c0       	rjmp	.+6      	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b43a:	80 e0       	ldi	r24, 0x00	; 0
    b43c:	01 c0       	rjmp	.+2      	; 0xb440 <udi_cdc_comm_setup+0xbc>
    b43e:	80 e0       	ldi	r24, 0x00	; 0
    b440:	df 91       	pop	r29
    b442:	cf 91       	pop	r28
    b444:	08 95       	ret

0000b446 <udi_cdc_multi_get_nb_received_data>:
    b446:	cf 93       	push	r28
    b448:	df 93       	push	r29
    b44a:	1f 92       	push	r1
    b44c:	cd b7       	in	r28, 0x3d	; 61
    b44e:	de b7       	in	r29, 0x3e	; 62
    b450:	8f b7       	in	r24, 0x3f	; 63
    b452:	89 83       	std	Y+1, r24	; 0x01
    b454:	f8 94       	cli
    b456:	49 81       	ldd	r20, Y+1	; 0x01
    b458:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b45c:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b460:	e0 91 e5 26 	lds	r30, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b464:	f0 e0       	ldi	r31, 0x00	; 0
    b466:	ee 0f       	add	r30, r30
    b468:	ff 1f       	adc	r31, r31
    b46a:	ea 51       	subi	r30, 0x1A	; 26
    b46c:	f9 4d       	sbci	r31, 0xD9	; 217
    b46e:	80 81       	ld	r24, Z
    b470:	91 81       	ldd	r25, Z+1	; 0x01
    b472:	4f bf       	out	0x3f, r20	; 63
    b474:	82 1b       	sub	r24, r18
    b476:	93 0b       	sbc	r25, r19
    b478:	0f 90       	pop	r0
    b47a:	df 91       	pop	r29
    b47c:	cf 91       	pop	r28
    b47e:	08 95       	ret

0000b480 <udi_cdc_get_nb_received_data>:
    b480:	80 e0       	ldi	r24, 0x00	; 0
    b482:	e1 cf       	rjmp	.-62     	; 0xb446 <udi_cdc_multi_get_nb_received_data>
    b484:	08 95       	ret

0000b486 <udi_cdc_multi_is_rx_ready>:
    b486:	df df       	rcall	.-66     	; 0xb446 <udi_cdc_multi_get_nb_received_data>
    b488:	21 e0       	ldi	r18, 0x01	; 1
    b48a:	89 2b       	or	r24, r25
    b48c:	09 f4       	brne	.+2      	; 0xb490 <udi_cdc_multi_is_rx_ready+0xa>
    b48e:	20 e0       	ldi	r18, 0x00	; 0
    b490:	82 2f       	mov	r24, r18
    b492:	08 95       	ret

0000b494 <udi_cdc_rx_start>:
    b494:	0f 93       	push	r16
    b496:	1f 93       	push	r17
    b498:	cf 93       	push	r28
    b49a:	df 93       	push	r29
    b49c:	1f 92       	push	r1
    b49e:	cd b7       	in	r28, 0x3d	; 61
    b4a0:	de b7       	in	r29, 0x3e	; 62
    b4a2:	8f b7       	in	r24, 0x3f	; 63
    b4a4:	89 83       	std	Y+1, r24	; 0x01
    b4a6:	f8 94       	cli
    b4a8:	99 81       	ldd	r25, Y+1	; 0x01
    b4aa:	20 91 e5 26 	lds	r18, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b4ae:	80 91 e2 26 	lds	r24, 0x26E2	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b4b2:	81 11       	cpse	r24, r1
    b4b4:	10 c0       	rjmp	.+32     	; 0xb4d6 <udi_cdc_rx_start+0x42>
    b4b6:	60 91 e3 26 	lds	r22, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b4ba:	70 91 e4 26 	lds	r23, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b4be:	02 2f       	mov	r16, r18
    b4c0:	10 e0       	ldi	r17, 0x00	; 0
    b4c2:	f8 01       	movw	r30, r16
    b4c4:	ee 0f       	add	r30, r30
    b4c6:	ff 1f       	adc	r31, r31
    b4c8:	ea 51       	subi	r30, 0x1A	; 26
    b4ca:	f9 4d       	sbci	r31, 0xD9	; 217
    b4cc:	40 81       	ld	r20, Z
    b4ce:	51 81       	ldd	r21, Z+1	; 0x01
    b4d0:	64 17       	cp	r22, r20
    b4d2:	75 07       	cpc	r23, r21
    b4d4:	18 f4       	brcc	.+6      	; 0xb4dc <udi_cdc_rx_start+0x48>
    b4d6:	9f bf       	out	0x3f, r25	; 63
    b4d8:	80 e0       	ldi	r24, 0x00	; 0
    b4da:	28 c0       	rjmp	.+80     	; 0xb52c <udi_cdc_rx_start+0x98>
    b4dc:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <udi_cdc_rx_pos>
    b4e0:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b4e4:	81 e0       	ldi	r24, 0x01	; 1
    b4e6:	21 11       	cpse	r18, r1
    b4e8:	80 e0       	ldi	r24, 0x00	; 0
    b4ea:	80 93 e5 26 	sts	0x26E5, r24	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b4ee:	81 e0       	ldi	r24, 0x01	; 1
    b4f0:	80 93 e2 26 	sts	0x26E2, r24	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b4f4:	9f bf       	out	0x3f, r25	; 63
    b4f6:	80 e0       	ldi	r24, 0x00	; 0
    b4f8:	c6 df       	rcall	.-116    	; 0xb486 <udi_cdc_multi_is_rx_ready>
    b4fa:	88 23       	and	r24, r24
    b4fc:	19 f0       	breq	.+6      	; 0xb504 <udi_cdc_rx_start+0x70>
    b4fe:	80 e0       	ldi	r24, 0x00	; 0
    b500:	0e 94 f5 4f 	call	0x9fea	; 0x9fea <usb_callback_rx_notify>
    b504:	a8 01       	movw	r20, r16
    b506:	00 24       	eor	r0, r0
    b508:	56 95       	lsr	r21
    b50a:	47 95       	ror	r20
    b50c:	07 94       	ror	r0
    b50e:	56 95       	lsr	r21
    b510:	47 95       	ror	r20
    b512:	07 94       	ror	r0
    b514:	54 2f       	mov	r21, r20
    b516:	40 2d       	mov	r20, r0
    b518:	46 51       	subi	r20, 0x16	; 22
    b51a:	59 4d       	sbci	r21, 0xD9	; 217
    b51c:	0e ec       	ldi	r16, 0xCE	; 206
    b51e:	1a e5       	ldi	r17, 0x5A	; 90
    b520:	20 e4       	ldi	r18, 0x40	; 64
    b522:	30 e0       	ldi	r19, 0x00	; 0
    b524:	61 e0       	ldi	r22, 0x01	; 1
    b526:	82 e0       	ldi	r24, 0x02	; 2
    b528:	0e 94 4e 44 	call	0x889c	; 0x889c <udd_ep_run>
    b52c:	0f 90       	pop	r0
    b52e:	df 91       	pop	r29
    b530:	cf 91       	pop	r28
    b532:	1f 91       	pop	r17
    b534:	0f 91       	pop	r16
    b536:	08 95       	ret

0000b538 <udi_cdc_data_enable>:
    b538:	10 92 6b 27 	sts	0x276B, r1	; 0x80276b <udi_cdc_nb_data_enabled>
    b53c:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <udi_cdc_tx_trans_ongoing>
    b540:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <udi_cdc_tx_both_buf_to_send>
    b544:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <udi_cdc_tx_buf_sel>
    b548:	ed e5       	ldi	r30, 0x5D	; 93
    b54a:	f6 e2       	ldi	r31, 0x26	; 38
    b54c:	10 82       	st	Z, r1
    b54e:	11 82       	std	Z+1, r1	; 0x01
    b550:	12 82       	std	Z+2, r1	; 0x02
    b552:	13 82       	std	Z+3, r1	; 0x03
    b554:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <udi_cdc_tx_sof_num>
    b558:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <udi_cdc_tx_sof_num+0x1>
    b55c:	80 e0       	ldi	r24, 0x00	; 0
    b55e:	34 de       	rcall	.-920    	; 0xb1c8 <udi_cdc_tx_send>
    b560:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b564:	10 92 e5 26 	sts	0x26E5, r1	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b568:	e6 ee       	ldi	r30, 0xE6	; 230
    b56a:	f6 e2       	ldi	r31, 0x26	; 38
    b56c:	10 82       	st	Z, r1
    b56e:	11 82       	std	Z+1, r1	; 0x01
    b570:	12 82       	std	Z+2, r1	; 0x02
    b572:	13 82       	std	Z+3, r1	; 0x03
    b574:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <udi_cdc_rx_pos>
    b578:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b57c:	80 e0       	ldi	r24, 0x00	; 0
    b57e:	8a df       	rcall	.-236    	; 0xb494 <udi_cdc_rx_start>
    b580:	88 23       	and	r24, r24
    b582:	59 f0       	breq	.+22     	; 0xb59a <udi_cdc_data_enable+0x62>
    b584:	90 91 6b 27 	lds	r25, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b588:	9f 5f       	subi	r25, 0xFF	; 255
    b58a:	90 93 6b 27 	sts	0x276B, r25	; 0x80276b <udi_cdc_nb_data_enabled>
    b58e:	90 91 6b 27 	lds	r25, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b592:	91 30       	cpi	r25, 0x01	; 1
    b594:	11 f4       	brne	.+4      	; 0xb59a <udi_cdc_data_enable+0x62>
    b596:	90 93 6a 27 	sts	0x276A, r25	; 0x80276a <udi_cdc_data_running>
    b59a:	08 95       	ret

0000b59c <udi_cdc_data_received>:
    b59c:	0f 93       	push	r16
    b59e:	1f 93       	push	r17
    b5a0:	81 11       	cpse	r24, r1
    b5a2:	29 c0       	rjmp	.+82     	; 0xb5f6 <udi_cdc_data_received+0x5a>
    b5a4:	80 91 e5 26 	lds	r24, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b5a8:	e1 e0       	ldi	r30, 0x01	; 1
    b5aa:	81 11       	cpse	r24, r1
    b5ac:	e0 e0       	ldi	r30, 0x00	; 0
    b5ae:	84 2f       	mov	r24, r20
    b5b0:	61 15       	cp	r22, r1
    b5b2:	71 05       	cpc	r23, r1
    b5b4:	a9 f4       	brne	.+42     	; 0xb5e0 <udi_cdc_data_received+0x44>
    b5b6:	4e 2f       	mov	r20, r30
    b5b8:	50 e0       	ldi	r21, 0x00	; 0
    b5ba:	00 24       	eor	r0, r0
    b5bc:	56 95       	lsr	r21
    b5be:	47 95       	ror	r20
    b5c0:	07 94       	ror	r0
    b5c2:	56 95       	lsr	r21
    b5c4:	47 95       	ror	r20
    b5c6:	07 94       	ror	r0
    b5c8:	54 2f       	mov	r21, r20
    b5ca:	40 2d       	mov	r20, r0
    b5cc:	46 51       	subi	r20, 0x16	; 22
    b5ce:	59 4d       	sbci	r21, 0xD9	; 217
    b5d0:	0e ec       	ldi	r16, 0xCE	; 206
    b5d2:	1a e5       	ldi	r17, 0x5A	; 90
    b5d4:	20 e4       	ldi	r18, 0x40	; 64
    b5d6:	30 e0       	ldi	r19, 0x00	; 0
    b5d8:	61 e0       	ldi	r22, 0x01	; 1
    b5da:	0e 94 4e 44 	call	0x889c	; 0x889c <udd_ep_run>
    b5de:	0b c0       	rjmp	.+22     	; 0xb5f6 <udi_cdc_data_received+0x5a>
    b5e0:	f0 e0       	ldi	r31, 0x00	; 0
    b5e2:	ee 0f       	add	r30, r30
    b5e4:	ff 1f       	adc	r31, r31
    b5e6:	ea 51       	subi	r30, 0x1A	; 26
    b5e8:	f9 4d       	sbci	r31, 0xD9	; 217
    b5ea:	60 83       	st	Z, r22
    b5ec:	71 83       	std	Z+1, r23	; 0x01
    b5ee:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b5f2:	80 e0       	ldi	r24, 0x00	; 0
    b5f4:	4f df       	rcall	.-354    	; 0xb494 <udi_cdc_rx_start>
    b5f6:	1f 91       	pop	r17
    b5f8:	0f 91       	pop	r16
    b5fa:	08 95       	ret

0000b5fc <udi_cdc_multi_getc>:
    b5fc:	ef 92       	push	r14
    b5fe:	ff 92       	push	r15
    b600:	1f 93       	push	r17
    b602:	cf 93       	push	r28
    b604:	df 93       	push	r29
    b606:	1f 92       	push	r1
    b608:	cd b7       	in	r28, 0x3d	; 61
    b60a:	de b7       	in	r29, 0x3e	; 62
    b60c:	11 e0       	ldi	r17, 0x01	; 1
    b60e:	80 91 80 27 	lds	r24, 0x2780	; 0x802780 <udi_cdc_line_coding+0x6>
    b612:	89 30       	cpi	r24, 0x09	; 9
    b614:	09 f0       	breq	.+2      	; 0xb618 <udi_cdc_multi_getc+0x1c>
    b616:	10 e0       	ldi	r17, 0x00	; 0
    b618:	40 e0       	ldi	r20, 0x00	; 0
    b61a:	50 e0       	ldi	r21, 0x00	; 0
    b61c:	8f b7       	in	r24, 0x3f	; 63
    b61e:	89 83       	std	Y+1, r24	; 0x01
    b620:	f8 94       	cli
    b622:	a9 81       	ldd	r26, Y+1	; 0x01
    b624:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b628:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b62c:	80 91 e5 26 	lds	r24, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b630:	90 e0       	ldi	r25, 0x00	; 0
    b632:	fc 01       	movw	r30, r24
    b634:	ee 0f       	add	r30, r30
    b636:	ff 1f       	adc	r31, r31
    b638:	ea 51       	subi	r30, 0x1A	; 26
    b63a:	f9 4d       	sbci	r31, 0xD9	; 217
    b63c:	60 81       	ld	r22, Z
    b63e:	71 81       	ldd	r23, Z+1	; 0x01
    b640:	af bf       	out	0x3f, r26	; 63
    b642:	26 17       	cp	r18, r22
    b644:	37 07       	cpc	r19, r23
    b646:	30 f0       	brcs	.+12     	; 0xb654 <udi_cdc_multi_getc+0x58>
    b648:	80 91 6a 27 	lds	r24, 0x276A	; 0x80276a <udi_cdc_data_running>
    b64c:	81 11       	cpse	r24, r1
    b64e:	e6 cf       	rjmp	.-52     	; 0xb61c <udi_cdc_multi_getc+0x20>
    b650:	90 e0       	ldi	r25, 0x00	; 0
    b652:	21 c0       	rjmp	.+66     	; 0xb696 <udi_cdc_multi_getc+0x9a>
    b654:	fc 01       	movw	r30, r24
    b656:	00 24       	eor	r0, r0
    b658:	f6 95       	lsr	r31
    b65a:	e7 95       	ror	r30
    b65c:	07 94       	ror	r0
    b65e:	f6 95       	lsr	r31
    b660:	e7 95       	ror	r30
    b662:	07 94       	ror	r0
    b664:	fe 2f       	mov	r31, r30
    b666:	e0 2d       	mov	r30, r0
    b668:	e6 51       	subi	r30, 0x16	; 22
    b66a:	f9 4d       	sbci	r31, 0xD9	; 217
    b66c:	e2 0f       	add	r30, r18
    b66e:	f3 1f       	adc	r31, r19
    b670:	80 81       	ld	r24, Z
    b672:	7a 01       	movw	r14, r20
    b674:	e8 2a       	or	r14, r24
    b676:	2f 5f       	subi	r18, 0xFF	; 255
    b678:	3f 4f       	sbci	r19, 0xFF	; 255
    b67a:	20 93 e3 26 	sts	0x26E3, r18	; 0x8026e3 <udi_cdc_rx_pos>
    b67e:	30 93 e4 26 	sts	0x26E4, r19	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b682:	80 e0       	ldi	r24, 0x00	; 0
    b684:	07 df       	rcall	.-498    	; 0xb494 <udi_cdc_rx_start>
    b686:	11 23       	and	r17, r17
    b688:	21 f0       	breq	.+8      	; 0xb692 <udi_cdc_multi_getc+0x96>
    b68a:	5e 2d       	mov	r21, r14
    b68c:	44 27       	eor	r20, r20
    b68e:	10 e0       	ldi	r17, 0x00	; 0
    b690:	c5 cf       	rjmp	.-118    	; 0xb61c <udi_cdc_multi_getc+0x20>
    b692:	8e 2d       	mov	r24, r14
    b694:	9f 2d       	mov	r25, r15
    b696:	0f 90       	pop	r0
    b698:	df 91       	pop	r29
    b69a:	cf 91       	pop	r28
    b69c:	1f 91       	pop	r17
    b69e:	ff 90       	pop	r15
    b6a0:	ef 90       	pop	r14
    b6a2:	08 95       	ret

0000b6a4 <udi_cdc_getc>:
    b6a4:	80 e0       	ldi	r24, 0x00	; 0
    b6a6:	aa cf       	rjmp	.-172    	; 0xb5fc <udi_cdc_multi_getc>
    b6a8:	08 95       	ret

0000b6aa <udi_cdc_read_no_polling>:
    b6aa:	ef 92       	push	r14
    b6ac:	ff 92       	push	r15
    b6ae:	0f 93       	push	r16
    b6b0:	1f 93       	push	r17
    b6b2:	cf 93       	push	r28
    b6b4:	df 93       	push	r29
    b6b6:	1f 92       	push	r1
    b6b8:	1f 92       	push	r1
    b6ba:	cd b7       	in	r28, 0x3d	; 61
    b6bc:	de b7       	in	r29, 0x3e	; 62
    b6be:	dc 01       	movw	r26, r24
    b6c0:	90 91 6a 27 	lds	r25, 0x276A	; 0x80276a <udi_cdc_data_running>
    b6c4:	99 23       	and	r25, r25
    b6c6:	09 f4       	brne	.+2      	; 0xb6ca <udi_cdc_read_no_polling+0x20>
    b6c8:	44 c0       	rjmp	.+136    	; 0xb752 <udi_cdc_read_no_polling+0xa8>
    b6ca:	8f b7       	in	r24, 0x3f	; 63
    b6cc:	89 83       	std	Y+1, r24	; 0x01
    b6ce:	f8 94       	cli
    b6d0:	89 81       	ldd	r24, Y+1	; 0x01
    b6d2:	40 91 e3 26 	lds	r20, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b6d6:	50 91 e4 26 	lds	r21, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b6da:	20 91 e5 26 	lds	r18, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b6de:	30 e0       	ldi	r19, 0x00	; 0
    b6e0:	f9 01       	movw	r30, r18
    b6e2:	ee 0f       	add	r30, r30
    b6e4:	ff 1f       	adc	r31, r31
    b6e6:	ea 51       	subi	r30, 0x1A	; 26
    b6e8:	f9 4d       	sbci	r31, 0xD9	; 217
    b6ea:	e0 80       	ld	r14, Z
    b6ec:	f1 80       	ldd	r15, Z+1	; 0x01
    b6ee:	e4 1a       	sub	r14, r20
    b6f0:	f5 0a       	sbc	r15, r21
    b6f2:	8f bf       	out	0x3f, r24	; 63
    b6f4:	06 2f       	mov	r16, r22
    b6f6:	17 2f       	mov	r17, r23
    b6f8:	e0 16       	cp	r14, r16
    b6fa:	f1 06       	cpc	r15, r17
    b6fc:	08 f4       	brcc	.+2      	; 0xb700 <udi_cdc_read_no_polling+0x56>
    b6fe:	87 01       	movw	r16, r14
    b700:	01 15       	cp	r16, r1
    b702:	11 05       	cpc	r17, r1
    b704:	49 f1       	breq	.+82     	; 0xb758 <udi_cdc_read_no_polling+0xae>
    b706:	cd 01       	movw	r24, r26
    b708:	00 24       	eor	r0, r0
    b70a:	36 95       	lsr	r19
    b70c:	27 95       	ror	r18
    b70e:	07 94       	ror	r0
    b710:	36 95       	lsr	r19
    b712:	27 95       	ror	r18
    b714:	07 94       	ror	r0
    b716:	32 2f       	mov	r19, r18
    b718:	20 2d       	mov	r18, r0
    b71a:	b9 01       	movw	r22, r18
    b71c:	64 0f       	add	r22, r20
    b71e:	75 1f       	adc	r23, r21
    b720:	66 51       	subi	r22, 0x16	; 22
    b722:	79 4d       	sbci	r23, 0xD9	; 217
    b724:	a8 01       	movw	r20, r16
    b726:	0e 94 c5 66 	call	0xcd8a	; 0xcd8a <memcpy>
    b72a:	8f b7       	in	r24, 0x3f	; 63
    b72c:	8a 83       	std	Y+2, r24	; 0x02
    b72e:	f8 94       	cli
    b730:	8a 81       	ldd	r24, Y+2	; 0x02
    b732:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b736:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b73a:	02 0f       	add	r16, r18
    b73c:	13 1f       	adc	r17, r19
    b73e:	00 93 e3 26 	sts	0x26E3, r16	; 0x8026e3 <udi_cdc_rx_pos>
    b742:	10 93 e4 26 	sts	0x26E4, r17	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b746:	8f bf       	out	0x3f, r24	; 63
    b748:	80 e0       	ldi	r24, 0x00	; 0
    b74a:	a4 de       	rcall	.-696    	; 0xb494 <udi_cdc_rx_start>
    b74c:	8e 2d       	mov	r24, r14
    b74e:	9f 2d       	mov	r25, r15
    b750:	05 c0       	rjmp	.+10     	; 0xb75c <udi_cdc_read_no_polling+0xb2>
    b752:	80 e0       	ldi	r24, 0x00	; 0
    b754:	90 e0       	ldi	r25, 0x00	; 0
    b756:	02 c0       	rjmp	.+4      	; 0xb75c <udi_cdc_read_no_polling+0xb2>
    b758:	8e 2d       	mov	r24, r14
    b75a:	9f 2d       	mov	r25, r15
    b75c:	0f 90       	pop	r0
    b75e:	0f 90       	pop	r0
    b760:	df 91       	pop	r29
    b762:	cf 91       	pop	r28
    b764:	1f 91       	pop	r17
    b766:	0f 91       	pop	r16
    b768:	ff 90       	pop	r15
    b76a:	ef 90       	pop	r14
    b76c:	08 95       	ret

0000b76e <udi_cdc_multi_get_free_tx_buffer>:
    b76e:	cf 93       	push	r28
    b770:	df 93       	push	r29
    b772:	1f 92       	push	r1
    b774:	cd b7       	in	r28, 0x3d	; 61
    b776:	de b7       	in	r29, 0x3e	; 62
    b778:	8f b7       	in	r24, 0x3f	; 63
    b77a:	89 83       	std	Y+1, r24	; 0x01
    b77c:	f8 94       	cli
    b77e:	99 81       	ldd	r25, Y+1	; 0x01
    b780:	80 91 5c 26 	lds	r24, 0x265C	; 0x80265c <udi_cdc_tx_buf_sel>
    b784:	e8 2f       	mov	r30, r24
    b786:	f0 e0       	ldi	r31, 0x00	; 0
    b788:	ee 0f       	add	r30, r30
    b78a:	ff 1f       	adc	r31, r31
    b78c:	e3 5a       	subi	r30, 0xA3	; 163
    b78e:	f9 4d       	sbci	r31, 0xD9	; 217
    b790:	20 81       	ld	r18, Z
    b792:	31 81       	ldd	r19, Z+1	; 0x01
    b794:	20 34       	cpi	r18, 0x40	; 64
    b796:	31 05       	cpc	r19, r1
    b798:	89 f4       	brne	.+34     	; 0xb7bc <udi_cdc_multi_get_free_tx_buffer+0x4e>
    b79a:	40 91 59 26 	lds	r20, 0x2659	; 0x802659 <udi_cdc_tx_trans_ongoing>
    b79e:	41 11       	cpse	r20, r1
    b7a0:	0d c0       	rjmp	.+26     	; 0xb7bc <udi_cdc_multi_get_free_tx_buffer+0x4e>
    b7a2:	40 91 58 26 	lds	r20, 0x2658	; 0x802658 <udi_cdc_tx_both_buf_to_send>
    b7a6:	41 11       	cpse	r20, r1
    b7a8:	09 c0       	rjmp	.+18     	; 0xb7bc <udi_cdc_multi_get_free_tx_buffer+0x4e>
    b7aa:	21 e0       	ldi	r18, 0x01	; 1
    b7ac:	20 93 58 26 	sts	0x2658, r18	; 0x802658 <udi_cdc_tx_both_buf_to_send>
    b7b0:	81 11       	cpse	r24, r1
    b7b2:	20 e0       	ldi	r18, 0x00	; 0
    b7b4:	20 93 5c 26 	sts	0x265C, r18	; 0x80265c <udi_cdc_tx_buf_sel>
    b7b8:	20 e0       	ldi	r18, 0x00	; 0
    b7ba:	30 e0       	ldi	r19, 0x00	; 0
    b7bc:	9f bf       	out	0x3f, r25	; 63
    b7be:	80 e4       	ldi	r24, 0x40	; 64
    b7c0:	90 e0       	ldi	r25, 0x00	; 0
    b7c2:	82 1b       	sub	r24, r18
    b7c4:	93 0b       	sbc	r25, r19
    b7c6:	0f 90       	pop	r0
    b7c8:	df 91       	pop	r29
    b7ca:	cf 91       	pop	r28
    b7cc:	08 95       	ret

0000b7ce <udi_cdc_multi_is_tx_ready>:
    b7ce:	cf df       	rcall	.-98     	; 0xb76e <udi_cdc_multi_get_free_tx_buffer>
    b7d0:	21 e0       	ldi	r18, 0x01	; 1
    b7d2:	89 2b       	or	r24, r25
    b7d4:	09 f4       	brne	.+2      	; 0xb7d8 <udi_cdc_multi_is_tx_ready+0xa>
    b7d6:	20 e0       	ldi	r18, 0x00	; 0
    b7d8:	82 2f       	mov	r24, r18
    b7da:	08 95       	ret

0000b7dc <udi_cdc_is_tx_ready>:
    b7dc:	80 e0       	ldi	r24, 0x00	; 0
    b7de:	f7 cf       	rjmp	.-18     	; 0xb7ce <udi_cdc_multi_is_tx_ready>
    b7e0:	08 95       	ret

0000b7e2 <udi_cdc_multi_putc>:
    b7e2:	ff 92       	push	r15
    b7e4:	0f 93       	push	r16
    b7e6:	1f 93       	push	r17
    b7e8:	cf 93       	push	r28
    b7ea:	df 93       	push	r29
    b7ec:	1f 92       	push	r1
    b7ee:	cd b7       	in	r28, 0x3d	; 61
    b7f0:	de b7       	in	r29, 0x3e	; 62
    b7f2:	f6 2e       	mov	r15, r22
    b7f4:	17 2f       	mov	r17, r23
    b7f6:	01 e0       	ldi	r16, 0x01	; 1
    b7f8:	80 91 80 27 	lds	r24, 0x2780	; 0x802780 <udi_cdc_line_coding+0x6>
    b7fc:	89 30       	cpi	r24, 0x09	; 9
    b7fe:	09 f0       	breq	.+2      	; 0xb802 <udi_cdc_multi_putc+0x20>
    b800:	00 e0       	ldi	r16, 0x00	; 0
    b802:	80 e0       	ldi	r24, 0x00	; 0
    b804:	e4 df       	rcall	.-56     	; 0xb7ce <udi_cdc_multi_is_tx_ready>
    b806:	81 11       	cpse	r24, r1
    b808:	07 c0       	rjmp	.+14     	; 0xb818 <udi_cdc_multi_putc+0x36>
    b80a:	80 91 6a 27 	lds	r24, 0x276A	; 0x80276a <udi_cdc_data_running>
    b80e:	81 11       	cpse	r24, r1
    b810:	f8 cf       	rjmp	.-16     	; 0xb802 <udi_cdc_multi_putc+0x20>
    b812:	80 e0       	ldi	r24, 0x00	; 0
    b814:	90 e0       	ldi	r25, 0x00	; 0
    b816:	2c c0       	rjmp	.+88     	; 0xb870 <udi_cdc_multi_putc+0x8e>
    b818:	8f b7       	in	r24, 0x3f	; 63
    b81a:	89 83       	std	Y+1, r24	; 0x01
    b81c:	f8 94       	cli
    b81e:	49 81       	ldd	r20, Y+1	; 0x01
    b820:	80 91 5c 26 	lds	r24, 0x265C	; 0x80265c <udi_cdc_tx_buf_sel>
    b824:	90 e0       	ldi	r25, 0x00	; 0
    b826:	fc 01       	movw	r30, r24
    b828:	ee 0f       	add	r30, r30
    b82a:	ff 1f       	adc	r31, r31
    b82c:	e3 5a       	subi	r30, 0xA3	; 163
    b82e:	f9 4d       	sbci	r31, 0xD9	; 217
    b830:	20 81       	ld	r18, Z
    b832:	31 81       	ldd	r19, Z+1	; 0x01
    b834:	b9 01       	movw	r22, r18
    b836:	6f 5f       	subi	r22, 0xFF	; 255
    b838:	7f 4f       	sbci	r23, 0xFF	; 255
    b83a:	60 83       	st	Z, r22
    b83c:	71 83       	std	Z+1, r23	; 0x01
    b83e:	00 24       	eor	r0, r0
    b840:	96 95       	lsr	r25
    b842:	87 95       	ror	r24
    b844:	07 94       	ror	r0
    b846:	96 95       	lsr	r25
    b848:	87 95       	ror	r24
    b84a:	07 94       	ror	r0
    b84c:	98 2f       	mov	r25, r24
    b84e:	80 2d       	mov	r24, r0
    b850:	8e 59       	subi	r24, 0x9E	; 158
    b852:	99 4d       	sbci	r25, 0xD9	; 217
    b854:	fc 01       	movw	r30, r24
    b856:	e2 0f       	add	r30, r18
    b858:	f3 1f       	adc	r31, r19
    b85a:	f0 82       	st	Z, r15
    b85c:	4f bf       	out	0x3f, r20	; 63
    b85e:	00 23       	and	r16, r16
    b860:	29 f0       	breq	.+10     	; 0xb86c <udi_cdc_multi_putc+0x8a>
    b862:	f1 2e       	mov	r15, r17
    b864:	11 0f       	add	r17, r17
    b866:	11 0b       	sbc	r17, r17
    b868:	00 e0       	ldi	r16, 0x00	; 0
    b86a:	cb cf       	rjmp	.-106    	; 0xb802 <udi_cdc_multi_putc+0x20>
    b86c:	81 e0       	ldi	r24, 0x01	; 1
    b86e:	90 e0       	ldi	r25, 0x00	; 0
    b870:	0f 90       	pop	r0
    b872:	df 91       	pop	r29
    b874:	cf 91       	pop	r28
    b876:	1f 91       	pop	r17
    b878:	0f 91       	pop	r16
    b87a:	ff 90       	pop	r15
    b87c:	08 95       	ret

0000b87e <udi_cdc_putc>:
    b87e:	bc 01       	movw	r22, r24
    b880:	80 e0       	ldi	r24, 0x00	; 0
    b882:	af cf       	rjmp	.-162    	; 0xb7e2 <udi_cdc_multi_putc>
    b884:	08 95       	ret

0000b886 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    b886:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    b88a:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    b88e:	01 90       	ld	r0, Z+
    b890:	f0 81       	ld	r31, Z
    b892:	e0 2d       	mov	r30, r0
    b894:	22 81       	ldd	r18, Z+2	; 0x02
    b896:	33 81       	ldd	r19, Z+3	; 0x03
    b898:	2e 0f       	add	r18, r30
    b89a:	3f 1f       	adc	r19, r31
    b89c:	fc 01       	movw	r30, r24
    b89e:	40 81       	ld	r20, Z
    b8a0:	e4 0f       	add	r30, r20
    b8a2:	f1 1d       	adc	r31, r1
    b8a4:	e2 17       	cp	r30, r18
    b8a6:	f3 07       	cpc	r31, r19
    b8a8:	a0 f4       	brcc	.+40     	; 0xb8d2 <udc_next_desc_in_iface+0x4c>
    b8aa:	81 81       	ldd	r24, Z+1	; 0x01
    b8ac:	84 30       	cpi	r24, 0x04	; 4
    b8ae:	a1 f0       	breq	.+40     	; 0xb8d8 <udc_next_desc_in_iface+0x52>
    b8b0:	86 13       	cpse	r24, r22
    b8b2:	06 c0       	rjmp	.+12     	; 0xb8c0 <udc_next_desc_in_iface+0x3a>
    b8b4:	14 c0       	rjmp	.+40     	; 0xb8de <udc_next_desc_in_iface+0x58>
    b8b6:	81 81       	ldd	r24, Z+1	; 0x01
    b8b8:	84 30       	cpi	r24, 0x04	; 4
    b8ba:	a1 f0       	breq	.+40     	; 0xb8e4 <udc_next_desc_in_iface+0x5e>
    b8bc:	86 17       	cp	r24, r22
    b8be:	a9 f0       	breq	.+42     	; 0xb8ea <udc_next_desc_in_iface+0x64>
    b8c0:	80 81       	ld	r24, Z
    b8c2:	e8 0f       	add	r30, r24
    b8c4:	f1 1d       	adc	r31, r1
    b8c6:	e2 17       	cp	r30, r18
    b8c8:	f3 07       	cpc	r31, r19
    b8ca:	a8 f3       	brcs	.-22     	; 0xb8b6 <udc_next_desc_in_iface+0x30>
    b8cc:	80 e0       	ldi	r24, 0x00	; 0
    b8ce:	90 e0       	ldi	r25, 0x00	; 0
    b8d0:	08 95       	ret
    b8d2:	80 e0       	ldi	r24, 0x00	; 0
    b8d4:	90 e0       	ldi	r25, 0x00	; 0
    b8d6:	08 95       	ret
    b8d8:	80 e0       	ldi	r24, 0x00	; 0
    b8da:	90 e0       	ldi	r25, 0x00	; 0
    b8dc:	08 95       	ret
    b8de:	8e 2f       	mov	r24, r30
    b8e0:	9f 2f       	mov	r25, r31
    b8e2:	08 95       	ret
    b8e4:	80 e0       	ldi	r24, 0x00	; 0
    b8e6:	90 e0       	ldi	r25, 0x00	; 0
    b8e8:	08 95       	ret
    b8ea:	8e 2f       	mov	r24, r30
    b8ec:	9f 2f       	mov	r25, r31
    b8ee:	08 95       	ret

0000b8f0 <udc_valid_address>:
    b8f0:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    b8f4:	8f 77       	andi	r24, 0x7F	; 127
    b8f6:	0c 94 5f 43 	jmp	0x86be	; 0x86be <udd_set_address>
    b8fa:	08 95       	ret

0000b8fc <udc_update_iface_desc>:
    b8fc:	90 91 88 27 	lds	r25, 0x2788	; 0x802788 <udc_num_configuration>
    b900:	99 23       	and	r25, r25
    b902:	81 f1       	breq	.+96     	; 0xb964 <udc_update_iface_desc+0x68>
    b904:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    b908:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    b90c:	01 90       	ld	r0, Z+
    b90e:	f0 81       	ld	r31, Z
    b910:	e0 2d       	mov	r30, r0
    b912:	94 81       	ldd	r25, Z+4	; 0x04
    b914:	89 17       	cp	r24, r25
    b916:	40 f5       	brcc	.+80     	; 0xb968 <udc_update_iface_desc+0x6c>
    b918:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    b91c:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    b920:	22 81       	ldd	r18, Z+2	; 0x02
    b922:	33 81       	ldd	r19, Z+3	; 0x03
    b924:	2e 0f       	add	r18, r30
    b926:	3f 1f       	adc	r19, r31
    b928:	e2 17       	cp	r30, r18
    b92a:	f3 07       	cpc	r31, r19
    b92c:	f8 f4       	brcc	.+62     	; 0xb96c <udc_update_iface_desc+0x70>
    b92e:	91 81       	ldd	r25, Z+1	; 0x01
    b930:	94 30       	cpi	r25, 0x04	; 4
    b932:	61 f4       	brne	.+24     	; 0xb94c <udc_update_iface_desc+0x50>
    b934:	92 81       	ldd	r25, Z+2	; 0x02
    b936:	89 13       	cpse	r24, r25
    b938:	09 c0       	rjmp	.+18     	; 0xb94c <udc_update_iface_desc+0x50>
    b93a:	93 81       	ldd	r25, Z+3	; 0x03
    b93c:	96 13       	cpse	r25, r22
    b93e:	06 c0       	rjmp	.+12     	; 0xb94c <udc_update_iface_desc+0x50>
    b940:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    b944:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    b948:	81 e0       	ldi	r24, 0x01	; 1
    b94a:	08 95       	ret
    b94c:	90 81       	ld	r25, Z
    b94e:	e9 0f       	add	r30, r25
    b950:	f1 1d       	adc	r31, r1
    b952:	e2 17       	cp	r30, r18
    b954:	f3 07       	cpc	r31, r19
    b956:	58 f3       	brcs	.-42     	; 0xb92e <udc_update_iface_desc+0x32>
    b958:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    b95c:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    b960:	80 e0       	ldi	r24, 0x00	; 0
    b962:	08 95       	ret
    b964:	80 e0       	ldi	r24, 0x00	; 0
    b966:	08 95       	ret
    b968:	80 e0       	ldi	r24, 0x00	; 0
    b96a:	08 95       	ret
    b96c:	80 e0       	ldi	r24, 0x00	; 0
    b96e:	08 95       	ret

0000b970 <udc_iface_disable>:
    b970:	ef 92       	push	r14
    b972:	ff 92       	push	r15
    b974:	1f 93       	push	r17
    b976:	cf 93       	push	r28
    b978:	df 93       	push	r29
    b97a:	c8 2f       	mov	r28, r24
    b97c:	60 e0       	ldi	r22, 0x00	; 0
    b97e:	be df       	rcall	.-132    	; 0xb8fc <udc_update_iface_desc>
    b980:	18 2f       	mov	r17, r24
    b982:	88 23       	and	r24, r24
    b984:	81 f1       	breq	.+96     	; 0xb9e6 <udc_iface_disable+0x76>
    b986:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    b98a:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    b98e:	ec 2f       	mov	r30, r28
    b990:	f0 e0       	ldi	r31, 0x00	; 0
    b992:	ee 0f       	add	r30, r30
    b994:	ff 1f       	adc	r31, r31
    b996:	12 96       	adiw	r26, 0x02	; 2
    b998:	8d 91       	ld	r24, X+
    b99a:	9c 91       	ld	r25, X
    b99c:	13 97       	sbiw	r26, 0x03	; 3
    b99e:	e8 0f       	add	r30, r24
    b9a0:	f9 1f       	adc	r31, r25
    b9a2:	e0 80       	ld	r14, Z
    b9a4:	f1 80       	ldd	r15, Z+1	; 0x01
    b9a6:	d7 01       	movw	r26, r14
    b9a8:	16 96       	adiw	r26, 0x06	; 6
    b9aa:	ed 91       	ld	r30, X+
    b9ac:	fc 91       	ld	r31, X
    b9ae:	17 97       	sbiw	r26, 0x07	; 7
    b9b0:	19 95       	eicall
    b9b2:	68 2f       	mov	r22, r24
    b9b4:	8c 2f       	mov	r24, r28
    b9b6:	a2 df       	rcall	.-188    	; 0xb8fc <udc_update_iface_desc>
    b9b8:	18 2f       	mov	r17, r24
    b9ba:	88 23       	and	r24, r24
    b9bc:	a1 f0       	breq	.+40     	; 0xb9e6 <udc_iface_disable+0x76>
    b9be:	c0 91 84 27 	lds	r28, 0x2784	; 0x802784 <udc_ptr_iface>
    b9c2:	d0 91 85 27 	lds	r29, 0x2785	; 0x802785 <udc_ptr_iface+0x1>
    b9c6:	65 e0       	ldi	r22, 0x05	; 5
    b9c8:	ce 01       	movw	r24, r28
    b9ca:	5d df       	rcall	.-326    	; 0xb886 <udc_next_desc_in_iface>
    b9cc:	ec 01       	movw	r28, r24
    b9ce:	89 2b       	or	r24, r25
    b9d0:	21 f0       	breq	.+8      	; 0xb9da <udc_iface_disable+0x6a>
    b9d2:	8a 81       	ldd	r24, Y+2	; 0x02
    b9d4:	0e 94 68 45 	call	0x8ad0	; 0x8ad0 <udd_ep_free>
    b9d8:	f6 cf       	rjmp	.-20     	; 0xb9c6 <udc_iface_disable+0x56>
    b9da:	d7 01       	movw	r26, r14
    b9dc:	12 96       	adiw	r26, 0x02	; 2
    b9de:	ed 91       	ld	r30, X+
    b9e0:	fc 91       	ld	r31, X
    b9e2:	13 97       	sbiw	r26, 0x03	; 3
    b9e4:	19 95       	eicall
    b9e6:	81 2f       	mov	r24, r17
    b9e8:	df 91       	pop	r29
    b9ea:	cf 91       	pop	r28
    b9ec:	1f 91       	pop	r17
    b9ee:	ff 90       	pop	r15
    b9f0:	ef 90       	pop	r14
    b9f2:	08 95       	ret

0000b9f4 <udc_iface_enable>:
    b9f4:	1f 93       	push	r17
    b9f6:	cf 93       	push	r28
    b9f8:	df 93       	push	r29
    b9fa:	18 2f       	mov	r17, r24
    b9fc:	7f df       	rcall	.-258    	; 0xb8fc <udc_update_iface_desc>
    b9fe:	88 23       	and	r24, r24
    ba00:	41 f1       	breq	.+80     	; 0xba52 <udc_iface_enable+0x5e>
    ba02:	c0 91 84 27 	lds	r28, 0x2784	; 0x802784 <udc_ptr_iface>
    ba06:	d0 91 85 27 	lds	r29, 0x2785	; 0x802785 <udc_ptr_iface+0x1>
    ba0a:	65 e0       	ldi	r22, 0x05	; 5
    ba0c:	ce 01       	movw	r24, r28
    ba0e:	3b df       	rcall	.-394    	; 0xb886 <udc_next_desc_in_iface>
    ba10:	ec 01       	movw	r28, r24
    ba12:	89 2b       	or	r24, r25
    ba14:	49 f0       	breq	.+18     	; 0xba28 <udc_iface_enable+0x34>
    ba16:	4c 81       	ldd	r20, Y+4	; 0x04
    ba18:	5d 81       	ldd	r21, Y+5	; 0x05
    ba1a:	6b 81       	ldd	r22, Y+3	; 0x03
    ba1c:	8a 81       	ldd	r24, Y+2	; 0x02
    ba1e:	0e 94 74 43 	call	0x86e8	; 0x86e8 <udd_ep_alloc>
    ba22:	81 11       	cpse	r24, r1
    ba24:	f2 cf       	rjmp	.-28     	; 0xba0a <udc_iface_enable+0x16>
    ba26:	15 c0       	rjmp	.+42     	; 0xba52 <udc_iface_enable+0x5e>
    ba28:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    ba2c:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    ba30:	e1 2f       	mov	r30, r17
    ba32:	f0 e0       	ldi	r31, 0x00	; 0
    ba34:	ee 0f       	add	r30, r30
    ba36:	ff 1f       	adc	r31, r31
    ba38:	12 96       	adiw	r26, 0x02	; 2
    ba3a:	8d 91       	ld	r24, X+
    ba3c:	9c 91       	ld	r25, X
    ba3e:	13 97       	sbiw	r26, 0x03	; 3
    ba40:	e8 0f       	add	r30, r24
    ba42:	f9 1f       	adc	r31, r25
    ba44:	01 90       	ld	r0, Z+
    ba46:	f0 81       	ld	r31, Z
    ba48:	e0 2d       	mov	r30, r0
    ba4a:	01 90       	ld	r0, Z+
    ba4c:	f0 81       	ld	r31, Z
    ba4e:	e0 2d       	mov	r30, r0
    ba50:	19 95       	eicall
    ba52:	df 91       	pop	r29
    ba54:	cf 91       	pop	r28
    ba56:	1f 91       	pop	r17
    ba58:	08 95       	ret

0000ba5a <udc_start>:
    ba5a:	0c 94 d8 42 	jmp	0x85b0	; 0x85b0 <udd_enable>
    ba5e:	08 95       	ret

0000ba60 <udc_reset>:
    ba60:	cf 93       	push	r28
    ba62:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    ba66:	88 23       	and	r24, r24
    ba68:	c1 f0       	breq	.+48     	; 0xba9a <udc_reset+0x3a>
    ba6a:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    ba6e:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    ba72:	01 90       	ld	r0, Z+
    ba74:	f0 81       	ld	r31, Z
    ba76:	e0 2d       	mov	r30, r0
    ba78:	84 81       	ldd	r24, Z+4	; 0x04
    ba7a:	88 23       	and	r24, r24
    ba7c:	71 f0       	breq	.+28     	; 0xba9a <udc_reset+0x3a>
    ba7e:	c0 e0       	ldi	r28, 0x00	; 0
    ba80:	8c 2f       	mov	r24, r28
    ba82:	76 df       	rcall	.-276    	; 0xb970 <udc_iface_disable>
    ba84:	cf 5f       	subi	r28, 0xFF	; 255
    ba86:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    ba8a:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    ba8e:	01 90       	ld	r0, Z+
    ba90:	f0 81       	ld	r31, Z
    ba92:	e0 2d       	mov	r30, r0
    ba94:	84 81       	ldd	r24, Z+4	; 0x04
    ba96:	c8 17       	cp	r28, r24
    ba98:	98 f3       	brcs	.-26     	; 0xba80 <udc_reset+0x20>
    ba9a:	10 92 88 27 	sts	0x2788, r1	; 0x802788 <udc_num_configuration>
    ba9e:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    baa2:	81 fd       	sbrc	r24, 1
    baa4:	0e 94 ea 4f 	call	0x9fd4	; 0x9fd4 <usb_callback_remotewakeup_disable>
    baa8:	10 92 8c 27 	sts	0x278C, r1	; 0x80278c <udc_device_status>
    baac:	10 92 8d 27 	sts	0x278D, r1	; 0x80278d <udc_device_status+0x1>
    bab0:	cf 91       	pop	r28
    bab2:	08 95       	ret

0000bab4 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    bab4:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    bab6:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    baba:	88 23       	and	r24, r24
    babc:	49 f1       	breq	.+82     	; 0xbb10 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    babe:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bac2:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bac6:	ed 91       	ld	r30, X+
    bac8:	fc 91       	ld	r31, X
    baca:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    bacc:	84 81       	ldd	r24, Z+4	; 0x04
    bace:	88 23       	and	r24, r24
    bad0:	f9 f0       	breq	.+62     	; 0xbb10 <udc_sof_notify+0x5c>
    bad2:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    bad4:	ec 2f       	mov	r30, r28
    bad6:	f0 e0       	ldi	r31, 0x00	; 0
    bad8:	ee 0f       	add	r30, r30
    bada:	ff 1f       	adc	r31, r31
    badc:	12 96       	adiw	r26, 0x02	; 2
    bade:	8d 91       	ld	r24, X+
    bae0:	9c 91       	ld	r25, X
    bae2:	13 97       	sbiw	r26, 0x03	; 3
    bae4:	e8 0f       	add	r30, r24
    bae6:	f9 1f       	adc	r31, r25
    bae8:	01 90       	ld	r0, Z+
    baea:	f0 81       	ld	r31, Z
    baec:	e0 2d       	mov	r30, r0
    baee:	00 84       	ldd	r0, Z+8	; 0x08
    baf0:	f1 85       	ldd	r31, Z+9	; 0x09
    baf2:	e0 2d       	mov	r30, r0
    baf4:	30 97       	sbiw	r30, 0x00	; 0
    baf6:	09 f0       	breq	.+2      	; 0xbafa <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    baf8:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    bafa:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    bafc:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bb00:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bb04:	ed 91       	ld	r30, X+
    bb06:	fc 91       	ld	r31, X
    bb08:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    bb0a:	84 81       	ldd	r24, Z+4	; 0x04
    bb0c:	c8 17       	cp	r28, r24
    bb0e:	10 f3       	brcs	.-60     	; 0xbad4 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    bb10:	cf 91       	pop	r28
    bb12:	08 95       	ret

0000bb14 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    bb14:	0f 93       	push	r16
    bb16:	1f 93       	push	r17
    bb18:	cf 93       	push	r28
    bb1a:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    bb1c:	ed e9       	ldi	r30, 0x9D	; 157
    bb1e:	f7 e2       	ldi	r31, 0x27	; 39
    bb20:	12 86       	std	Z+10, r1	; 0x0a
    bb22:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    bb24:	14 86       	std	Z+12, r1	; 0x0c
    bb26:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    bb28:	16 86       	std	Z+14, r1	; 0x0e
    bb2a:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    bb2c:	80 81       	ld	r24, Z
    bb2e:	88 23       	and	r24, r24
    bb30:	0c f0       	brlt	.+2      	; 0xbb34 <udc_process_setup+0x20>
    bb32:	95 c2       	rjmp	.+1322   	; 0xc05e <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    bb34:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bb38:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bb3c:	21 15       	cp	r18, r1
    bb3e:	31 05       	cpc	r19, r1
    bb40:	09 f0       	breq	.+2      	; 0xbb44 <udc_process_setup+0x30>
    bb42:	88 c2       	rjmp	.+1296   	; 0xc054 <udc_process_setup+0x540>
    bb44:	7f c2       	rjmp	.+1278   	; 0xc044 <udc_process_setup+0x530>
    bb46:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    bb48:	09 f0       	breq	.+2      	; 0xbb4c <udc_process_setup+0x38>
    bb4a:	ab c0       	rjmp	.+342    	; 0xbca2 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    bb4c:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bb50:	96 30       	cpi	r25, 0x06	; 6
    bb52:	81 f0       	breq	.+32     	; 0xbb74 <udc_process_setup+0x60>
    bb54:	98 30       	cpi	r25, 0x08	; 8
    bb56:	09 f4       	brne	.+2      	; 0xbb5a <udc_process_setup+0x46>
    bb58:	99 c0       	rjmp	.+306    	; 0xbc8c <udc_process_setup+0x178>
    bb5a:	91 11       	cpse	r25, r1
    bb5c:	a2 c0       	rjmp	.+324    	; 0xbca2 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    bb5e:	22 30       	cpi	r18, 0x02	; 2
    bb60:	31 05       	cpc	r19, r1
    bb62:	09 f0       	breq	.+2      	; 0xbb66 <udc_process_setup+0x52>
    bb64:	2b c2       	rjmp	.+1110   	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    bb66:	62 e0       	ldi	r22, 0x02	; 2
    bb68:	70 e0       	ldi	r23, 0x00	; 0
    bb6a:	8c e8       	ldi	r24, 0x8C	; 140
    bb6c:	97 e2       	ldi	r25, 0x27	; 39
    bb6e:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bb72:	7e c2       	rjmp	.+1276   	; 0xc070 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    bb74:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bb78:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    bb7c:	29 2f       	mov	r18, r25
    bb7e:	33 27       	eor	r19, r19
    bb80:	22 30       	cpi	r18, 0x02	; 2
    bb82:	31 05       	cpc	r19, r1
    bb84:	b1 f0       	breq	.+44     	; 0xbbb2 <udc_process_setup+0x9e>
    bb86:	20 f4       	brcc	.+8      	; 0xbb90 <udc_process_setup+0x7c>
    bb88:	21 30       	cpi	r18, 0x01	; 1
    bb8a:	31 05       	cpc	r19, r1
    bb8c:	41 f0       	breq	.+16     	; 0xbb9e <udc_process_setup+0x8a>
    bb8e:	d8 c1       	rjmp	.+944    	; 0xbf40 <udc_process_setup+0x42c>
    bb90:	23 30       	cpi	r18, 0x03	; 3
    bb92:	31 05       	cpc	r19, r1
    bb94:	f1 f1       	breq	.+124    	; 0xbc12 <udc_process_setup+0xfe>
    bb96:	2f 30       	cpi	r18, 0x0F	; 15
    bb98:	31 05       	cpc	r19, r1
    bb9a:	61 f1       	breq	.+88     	; 0xbbf4 <udc_process_setup+0xe0>
    bb9c:	d1 c1       	rjmp	.+930    	; 0xbf40 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    bb9e:	80 91 78 20 	lds	r24, 0x2078	; 0x802078 <udc_config>
    bba2:	90 91 79 20 	lds	r25, 0x2079	; 0x802079 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    bba6:	dc 01       	movw	r26, r24
    bba8:	6c 91       	ld	r22, X
    bbaa:	70 e0       	ldi	r23, 0x00	; 0
    bbac:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bbb0:	5e c0       	rjmp	.+188    	; 0xbc6e <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    bbb2:	e0 91 78 20 	lds	r30, 0x2078	; 0x802078 <udc_config>
    bbb6:	f0 91 79 20 	lds	r31, 0x2079	; 0x802079 <udc_config+0x1>
    bbba:	21 89       	ldd	r18, Z+17	; 0x11
    bbbc:	82 17       	cp	r24, r18
    bbbe:	08 f0       	brcs	.+2      	; 0xbbc2 <udc_process_setup+0xae>
    bbc0:	fd c1       	rjmp	.+1018   	; 0xbfbc <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    bbc2:	99 27       	eor	r25, r25
    bbc4:	88 0f       	add	r24, r24
    bbc6:	99 1f       	adc	r25, r25
    bbc8:	88 0f       	add	r24, r24
    bbca:	99 1f       	adc	r25, r25
    bbcc:	e0 91 7a 20 	lds	r30, 0x207A	; 0x80207a <udc_config+0x2>
    bbd0:	f0 91 7b 20 	lds	r31, 0x207B	; 0x80207b <udc_config+0x3>
    bbd4:	e8 0f       	add	r30, r24
    bbd6:	f9 1f       	adc	r31, r25
    bbd8:	80 81       	ld	r24, Z
    bbda:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    bbdc:	fc 01       	movw	r30, r24
    bbde:	62 81       	ldd	r22, Z+2	; 0x02
    bbe0:	73 81       	ldd	r23, Z+3	; 0x03
    bbe2:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    bbe6:	e0 91 a5 27 	lds	r30, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    bbea:	f0 91 a6 27 	lds	r31, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    bbee:	82 e0       	ldi	r24, 0x02	; 2
    bbf0:	81 83       	std	Z+1, r24	; 0x01
    bbf2:	3d c0       	rjmp	.+122    	; 0xbc6e <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    bbf4:	80 91 7c 20 	lds	r24, 0x207C	; 0x80207c <udc_config+0x4>
    bbf8:	90 91 7d 20 	lds	r25, 0x207D	; 0x80207d <udc_config+0x5>
    bbfc:	00 97       	sbiw	r24, 0x00	; 0
    bbfe:	09 f4       	brne	.+2      	; 0xbc02 <udc_process_setup+0xee>
    bc00:	dd c1       	rjmp	.+954    	; 0xbfbc <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    bc02:	dc 01       	movw	r26, r24
    bc04:	12 96       	adiw	r26, 0x02	; 2
    bc06:	6d 91       	ld	r22, X+
    bc08:	7c 91       	ld	r23, X
    bc0a:	13 97       	sbiw	r26, 0x03	; 3
    bc0c:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bc10:	2e c0       	rjmp	.+92     	; 0xbc6e <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    bc12:	99 27       	eor	r25, r25
    bc14:	81 30       	cpi	r24, 0x01	; 1
    bc16:	91 05       	cpc	r25, r1
    bc18:	99 f0       	breq	.+38     	; 0xbc40 <udc_process_setup+0x12c>
    bc1a:	58 f0       	brcs	.+22     	; 0xbc32 <udc_process_setup+0x11e>
    bc1c:	82 30       	cpi	r24, 0x02	; 2
    bc1e:	91 05       	cpc	r25, r1
    bc20:	09 f4       	brne	.+2      	; 0xbc24 <udc_process_setup+0x110>
    bc22:	22 c2       	rjmp	.+1092   	; 0xc068 <udc_process_setup+0x554>
    bc24:	03 97       	sbiw	r24, 0x03	; 3
    bc26:	09 f0       	breq	.+2      	; 0xbc2a <udc_process_setup+0x116>
    bc28:	94 c1       	rjmp	.+808    	; 0xbf52 <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    bc2a:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    bc2c:	eb ee       	ldi	r30, 0xEB	; 235
    bc2e:	f1 e2       	ldi	r31, 0x21	; 33
    bc30:	0a c0       	rjmp	.+20     	; 0xbc46 <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    bc32:	64 e0       	ldi	r22, 0x04	; 4
    bc34:	70 e0       	ldi	r23, 0x00	; 0
    bc36:	8c e1       	ldi	r24, 0x1C	; 28
    bc38:	91 e2       	ldi	r25, 0x21	; 33
    bc3a:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bc3e:	17 c0       	rjmp	.+46     	; 0xbc6e <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    bc40:	eb e0       	ldi	r30, 0x0B	; 11
    bc42:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    bc44:	30 e1       	ldi	r19, 0x10	; 16
    bc46:	ae ed       	ldi	r26, 0xDE	; 222
    bc48:	b0 e2       	ldi	r27, 0x20	; 32
    bc4a:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    bc4c:	81 91       	ld	r24, Z+
    bc4e:	90 e0       	ldi	r25, 0x00	; 0
    bc50:	8d 93       	st	X+, r24
    bc52:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    bc54:	2f 5f       	subi	r18, 0xFF	; 255
    bc56:	23 17       	cp	r18, r19
    bc58:	c8 f3       	brcs	.-14     	; 0xbc4c <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    bc5a:	63 2f       	mov	r22, r19
    bc5c:	66 0f       	add	r22, r22
    bc5e:	6e 5f       	subi	r22, 0xFE	; 254
    bc60:	60 93 dc 20 	sts	0x20DC, r22	; 0x8020dc <udc_string_desc>
		udd_set_setup_payload(
    bc64:	70 e0       	ldi	r23, 0x00	; 0
    bc66:	8c ed       	ldi	r24, 0xDC	; 220
    bc68:	90 e2       	ldi	r25, 0x20	; 32
    bc6a:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    bc6e:	ed e9       	ldi	r30, 0x9D	; 157
    bc70:	f7 e2       	ldi	r31, 0x27	; 39
    bc72:	86 81       	ldd	r24, Z+6	; 0x06
    bc74:	97 81       	ldd	r25, Z+7	; 0x07
    bc76:	22 85       	ldd	r18, Z+10	; 0x0a
    bc78:	33 85       	ldd	r19, Z+11	; 0x0b
    bc7a:	82 17       	cp	r24, r18
    bc7c:	93 07       	cpc	r25, r19
    bc7e:	08 f0       	brcs	.+2      	; 0xbc82 <udc_process_setup+0x16e>
    bc80:	f7 c1       	rjmp	.+1006   	; 0xc070 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    bc82:	80 93 a7 27 	sts	0x27A7, r24	; 0x8027a7 <udd_g_ctrlreq+0xa>
    bc86:	90 93 a8 27 	sts	0x27A8, r25	; 0x8027a8 <udd_g_ctrlreq+0xb>
    bc8a:	f2 c1       	rjmp	.+996    	; 0xc070 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    bc8c:	21 30       	cpi	r18, 0x01	; 1
    bc8e:	31 05       	cpc	r19, r1
    bc90:	09 f0       	breq	.+2      	; 0xbc94 <udc_process_setup+0x180>
    bc92:	94 c1       	rjmp	.+808    	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    bc94:	61 e0       	ldi	r22, 0x01	; 1
    bc96:	70 e0       	ldi	r23, 0x00	; 0
    bc98:	88 e8       	ldi	r24, 0x88	; 136
    bc9a:	97 e2       	ldi	r25, 0x27	; 39
    bc9c:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bca0:	e7 c1       	rjmp	.+974    	; 0xc070 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    bca2:	81 30       	cpi	r24, 0x01	; 1
    bca4:	e9 f5       	brne	.+122    	; 0xbd20 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    bca6:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bcaa:	9a 30       	cpi	r25, 0x0A	; 10
    bcac:	c9 f5       	brne	.+114    	; 0xbd20 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    bcae:	21 30       	cpi	r18, 0x01	; 1
    bcb0:	31 05       	cpc	r19, r1
    bcb2:	09 f0       	breq	.+2      	; 0xbcb6 <udc_process_setup+0x1a2>
    bcb4:	53 c1       	rjmp	.+678    	; 0xbf5c <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    bcb6:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bcba:	88 23       	and	r24, r24
    bcbc:	09 f4       	brne	.+2      	; 0xbcc0 <udc_process_setup+0x1ac>
    bcbe:	4e c1       	rjmp	.+668    	; 0xbf5c <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    bcc0:	c0 91 a1 27 	lds	r28, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    bcc4:	d0 91 a2 27 	lds	r29, 0x27A2	; 0x8027a2 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    bcc8:	00 91 86 27 	lds	r16, 0x2786	; 0x802786 <udc_ptr_conf>
    bccc:	10 91 87 27 	lds	r17, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bcd0:	d8 01       	movw	r26, r16
    bcd2:	ed 91       	ld	r30, X+
    bcd4:	fc 91       	ld	r31, X
    bcd6:	84 81       	ldd	r24, Z+4	; 0x04
    bcd8:	c8 17       	cp	r28, r24
    bcda:	08 f0       	brcs	.+2      	; 0xbcde <udc_process_setup+0x1ca>
    bcdc:	3f c1       	rjmp	.+638    	; 0xbf5c <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    bcde:	60 e0       	ldi	r22, 0x00	; 0
    bce0:	8c 2f       	mov	r24, r28
    bce2:	0c de       	rcall	.-1000   	; 0xb8fc <udc_update_iface_desc>
    bce4:	88 23       	and	r24, r24
    bce6:	09 f4       	brne	.+2      	; 0xbcea <udc_process_setup+0x1d6>
    bce8:	34 c1       	rjmp	.+616    	; 0xbf52 <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    bcea:	ce 01       	movw	r24, r28
    bcec:	99 27       	eor	r25, r25
    bcee:	88 0f       	add	r24, r24
    bcf0:	99 1f       	adc	r25, r25
    bcf2:	d8 01       	movw	r26, r16
    bcf4:	12 96       	adiw	r26, 0x02	; 2
    bcf6:	ed 91       	ld	r30, X+
    bcf8:	fc 91       	ld	r31, X
    bcfa:	13 97       	sbiw	r26, 0x03	; 3
    bcfc:	e8 0f       	add	r30, r24
    bcfe:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    bd00:	01 90       	ld	r0, Z+
    bd02:	f0 81       	ld	r31, Z
    bd04:	e0 2d       	mov	r30, r0
    bd06:	86 81       	ldd	r24, Z+6	; 0x06
    bd08:	97 81       	ldd	r25, Z+7	; 0x07
    bd0a:	fc 01       	movw	r30, r24
    bd0c:	19 95       	eicall
    bd0e:	80 93 8a 27 	sts	0x278A, r24	; 0x80278a <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    bd12:	61 e0       	ldi	r22, 0x01	; 1
    bd14:	70 e0       	ldi	r23, 0x00	; 0
    bd16:	8a e8       	ldi	r24, 0x8A	; 138
    bd18:	97 e2       	ldi	r25, 0x27	; 39
    bd1a:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bd1e:	a8 c1       	rjmp	.+848    	; 0xc070 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    bd20:	82 30       	cpi	r24, 0x02	; 2
    bd22:	09 f0       	breq	.+2      	; 0xbd26 <udc_process_setup+0x212>
    bd24:	16 c1       	rjmp	.+556    	; 0xbf52 <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    bd26:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bd2a:	81 11       	cpse	r24, r1
    bd2c:	0b c1       	rjmp	.+534    	; 0xbf44 <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    bd2e:	22 30       	cpi	r18, 0x02	; 2
    bd30:	31 05       	cpc	r19, r1
    bd32:	09 f0       	breq	.+2      	; 0xbd36 <udc_process_setup+0x222>
    bd34:	43 c1       	rjmp	.+646    	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    bd36:	80 91 a1 27 	lds	r24, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    bd3a:	0e 94 fc 43 	call	0x87f8	; 0x87f8 <udd_ep_is_halted>
    bd3e:	90 e0       	ldi	r25, 0x00	; 0
    bd40:	80 93 82 27 	sts	0x2782, r24	; 0x802782 <udc_ep_status.4757>
    bd44:	90 93 83 27 	sts	0x2783, r25	; 0x802783 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    bd48:	62 e0       	ldi	r22, 0x02	; 2
    bd4a:	70 e0       	ldi	r23, 0x00	; 0
    bd4c:	82 e8       	ldi	r24, 0x82	; 130
    bd4e:	97 e2       	ldi	r25, 0x27	; 39
    bd50:	0e 94 6d 43 	call	0x86da	; 0x86da <udd_set_setup_payload>
    bd54:	8d c1       	rjmp	.+794    	; 0xc070 <udc_process_setup+0x55c>
    bd56:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    bd58:	09 f0       	breq	.+2      	; 0xbd5c <udc_process_setup+0x248>
    bd5a:	a0 c0       	rjmp	.+320    	; 0xbe9c <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    bd5c:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bd60:	93 30       	cpi	r25, 0x03	; 3
    bd62:	91 f1       	breq	.+100    	; 0xbdc8 <udc_process_setup+0x2b4>
    bd64:	18 f4       	brcc	.+6      	; 0xbd6c <udc_process_setup+0x258>
    bd66:	91 30       	cpi	r25, 0x01	; 1
    bd68:	a9 f0       	breq	.+42     	; 0xbd94 <udc_process_setup+0x280>
    bd6a:	98 c0       	rjmp	.+304    	; 0xbe9c <udc_process_setup+0x388>
    bd6c:	95 30       	cpi	r25, 0x05	; 5
    bd6e:	21 f0       	breq	.+8      	; 0xbd78 <udc_process_setup+0x264>
    bd70:	99 30       	cpi	r25, 0x09	; 9
    bd72:	09 f4       	brne	.+2      	; 0xbd76 <udc_process_setup+0x262>
    bd74:	43 c0       	rjmp	.+134    	; 0xbdfc <udc_process_setup+0x2e8>
    bd76:	92 c0       	rjmp	.+292    	; 0xbe9c <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bd78:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bd7c:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bd80:	89 2b       	or	r24, r25
    bd82:	09 f0       	breq	.+2      	; 0xbd86 <udc_process_setup+0x272>
    bd84:	1b c1       	rjmp	.+566    	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    bd86:	88 e7       	ldi	r24, 0x78	; 120
    bd88:	9c e5       	ldi	r25, 0x5C	; 92
    bd8a:	80 93 a9 27 	sts	0x27A9, r24	; 0x8027a9 <udd_g_ctrlreq+0xc>
    bd8e:	90 93 aa 27 	sts	0x27AA, r25	; 0x8027aa <udd_g_ctrlreq+0xd>
    bd92:	6e c1       	rjmp	.+732    	; 0xc070 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bd94:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bd98:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bd9c:	89 2b       	or	r24, r25
    bd9e:	09 f0       	breq	.+2      	; 0xbda2 <udc_process_setup+0x28e>
    bda0:	0d c1       	rjmp	.+538    	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    bda2:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bda6:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    bdaa:	01 97       	sbiw	r24, 0x01	; 1
    bdac:	09 f0       	breq	.+2      	; 0xbdb0 <udc_process_setup+0x29c>
    bdae:	06 c1       	rjmp	.+524    	; 0xbfbc <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    bdb0:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    bdb4:	90 91 8d 27 	lds	r25, 0x278D	; 0x80278d <udc_device_status+0x1>
    bdb8:	8d 7f       	andi	r24, 0xFD	; 253
    bdba:	80 93 8c 27 	sts	0x278C, r24	; 0x80278c <udc_device_status>
    bdbe:	90 93 8d 27 	sts	0x278D, r25	; 0x80278d <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    bdc2:	0e 94 ea 4f 	call	0x9fd4	; 0x9fd4 <usb_callback_remotewakeup_disable>
    bdc6:	54 c1       	rjmp	.+680    	; 0xc070 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bdc8:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bdcc:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bdd0:	89 2b       	or	r24, r25
    bdd2:	09 f0       	breq	.+2      	; 0xbdd6 <udc_process_setup+0x2c2>
    bdd4:	f3 c0       	rjmp	.+486    	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    bdd6:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bdda:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    bdde:	01 97       	sbiw	r24, 0x01	; 1
    bde0:	09 f0       	breq	.+2      	; 0xbde4 <udc_process_setup+0x2d0>
    bde2:	b2 c0       	rjmp	.+356    	; 0xbf48 <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    bde4:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    bde8:	90 91 8d 27 	lds	r25, 0x278D	; 0x80278d <udc_device_status+0x1>
    bdec:	82 60       	ori	r24, 0x02	; 2
    bdee:	80 93 8c 27 	sts	0x278C, r24	; 0x80278c <udc_device_status>
    bdf2:	90 93 8d 27 	sts	0x278D, r25	; 0x80278d <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    bdf6:	0e 94 e9 4f 	call	0x9fd2	; 0x9fd2 <usb_callback_remotewakeup_enable>
    bdfa:	3a c1       	rjmp	.+628    	; 0xc070 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    bdfc:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    be00:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    be04:	89 2b       	or	r24, r25
    be06:	09 f0       	breq	.+2      	; 0xbe0a <udc_process_setup+0x2f6>
    be08:	d9 c0       	rjmp	.+434    	; 0xbfbc <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    be0a:	0e 94 62 43 	call	0x86c4	; 0x86c4 <udd_getaddress>
    be0e:	88 23       	and	r24, r24
    be10:	09 f4       	brne	.+2      	; 0xbe14 <udc_process_setup+0x300>
    be12:	9f c0       	rjmp	.+318    	; 0xbf52 <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    be14:	20 91 9f 27 	lds	r18, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    be18:	30 91 a0 27 	lds	r19, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    be1c:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    be1e:	e0 91 78 20 	lds	r30, 0x2078	; 0x802078 <udc_config>
    be22:	f0 91 79 20 	lds	r31, 0x2079	; 0x802079 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    be26:	81 89       	ldd	r24, Z+17	; 0x11
    be28:	90 e0       	ldi	r25, 0x00	; 0
    be2a:	82 17       	cp	r24, r18
    be2c:	93 07       	cpc	r25, r19
    be2e:	08 f4       	brcc	.+2      	; 0xbe32 <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    be30:	90 c0       	rjmp	.+288    	; 0xbf52 <udc_process_setup+0x43e>
    be32:	16 de       	rcall	.-980    	; 0xba60 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    be34:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    be38:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    be3c:	80 93 88 27 	sts	0x2788, r24	; 0x802788 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    be40:	88 23       	and	r24, r24
    be42:	09 f4       	brne	.+2      	; 0xbe46 <udc_process_setup+0x332>
    be44:	15 c1       	rjmp	.+554    	; 0xc070 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    be46:	99 27       	eor	r25, r25
    be48:	81 50       	subi	r24, 0x01	; 1
    be4a:	90 4c       	sbci	r25, 0xC0	; 192
    be4c:	88 0f       	add	r24, r24
    be4e:	99 1f       	adc	r25, r25
    be50:	88 0f       	add	r24, r24
    be52:	99 1f       	adc	r25, r25
    be54:	e0 91 7a 20 	lds	r30, 0x207A	; 0x80207a <udc_config+0x2>
    be58:	f0 91 7b 20 	lds	r31, 0x207B	; 0x80207b <udc_config+0x3>
    be5c:	e8 0f       	add	r30, r24
    be5e:	f9 1f       	adc	r31, r25
    be60:	e0 93 86 27 	sts	0x2786, r30	; 0x802786 <udc_ptr_conf>
    be64:	f0 93 87 27 	sts	0x2787, r31	; 0x802787 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    be68:	01 90       	ld	r0, Z+
    be6a:	f0 81       	ld	r31, Z
    be6c:	e0 2d       	mov	r30, r0
    be6e:	84 81       	ldd	r24, Z+4	; 0x04
    be70:	88 23       	and	r24, r24
    be72:	09 f4       	brne	.+2      	; 0xbe76 <udc_process_setup+0x362>
    be74:	fd c0       	rjmp	.+506    	; 0xc070 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    be76:	c0 e0       	ldi	r28, 0x00	; 0
    be78:	60 e0       	ldi	r22, 0x00	; 0
    be7a:	8c 2f       	mov	r24, r28
    be7c:	bb dd       	rcall	.-1162   	; 0xb9f4 <udc_iface_enable>
    be7e:	88 23       	and	r24, r24
    be80:	09 f4       	brne	.+2      	; 0xbe84 <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    be82:	67 c0       	rjmp	.+206    	; 0xbf52 <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    be84:	cf 5f       	subi	r28, 0xFF	; 255
    be86:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    be8a:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    be8e:	01 90       	ld	r0, Z+
    be90:	f0 81       	ld	r31, Z
    be92:	e0 2d       	mov	r30, r0
    be94:	84 81       	ldd	r24, Z+4	; 0x04
    be96:	c8 17       	cp	r28, r24
    be98:	78 f3       	brcs	.-34     	; 0xbe78 <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    be9a:	ea c0       	rjmp	.+468    	; 0xc070 <udc_process_setup+0x55c>
    be9c:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    be9e:	e9 f4       	brne	.+58     	; 0xbeda <udc_process_setup+0x3c6>
    bea0:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bea4:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    bea6:	c9 f4       	brne	.+50     	; 0xbeda <udc_process_setup+0x3c6>
    bea8:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    beac:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    beb0:	89 2b       	or	r24, r25
    beb2:	09 f0       	breq	.+2      	; 0xbeb6 <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    beb4:	53 c0       	rjmp	.+166    	; 0xbf5c <udc_process_setup+0x448>
    beb6:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    beba:	88 23       	and	r24, r24
    bebc:	09 f4       	brne	.+2      	; 0xbec0 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    bebe:	4e c0       	rjmp	.+156    	; 0xbf5c <udc_process_setup+0x448>
    bec0:	ed e9       	ldi	r30, 0x9D	; 157
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    bec2:	f7 e2       	ldi	r31, 0x27	; 39

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    bec4:	c4 81       	ldd	r28, Z+4	; 0x04
    bec6:	d2 81       	ldd	r29, Z+2	; 0x02
    bec8:	8c 2f       	mov	r24, r28
    beca:	52 dd       	rcall	.-1372   	; 0xb970 <udc_iface_disable>
    becc:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    bece:	09 f4       	brne	.+2      	; 0xbed2 <udc_process_setup+0x3be>
    bed0:	40 c0       	rjmp	.+128    	; 0xbf52 <udc_process_setup+0x43e>
    bed2:	6d 2f       	mov	r22, r29
    bed4:	8c 2f       	mov	r24, r28
    bed6:	8e dd       	rcall	.-1252   	; 0xb9f4 <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    bed8:	3a c0       	rjmp	.+116    	; 0xbf4e <udc_process_setup+0x43a>
    beda:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    bedc:	d1 f5       	brne	.+116    	; 0xbf52 <udc_process_setup+0x43e>
    bede:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bee2:	81 30       	cpi	r24, 0x01	; 1
    bee4:	19 f0       	breq	.+6      	; 0xbeec <udc_process_setup+0x3d8>
    bee6:	83 30       	cpi	r24, 0x03	; 3
    bee8:	a1 f0       	breq	.+40     	; 0xbf12 <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    beea:	30 c0       	rjmp	.+96     	; 0xbf4c <udc_process_setup+0x438>
    beec:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bef0:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bef4:	89 2b       	or	r24, r25
    bef6:	09 f0       	breq	.+2      	; 0xbefa <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    bef8:	61 c0       	rjmp	.+194    	; 0xbfbc <udc_process_setup+0x4a8>
    befa:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    befe:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    bf02:	89 2b       	or	r24, r25
    bf04:	09 f0       	breq	.+2      	; 0xbf08 <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    bf06:	5a c0       	rjmp	.+180    	; 0xbfbc <udc_process_setup+0x4a8>
    bf08:	80 91 a1 27 	lds	r24, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    bf0c:	0e 94 17 44 	call	0x882e	; 0x882e <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bf10:	1e c0       	rjmp	.+60     	; 0xbf4e <udc_process_setup+0x43a>
    bf12:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bf16:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bf1a:	89 2b       	or	r24, r25
    bf1c:	09 f0       	breq	.+2      	; 0xbf20 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    bf1e:	4e c0       	rjmp	.+156    	; 0xbfbc <udc_process_setup+0x4a8>
    bf20:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bf24:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    bf28:	89 2b       	or	r24, r25
    bf2a:	09 f0       	breq	.+2      	; 0xbf2e <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    bf2c:	47 c0       	rjmp	.+142    	; 0xbfbc <udc_process_setup+0x4a8>
    bf2e:	cd e9       	ldi	r28, 0x9D	; 157
    bf30:	d7 e2       	ldi	r29, 0x27	; 39
    bf32:	8c 81       	ldd	r24, Y+4	; 0x04
    bf34:	0e 94 19 45 	call	0x8a32	; 0x8a32 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    bf38:	8c 81       	ldd	r24, Y+4	; 0x04
    bf3a:	0e 94 84 45 	call	0x8b08	; 0x8b08 <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    bf3e:	07 c0       	rjmp	.+14     	; 0xbf4e <udc_process_setup+0x43a>
    bf40:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    bf42:	05 c0       	rjmp	.+10     	; 0xbf4e <udc_process_setup+0x43a>
    bf44:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    bf46:	03 c0       	rjmp	.+6      	; 0xbf4e <udc_process_setup+0x43a>
    bf48:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    bf4a:	01 c0       	rjmp	.+2      	; 0xbf4e <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    bf4c:	80 e0       	ldi	r24, 0x00	; 0
    bf4e:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    bf50:	90 c0       	rjmp	.+288    	; 0xc072 <udc_process_setup+0x55e>
    bf52:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    bf56:	8f 71       	andi	r24, 0x1F	; 31
    bf58:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    bf5a:	81 f5       	brne	.+96     	; 0xbfbc <udc_process_setup+0x4a8>
    bf5c:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bf60:	88 23       	and	r24, r24
    bf62:	09 f4       	brne	.+2      	; 0xbf66 <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    bf64:	71 c0       	rjmp	.+226    	; 0xc048 <udc_process_setup+0x534>
    bf66:	00 91 a1 27 	lds	r16, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    bf6a:	10 91 a2 27 	lds	r17, 0x27A2	; 0x8027a2 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    bf6e:	c0 91 86 27 	lds	r28, 0x2786	; 0x802786 <udc_ptr_conf>
    bf72:	d0 91 87 27 	lds	r29, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bf76:	e8 81       	ld	r30, Y
    bf78:	f9 81       	ldd	r31, Y+1	; 0x01
    bf7a:	84 81       	ldd	r24, Z+4	; 0x04
    bf7c:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    bf7e:	08 f0       	brcs	.+2      	; 0xbf82 <udc_process_setup+0x46e>
    bf80:	65 c0       	rjmp	.+202    	; 0xc04c <udc_process_setup+0x538>
    bf82:	60 e0       	ldi	r22, 0x00	; 0
    bf84:	80 2f       	mov	r24, r16
    bf86:	ba dc       	rcall	.-1676   	; 0xb8fc <udc_update_iface_desc>
    bf88:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    bf8a:	c1 f0       	breq	.+48     	; 0xbfbc <udc_process_setup+0x4a8>
    bf8c:	f8 01       	movw	r30, r16
    bf8e:	ff 27       	eor	r31, r31
    bf90:	cf 01       	movw	r24, r30
    bf92:	88 0f       	add	r24, r24
    bf94:	99 1f       	adc	r25, r25
    bf96:	ea 81       	ldd	r30, Y+2	; 0x02
    bf98:	fb 81       	ldd	r31, Y+3	; 0x03
    bf9a:	e8 0f       	add	r30, r24
    bf9c:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    bf9e:	c0 81       	ld	r28, Z
    bfa0:	d1 81       	ldd	r29, Z+1	; 0x01
    bfa2:	ee 81       	ldd	r30, Y+6	; 0x06
    bfa4:	ff 81       	ldd	r31, Y+7	; 0x07
    bfa6:	19 95       	eicall
    bfa8:	68 2f       	mov	r22, r24
    bfaa:	80 2f       	mov	r24, r16
    bfac:	a7 dc       	rcall	.-1714   	; 0xb8fc <udc_update_iface_desc>
    bfae:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    bfb0:	29 f0       	breq	.+10     	; 0xbfbc <udc_process_setup+0x4a8>
    bfb2:	ec 81       	ldd	r30, Y+4	; 0x04
    bfb4:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    bfb6:	19 95       	eicall
    bfb8:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    bfba:	5b c0       	rjmp	.+182    	; 0xc072 <udc_process_setup+0x55e>
    bfbc:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    bfc0:	8f 71       	andi	r24, 0x1F	; 31
    bfc2:	82 30       	cpi	r24, 0x02	; 2
    bfc4:	09 f0       	breq	.+2      	; 0xbfc8 <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    bfc6:	44 c0       	rjmp	.+136    	; 0xc050 <udc_process_setup+0x53c>
    bfc8:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bfcc:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    bfce:	b1 f1       	breq	.+108    	; 0xc03c <udc_process_setup+0x528>
    bfd0:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bfd4:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bfd8:	ed 91       	ld	r30, X+
    bfda:	fc 91       	ld	r31, X
    bfdc:	11 97       	sbiw	r26, 0x01	; 1
    bfde:	84 81       	ldd	r24, Z+4	; 0x04
    bfe0:	88 23       	and	r24, r24
    bfe2:	71 f1       	breq	.+92     	; 0xc040 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    bfe4:	c0 e0       	ldi	r28, 0x00	; 0
    bfe6:	ec 2f       	mov	r30, r28
    bfe8:	f0 e0       	ldi	r31, 0x00	; 0
    bfea:	ee 0f       	add	r30, r30
    bfec:	ff 1f       	adc	r31, r31
    bfee:	12 96       	adiw	r26, 0x02	; 2
    bff0:	8d 91       	ld	r24, X+
    bff2:	9c 91       	ld	r25, X
    bff4:	13 97       	sbiw	r26, 0x03	; 3
    bff6:	e8 0f       	add	r30, r24
    bff8:	f9 1f       	adc	r31, r25
    bffa:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    bffc:	11 81       	ldd	r17, Z+1	; 0x01
    bffe:	d8 01       	movw	r26, r16
    c000:	16 96       	adiw	r26, 0x06	; 6
    c002:	ed 91       	ld	r30, X+
    c004:	fc 91       	ld	r31, X
    c006:	17 97       	sbiw	r26, 0x07	; 7
    c008:	19 95       	eicall
    c00a:	68 2f       	mov	r22, r24
    c00c:	8c 2f       	mov	r24, r28
    c00e:	76 dc       	rcall	.-1812   	; 0xb8fc <udc_update_iface_desc>
    c010:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    c012:	79 f1       	breq	.+94     	; 0xc072 <udc_process_setup+0x55e>
    c014:	d8 01       	movw	r26, r16
    c016:	14 96       	adiw	r26, 0x04	; 4
    c018:	ed 91       	ld	r30, X+
    c01a:	fc 91       	ld	r31, X
    c01c:	15 97       	sbiw	r26, 0x05	; 5
    c01e:	19 95       	eicall
    c020:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    c022:	27 c0       	rjmp	.+78     	; 0xc072 <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c024:	cf 5f       	subi	r28, 0xFF	; 255
    c026:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    c02a:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c02e:	ed 91       	ld	r30, X+
    c030:	fc 91       	ld	r31, X
    c032:	11 97       	sbiw	r26, 0x01	; 1
    c034:	94 81       	ldd	r25, Z+4	; 0x04
    c036:	c9 17       	cp	r28, r25
    c038:	b0 f2       	brcs	.-84     	; 0xbfe6 <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    c03a:	1b c0       	rjmp	.+54     	; 0xc072 <udc_process_setup+0x55e>
    c03c:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    c03e:	19 c0       	rjmp	.+50     	; 0xc072 <udc_process_setup+0x55e>
    c040:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    c042:	17 c0       	rjmp	.+46     	; 0xc072 <udc_process_setup+0x55e>
    c044:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    c046:	15 c0       	rjmp	.+42     	; 0xc072 <udc_process_setup+0x55e>
    c048:	80 e0       	ldi	r24, 0x00	; 0
    c04a:	13 c0       	rjmp	.+38     	; 0xc072 <udc_process_setup+0x55e>
    c04c:	80 e0       	ldi	r24, 0x00	; 0
    c04e:	11 c0       	rjmp	.+34     	; 0xc072 <udc_process_setup+0x55e>
    c050:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    c052:	0f c0       	rjmp	.+30     	; 0xc072 <udc_process_setup+0x55e>
    c054:	98 2f       	mov	r25, r24
    c056:	90 76       	andi	r25, 0x60	; 96
    c058:	09 f0       	breq	.+2      	; 0xc05c <udc_process_setup+0x548>
    c05a:	7b cf       	rjmp	.-266    	; 0xbf52 <udc_process_setup+0x43e>
    c05c:	74 cd       	rjmp	.-1304   	; 0xbb46 <udc_process_setup+0x32>
    c05e:	98 2f       	mov	r25, r24
    c060:	90 76       	andi	r25, 0x60	; 96
    c062:	09 f0       	breq	.+2      	; 0xc066 <udc_process_setup+0x552>
    c064:	76 cf       	rjmp	.-276    	; 0xbf52 <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    c066:	77 ce       	rjmp	.-786    	; 0xbd56 <udc_process_setup+0x242>
		str = udc_string_product_name;
    c068:	3c e0       	ldi	r19, 0x0C	; 12
    c06a:	ee ef       	ldi	r30, 0xFE	; 254
    c06c:	f0 e2       	ldi	r31, 0x20	; 32
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    c06e:	eb cd       	rjmp	.-1066   	; 0xbc46 <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    c070:	81 e0       	ldi	r24, 0x01	; 1
    c072:	df 91       	pop	r29
    c074:	cf 91       	pop	r28
    c076:	1f 91       	pop	r17
    c078:	0f 91       	pop	r16
    c07a:	08 95       	ret

0000c07c <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    c07c:	cf 93       	push	r28
    c07e:	df 93       	push	r29
    c080:	1f 92       	push	r1
    c082:	cd b7       	in	r28, 0x3d	; 61
    c084:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    c086:	80 91 b7 27 	lds	r24, 0x27B7	; 0x8027b7 <stdio_base>
    c08a:	90 91 b8 27 	lds	r25, 0x27B8	; 0x8027b8 <stdio_base+0x1>
    c08e:	e0 91 b3 27 	lds	r30, 0x27B3	; 0x8027b3 <ptr_get>
    c092:	f0 91 b4 27 	lds	r31, 0x27B4	; 0x8027b4 <ptr_get+0x1>
    c096:	be 01       	movw	r22, r28
    c098:	6f 5f       	subi	r22, 0xFF	; 255
    c09a:	7f 4f       	sbci	r23, 0xFF	; 255
    c09c:	19 95       	eicall
	return c;
    c09e:	89 81       	ldd	r24, Y+1	; 0x01
}
    c0a0:	08 2e       	mov	r0, r24
    c0a2:	00 0c       	add	r0, r0
    c0a4:	99 0b       	sbc	r25, r25
    c0a6:	0f 90       	pop	r0
    c0a8:	df 91       	pop	r29
    c0aa:	cf 91       	pop	r28
    c0ac:	08 95       	ret

0000c0ae <stdio_usb_putchar>:
	return true;
}

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    c0ae:	80 91 8e 27 	lds	r24, 0x278E	; 0x80278e <stdio_usb_interface_enable>
    c0b2:	88 23       	and	r24, r24
    c0b4:	81 f0       	breq	.+32     	; 0xc0d6 <stdio_usb_putchar+0x28>
    c0b6:	86 2f       	mov	r24, r22
    c0b8:	08 2e       	mov	r0, r24
    c0ba:	00 0c       	add	r0, r0
    c0bc:	99 0b       	sbc	r25, r25
    c0be:	df db       	rcall	.-2114   	; 0xb87e <udi_cdc_putc>
    c0c0:	21 e0       	ldi	r18, 0x01	; 1
    c0c2:	30 e0       	ldi	r19, 0x00	; 0
    c0c4:	89 2b       	or	r24, r25
    c0c6:	11 f0       	breq	.+4      	; 0xc0cc <stdio_usb_putchar+0x1e>
    c0c8:	20 e0       	ldi	r18, 0x00	; 0
    c0ca:	30 e0       	ldi	r19, 0x00	; 0
    c0cc:	88 27       	eor	r24, r24
    c0ce:	99 27       	eor	r25, r25
    c0d0:	82 1b       	sub	r24, r18
    c0d2:	93 0b       	sbc	r25, r19
    c0d4:	08 95       	ret
    c0d6:	80 e0       	ldi	r24, 0x00	; 0
    c0d8:	90 e0       	ldi	r25, 0x00	; 0
    c0da:	08 95       	ret

0000c0dc <stdio_usb_getchar>:
    c0dc:	cf 93       	push	r28
    c0de:	df 93       	push	r29
    c0e0:	80 91 8e 27 	lds	r24, 0x278E	; 0x80278e <stdio_usb_interface_enable>
    c0e4:	81 11       	cpse	r24, r1
    c0e6:	03 c0       	rjmp	.+6      	; 0xc0ee <stdio_usb_getchar+0x12>
    c0e8:	fb 01       	movw	r30, r22
    c0ea:	10 82       	st	Z, r1
    c0ec:	03 c0       	rjmp	.+6      	; 0xc0f4 <stdio_usb_getchar+0x18>
    c0ee:	eb 01       	movw	r28, r22
    c0f0:	d9 da       	rcall	.-2638   	; 0xb6a4 <udi_cdc_getc>
    c0f2:	88 83       	st	Y, r24
    c0f4:	df 91       	pop	r29
    c0f6:	cf 91       	pop	r28
    c0f8:	08 95       	ret

0000c0fa <stdio_usb_enable>:
    c0fa:	81 e0       	ldi	r24, 0x01	; 1
    c0fc:	80 93 8e 27 	sts	0x278E, r24	; 0x80278e <stdio_usb_interface_enable>
    c100:	08 95       	ret

0000c102 <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    c102:	10 92 b7 27 	sts	0x27B7, r1	; 0x8027b7 <stdio_base>
    c106:	10 92 b8 27 	sts	0x27B8, r1	; 0x8027b8 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    c10a:	87 e5       	ldi	r24, 0x57	; 87
    c10c:	90 e6       	ldi	r25, 0x60	; 96
    c10e:	80 93 b5 27 	sts	0x27B5, r24	; 0x8027b5 <ptr_put>
    c112:	90 93 b6 27 	sts	0x27B6, r25	; 0x8027b6 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    c116:	8e e6       	ldi	r24, 0x6E	; 110
    c118:	90 e6       	ldi	r25, 0x60	; 96
    c11a:	80 93 b3 27 	sts	0x27B3, r24	; 0x8027b3 <ptr_get>
    c11e:	90 93 b4 27 	sts	0x27B4, r25	; 0x8027b4 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    c122:	9b dc       	rcall	.-1738   	; 0xba5a <udc_start>
    c124:	6e e3       	ldi	r22, 0x3E	; 62
    c126:	70 e6       	ldi	r23, 0x60	; 96
    c128:	88 e9       	ldi	r24, 0x98	; 152
    c12a:	90 e6       	ldi	r25, 0x60	; 96
    c12c:	37 c6       	rjmp	.+3182   	; 0xcd9c <fdevopen>
    c12e:	08 95       	ret

0000c130 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    c130:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    c132:	80 91 b7 27 	lds	r24, 0x27B7	; 0x8027b7 <stdio_base>
    c136:	90 91 b8 27 	lds	r25, 0x27B8	; 0x8027b8 <stdio_base+0x1>
    c13a:	e0 91 b5 27 	lds	r30, 0x27B5	; 0x8027b5 <ptr_put>
    c13e:	f0 91 b6 27 	lds	r31, 0x27B6	; 0x8027b6 <ptr_put+0x1>
    c142:	19 95       	eicall
    c144:	99 23       	and	r25, r25
    c146:	1c f0       	brlt	.+6      	; 0xc14e <_write+0x1e>
		return -1;
	}
	return 1;
    c148:	81 e0       	ldi	r24, 0x01	; 1
    c14a:	90 e0       	ldi	r25, 0x00	; 0
    c14c:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    c14e:	8f ef       	ldi	r24, 0xFF	; 255
    c150:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    c152:	08 95       	ret

0000c154 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    c154:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    c158:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    c15a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    c15c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    c160:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    c162:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    c166:	08 95       	ret

0000c168 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    c168:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    c16a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    c16c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    c16e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    c170:	60 83       	st	Z, r22
	ret                             // Return to caller
    c172:	08 95       	ret

0000c174 <__mulsi3>:
    c174:	db 01       	movw	r26, r22
    c176:	8f 93       	push	r24
    c178:	9f 93       	push	r25
    c17a:	93 d0       	rcall	.+294    	; 0xc2a2 <__muluhisi3>
    c17c:	bf 91       	pop	r27
    c17e:	af 91       	pop	r26
    c180:	a2 9f       	mul	r26, r18
    c182:	80 0d       	add	r24, r0
    c184:	91 1d       	adc	r25, r1
    c186:	a3 9f       	mul	r26, r19
    c188:	90 0d       	add	r25, r0
    c18a:	b2 9f       	mul	r27, r18
    c18c:	90 0d       	add	r25, r0
    c18e:	11 24       	eor	r1, r1
    c190:	08 95       	ret

0000c192 <__udivmodhi4>:
    c192:	aa 1b       	sub	r26, r26
    c194:	bb 1b       	sub	r27, r27
    c196:	51 e1       	ldi	r21, 0x11	; 17
    c198:	07 c0       	rjmp	.+14     	; 0xc1a8 <__udivmodhi4_ep>

0000c19a <__udivmodhi4_loop>:
    c19a:	aa 1f       	adc	r26, r26
    c19c:	bb 1f       	adc	r27, r27
    c19e:	a6 17       	cp	r26, r22
    c1a0:	b7 07       	cpc	r27, r23
    c1a2:	10 f0       	brcs	.+4      	; 0xc1a8 <__udivmodhi4_ep>
    c1a4:	a6 1b       	sub	r26, r22
    c1a6:	b7 0b       	sbc	r27, r23

0000c1a8 <__udivmodhi4_ep>:
    c1a8:	88 1f       	adc	r24, r24
    c1aa:	99 1f       	adc	r25, r25
    c1ac:	5a 95       	dec	r21
    c1ae:	a9 f7       	brne	.-22     	; 0xc19a <__udivmodhi4_loop>
    c1b0:	80 95       	com	r24
    c1b2:	90 95       	com	r25
    c1b4:	bc 01       	movw	r22, r24
    c1b6:	cd 01       	movw	r24, r26
    c1b8:	08 95       	ret

0000c1ba <__divmodhi4>:
    c1ba:	97 fb       	bst	r25, 7
    c1bc:	07 2e       	mov	r0, r23
    c1be:	16 f4       	brtc	.+4      	; 0xc1c4 <__divmodhi4+0xa>
    c1c0:	00 94       	com	r0
    c1c2:	06 d0       	rcall	.+12     	; 0xc1d0 <__divmodhi4_neg1>
    c1c4:	77 fd       	sbrc	r23, 7
    c1c6:	08 d0       	rcall	.+16     	; 0xc1d8 <__divmodhi4_neg2>
    c1c8:	e4 df       	rcall	.-56     	; 0xc192 <__udivmodhi4>
    c1ca:	07 fc       	sbrc	r0, 7
    c1cc:	05 d0       	rcall	.+10     	; 0xc1d8 <__divmodhi4_neg2>
    c1ce:	3e f4       	brtc	.+14     	; 0xc1de <__divmodhi4_exit>

0000c1d0 <__divmodhi4_neg1>:
    c1d0:	90 95       	com	r25
    c1d2:	81 95       	neg	r24
    c1d4:	9f 4f       	sbci	r25, 0xFF	; 255
    c1d6:	08 95       	ret

0000c1d8 <__divmodhi4_neg2>:
    c1d8:	70 95       	com	r23
    c1da:	61 95       	neg	r22
    c1dc:	7f 4f       	sbci	r23, 0xFF	; 255

0000c1de <__divmodhi4_exit>:
    c1de:	08 95       	ret

0000c1e0 <__udivmodsi4>:
    c1e0:	a1 e2       	ldi	r26, 0x21	; 33
    c1e2:	1a 2e       	mov	r1, r26
    c1e4:	aa 1b       	sub	r26, r26
    c1e6:	bb 1b       	sub	r27, r27
    c1e8:	fd 01       	movw	r30, r26
    c1ea:	0d c0       	rjmp	.+26     	; 0xc206 <__udivmodsi4_ep>

0000c1ec <__udivmodsi4_loop>:
    c1ec:	aa 1f       	adc	r26, r26
    c1ee:	bb 1f       	adc	r27, r27
    c1f0:	ee 1f       	adc	r30, r30
    c1f2:	ff 1f       	adc	r31, r31
    c1f4:	a2 17       	cp	r26, r18
    c1f6:	b3 07       	cpc	r27, r19
    c1f8:	e4 07       	cpc	r30, r20
    c1fa:	f5 07       	cpc	r31, r21
    c1fc:	20 f0       	brcs	.+8      	; 0xc206 <__udivmodsi4_ep>
    c1fe:	a2 1b       	sub	r26, r18
    c200:	b3 0b       	sbc	r27, r19
    c202:	e4 0b       	sbc	r30, r20
    c204:	f5 0b       	sbc	r31, r21

0000c206 <__udivmodsi4_ep>:
    c206:	66 1f       	adc	r22, r22
    c208:	77 1f       	adc	r23, r23
    c20a:	88 1f       	adc	r24, r24
    c20c:	99 1f       	adc	r25, r25
    c20e:	1a 94       	dec	r1
    c210:	69 f7       	brne	.-38     	; 0xc1ec <__udivmodsi4_loop>
    c212:	60 95       	com	r22
    c214:	70 95       	com	r23
    c216:	80 95       	com	r24
    c218:	90 95       	com	r25
    c21a:	9b 01       	movw	r18, r22
    c21c:	ac 01       	movw	r20, r24
    c21e:	bd 01       	movw	r22, r26
    c220:	cf 01       	movw	r24, r30
    c222:	08 95       	ret

0000c224 <__divmodsi4>:
    c224:	05 2e       	mov	r0, r21
    c226:	97 fb       	bst	r25, 7
    c228:	16 f4       	brtc	.+4      	; 0xc22e <__divmodsi4+0xa>
    c22a:	00 94       	com	r0
    c22c:	0f d0       	rcall	.+30     	; 0xc24c <__negsi2>
    c22e:	57 fd       	sbrc	r21, 7
    c230:	05 d0       	rcall	.+10     	; 0xc23c <__divmodsi4_neg2>
    c232:	d6 df       	rcall	.-84     	; 0xc1e0 <__udivmodsi4>
    c234:	07 fc       	sbrc	r0, 7
    c236:	02 d0       	rcall	.+4      	; 0xc23c <__divmodsi4_neg2>
    c238:	46 f4       	brtc	.+16     	; 0xc24a <__divmodsi4_exit>
    c23a:	08 c0       	rjmp	.+16     	; 0xc24c <__negsi2>

0000c23c <__divmodsi4_neg2>:
    c23c:	50 95       	com	r21
    c23e:	40 95       	com	r20
    c240:	30 95       	com	r19
    c242:	21 95       	neg	r18
    c244:	3f 4f       	sbci	r19, 0xFF	; 255
    c246:	4f 4f       	sbci	r20, 0xFF	; 255
    c248:	5f 4f       	sbci	r21, 0xFF	; 255

0000c24a <__divmodsi4_exit>:
    c24a:	08 95       	ret

0000c24c <__negsi2>:
    c24c:	90 95       	com	r25
    c24e:	80 95       	com	r24
    c250:	70 95       	com	r23
    c252:	61 95       	neg	r22
    c254:	7f 4f       	sbci	r23, 0xFF	; 255
    c256:	8f 4f       	sbci	r24, 0xFF	; 255
    c258:	9f 4f       	sbci	r25, 0xFF	; 255
    c25a:	08 95       	ret

0000c25c <__tablejump2__>:
    c25c:	ee 0f       	add	r30, r30
    c25e:	ff 1f       	adc	r31, r31
    c260:	88 1f       	adc	r24, r24
    c262:	8b bf       	out	0x3b, r24	; 59
    c264:	07 90       	elpm	r0, Z+
    c266:	f6 91       	elpm	r31, Z
    c268:	e0 2d       	mov	r30, r0
    c26a:	19 94       	eijmp

0000c26c <__mulhisi3>:
    c26c:	05 d0       	rcall	.+10     	; 0xc278 <__umulhisi3>
    c26e:	33 23       	and	r19, r19
    c270:	12 f4       	brpl	.+4      	; 0xc276 <__mulhisi3+0xa>
    c272:	8a 1b       	sub	r24, r26
    c274:	9b 0b       	sbc	r25, r27
    c276:	10 c0       	rjmp	.+32     	; 0xc298 <__usmulhisi3_tail>

0000c278 <__umulhisi3>:
    c278:	a2 9f       	mul	r26, r18
    c27a:	b0 01       	movw	r22, r0
    c27c:	b3 9f       	mul	r27, r19
    c27e:	c0 01       	movw	r24, r0
    c280:	a3 9f       	mul	r26, r19
    c282:	70 0d       	add	r23, r0
    c284:	81 1d       	adc	r24, r1
    c286:	11 24       	eor	r1, r1
    c288:	91 1d       	adc	r25, r1
    c28a:	b2 9f       	mul	r27, r18
    c28c:	70 0d       	add	r23, r0
    c28e:	81 1d       	adc	r24, r1
    c290:	11 24       	eor	r1, r1
    c292:	91 1d       	adc	r25, r1
    c294:	08 95       	ret

0000c296 <__usmulhisi3>:
    c296:	f0 df       	rcall	.-32     	; 0xc278 <__umulhisi3>

0000c298 <__usmulhisi3_tail>:
    c298:	b7 ff       	sbrs	r27, 7
    c29a:	08 95       	ret
    c29c:	82 1b       	sub	r24, r18
    c29e:	93 0b       	sbc	r25, r19
    c2a0:	08 95       	ret

0000c2a2 <__muluhisi3>:
    c2a2:	ea df       	rcall	.-44     	; 0xc278 <__umulhisi3>
    c2a4:	a5 9f       	mul	r26, r21
    c2a6:	90 0d       	add	r25, r0
    c2a8:	b4 9f       	mul	r27, r20
    c2aa:	90 0d       	add	r25, r0
    c2ac:	a4 9f       	mul	r26, r20
    c2ae:	80 0d       	add	r24, r0
    c2b0:	91 1d       	adc	r25, r1
    c2b2:	11 24       	eor	r1, r1
    c2b4:	08 95       	ret

0000c2b6 <__muldi3>:
    c2b6:	df 93       	push	r29
    c2b8:	cf 93       	push	r28
    c2ba:	1f 93       	push	r17
    c2bc:	0f 93       	push	r16
    c2be:	9a 9d       	mul	r25, r10
    c2c0:	f0 2d       	mov	r31, r0
    c2c2:	21 9f       	mul	r18, r17
    c2c4:	f0 0d       	add	r31, r0
    c2c6:	8b 9d       	mul	r24, r11
    c2c8:	f0 0d       	add	r31, r0
    c2ca:	8a 9d       	mul	r24, r10
    c2cc:	e0 2d       	mov	r30, r0
    c2ce:	f1 0d       	add	r31, r1
    c2d0:	03 9f       	mul	r16, r19
    c2d2:	f0 0d       	add	r31, r0
    c2d4:	02 9f       	mul	r16, r18
    c2d6:	e0 0d       	add	r30, r0
    c2d8:	f1 1d       	adc	r31, r1
    c2da:	4e 9d       	mul	r20, r14
    c2dc:	e0 0d       	add	r30, r0
    c2de:	f1 1d       	adc	r31, r1
    c2e0:	5e 9d       	mul	r21, r14
    c2e2:	f0 0d       	add	r31, r0
    c2e4:	4f 9d       	mul	r20, r15
    c2e6:	f0 0d       	add	r31, r0
    c2e8:	7f 93       	push	r23
    c2ea:	6f 93       	push	r22
    c2ec:	bf 92       	push	r11
    c2ee:	af 92       	push	r10
    c2f0:	5f 93       	push	r21
    c2f2:	4f 93       	push	r20
    c2f4:	d5 01       	movw	r26, r10
    c2f6:	c0 df       	rcall	.-128    	; 0xc278 <__umulhisi3>
    c2f8:	8b 01       	movw	r16, r22
    c2fa:	ac 01       	movw	r20, r24
    c2fc:	d7 01       	movw	r26, r14
    c2fe:	bc df       	rcall	.-136    	; 0xc278 <__umulhisi3>
    c300:	eb 01       	movw	r28, r22
    c302:	e8 0f       	add	r30, r24
    c304:	f9 1f       	adc	r31, r25
    c306:	d6 01       	movw	r26, r12
    c308:	1f d0       	rcall	.+62     	; 0xc348 <__muldi3_6>
    c30a:	2f 91       	pop	r18
    c30c:	3f 91       	pop	r19
    c30e:	d6 01       	movw	r26, r12
    c310:	b3 df       	rcall	.-154    	; 0xc278 <__umulhisi3>
    c312:	c6 0f       	add	r28, r22
    c314:	d7 1f       	adc	r29, r23
    c316:	e8 1f       	adc	r30, r24
    c318:	f9 1f       	adc	r31, r25
    c31a:	af 91       	pop	r26
    c31c:	bf 91       	pop	r27
    c31e:	14 d0       	rcall	.+40     	; 0xc348 <__muldi3_6>
    c320:	2f 91       	pop	r18
    c322:	3f 91       	pop	r19
    c324:	a9 df       	rcall	.-174    	; 0xc278 <__umulhisi3>
    c326:	c6 0f       	add	r28, r22
    c328:	d7 1f       	adc	r29, r23
    c32a:	e8 1f       	adc	r30, r24
    c32c:	f9 1f       	adc	r31, r25
    c32e:	d6 01       	movw	r26, r12
    c330:	a3 df       	rcall	.-186    	; 0xc278 <__umulhisi3>
    c332:	e6 0f       	add	r30, r22
    c334:	f7 1f       	adc	r31, r23
    c336:	98 01       	movw	r18, r16
    c338:	be 01       	movw	r22, r28
    c33a:	cf 01       	movw	r24, r30
    c33c:	11 24       	eor	r1, r1
    c33e:	0f 91       	pop	r16
    c340:	1f 91       	pop	r17
    c342:	cf 91       	pop	r28
    c344:	df 91       	pop	r29
    c346:	08 95       	ret

0000c348 <__muldi3_6>:
    c348:	97 df       	rcall	.-210    	; 0xc278 <__umulhisi3>
    c34a:	46 0f       	add	r20, r22
    c34c:	57 1f       	adc	r21, r23
    c34e:	c8 1f       	adc	r28, r24
    c350:	d9 1f       	adc	r29, r25
    c352:	08 f4       	brcc	.+2      	; 0xc356 <__muldi3_6+0xe>
    c354:	31 96       	adiw	r30, 0x01	; 1
    c356:	08 95       	ret

0000c358 <__moddi3>:
    c358:	68 94       	set
    c35a:	01 c0       	rjmp	.+2      	; 0xc35e <__divdi3_moddi3>

0000c35c <__divdi3>:
    c35c:	e8 94       	clt

0000c35e <__divdi3_moddi3>:
    c35e:	f9 2f       	mov	r31, r25
    c360:	f1 2b       	or	r31, r17
    c362:	0a f0       	brmi	.+2      	; 0xc366 <__divdi3_moddi3+0x8>
    c364:	27 c0       	rjmp	.+78     	; 0xc3b4 <__udivdi3_umoddi3>
    c366:	a0 e0       	ldi	r26, 0x00	; 0
    c368:	b0 e0       	ldi	r27, 0x00	; 0
    c36a:	e8 eb       	ldi	r30, 0xB8	; 184
    c36c:	f1 e6       	ldi	r31, 0x61	; 97
    c36e:	93 c0       	rjmp	.+294    	; 0xc496 <__prologue_saves__+0xc>
    c370:	09 2e       	mov	r0, r25
    c372:	05 94       	asr	r0
    c374:	1a f4       	brpl	.+6      	; 0xc37c <__divdi3_moddi3+0x1e>
    c376:	79 d0       	rcall	.+242    	; 0xc46a <__negdi2>
    c378:	11 23       	and	r17, r17
    c37a:	92 f4       	brpl	.+36     	; 0xc3a0 <__divdi3_moddi3+0x42>
    c37c:	f0 e8       	ldi	r31, 0x80	; 128
    c37e:	0f 26       	eor	r0, r31
    c380:	ff ef       	ldi	r31, 0xFF	; 255
    c382:	e0 94       	com	r14
    c384:	f0 94       	com	r15
    c386:	00 95       	com	r16
    c388:	10 95       	com	r17
    c38a:	b0 94       	com	r11
    c38c:	c0 94       	com	r12
    c38e:	d0 94       	com	r13
    c390:	a1 94       	neg	r10
    c392:	bf 0a       	sbc	r11, r31
    c394:	cf 0a       	sbc	r12, r31
    c396:	df 0a       	sbc	r13, r31
    c398:	ef 0a       	sbc	r14, r31
    c39a:	ff 0a       	sbc	r15, r31
    c39c:	0f 0b       	sbc	r16, r31
    c39e:	1f 0b       	sbc	r17, r31
    c3a0:	13 d0       	rcall	.+38     	; 0xc3c8 <__udivmod64>
    c3a2:	07 fc       	sbrc	r0, 7
    c3a4:	62 d0       	rcall	.+196    	; 0xc46a <__negdi2>
    c3a6:	cd b7       	in	r28, 0x3d	; 61
    c3a8:	de b7       	in	r29, 0x3e	; 62
    c3aa:	ec e0       	ldi	r30, 0x0C	; 12
    c3ac:	8d c0       	rjmp	.+282    	; 0xc4c8 <__epilogue_restores__+0xc>

0000c3ae <__umoddi3>:
    c3ae:	68 94       	set
    c3b0:	01 c0       	rjmp	.+2      	; 0xc3b4 <__udivdi3_umoddi3>

0000c3b2 <__udivdi3>:
    c3b2:	e8 94       	clt

0000c3b4 <__udivdi3_umoddi3>:
    c3b4:	8f 92       	push	r8
    c3b6:	9f 92       	push	r9
    c3b8:	cf 93       	push	r28
    c3ba:	df 93       	push	r29
    c3bc:	05 d0       	rcall	.+10     	; 0xc3c8 <__udivmod64>
    c3be:	df 91       	pop	r29
    c3c0:	cf 91       	pop	r28
    c3c2:	9f 90       	pop	r9
    c3c4:	8f 90       	pop	r8
    c3c6:	08 95       	ret

0000c3c8 <__udivmod64>:
    c3c8:	88 24       	eor	r8, r8
    c3ca:	99 24       	eor	r9, r9
    c3cc:	f4 01       	movw	r30, r8
    c3ce:	e4 01       	movw	r28, r8
    c3d0:	b0 e4       	ldi	r27, 0x40	; 64
    c3d2:	9f 93       	push	r25
    c3d4:	aa 27       	eor	r26, r26
    c3d6:	9a 15       	cp	r25, r10
    c3d8:	8b 04       	cpc	r8, r11
    c3da:	9c 04       	cpc	r9, r12
    c3dc:	ed 05       	cpc	r30, r13
    c3de:	fe 05       	cpc	r31, r14
    c3e0:	cf 05       	cpc	r28, r15
    c3e2:	d0 07       	cpc	r29, r16
    c3e4:	a1 07       	cpc	r26, r17
    c3e6:	98 f4       	brcc	.+38     	; 0xc40e <__udivmod64+0x46>
    c3e8:	ad 2f       	mov	r26, r29
    c3ea:	dc 2f       	mov	r29, r28
    c3ec:	cf 2f       	mov	r28, r31
    c3ee:	fe 2f       	mov	r31, r30
    c3f0:	e9 2d       	mov	r30, r9
    c3f2:	98 2c       	mov	r9, r8
    c3f4:	89 2e       	mov	r8, r25
    c3f6:	98 2f       	mov	r25, r24
    c3f8:	87 2f       	mov	r24, r23
    c3fa:	76 2f       	mov	r23, r22
    c3fc:	65 2f       	mov	r22, r21
    c3fe:	54 2f       	mov	r21, r20
    c400:	43 2f       	mov	r20, r19
    c402:	32 2f       	mov	r19, r18
    c404:	22 27       	eor	r18, r18
    c406:	b8 50       	subi	r27, 0x08	; 8
    c408:	31 f7       	brne	.-52     	; 0xc3d6 <__udivmod64+0xe>
    c40a:	bf 91       	pop	r27
    c40c:	27 c0       	rjmp	.+78     	; 0xc45c <__udivmod64+0x94>
    c40e:	1b 2e       	mov	r1, r27
    c410:	bf 91       	pop	r27
    c412:	bb 27       	eor	r27, r27
    c414:	22 0f       	add	r18, r18
    c416:	33 1f       	adc	r19, r19
    c418:	44 1f       	adc	r20, r20
    c41a:	55 1f       	adc	r21, r21
    c41c:	66 1f       	adc	r22, r22
    c41e:	77 1f       	adc	r23, r23
    c420:	88 1f       	adc	r24, r24
    c422:	99 1f       	adc	r25, r25
    c424:	88 1c       	adc	r8, r8
    c426:	99 1c       	adc	r9, r9
    c428:	ee 1f       	adc	r30, r30
    c42a:	ff 1f       	adc	r31, r31
    c42c:	cc 1f       	adc	r28, r28
    c42e:	dd 1f       	adc	r29, r29
    c430:	aa 1f       	adc	r26, r26
    c432:	bb 1f       	adc	r27, r27
    c434:	8a 14       	cp	r8, r10
    c436:	9b 04       	cpc	r9, r11
    c438:	ec 05       	cpc	r30, r12
    c43a:	fd 05       	cpc	r31, r13
    c43c:	ce 05       	cpc	r28, r14
    c43e:	df 05       	cpc	r29, r15
    c440:	a0 07       	cpc	r26, r16
    c442:	b1 07       	cpc	r27, r17
    c444:	48 f0       	brcs	.+18     	; 0xc458 <__udivmod64+0x90>
    c446:	8a 18       	sub	r8, r10
    c448:	9b 08       	sbc	r9, r11
    c44a:	ec 09       	sbc	r30, r12
    c44c:	fd 09       	sbc	r31, r13
    c44e:	ce 09       	sbc	r28, r14
    c450:	df 09       	sbc	r29, r15
    c452:	a0 0b       	sbc	r26, r16
    c454:	b1 0b       	sbc	r27, r17
    c456:	21 60       	ori	r18, 0x01	; 1
    c458:	1a 94       	dec	r1
    c45a:	e1 f6       	brne	.-72     	; 0xc414 <__udivmod64+0x4c>
    c45c:	2e f4       	brtc	.+10     	; 0xc468 <__udivmod64+0xa0>
    c45e:	94 01       	movw	r18, r8
    c460:	af 01       	movw	r20, r30
    c462:	be 01       	movw	r22, r28
    c464:	cd 01       	movw	r24, r26
    c466:	00 0c       	add	r0, r0
    c468:	08 95       	ret

0000c46a <__negdi2>:
    c46a:	60 95       	com	r22
    c46c:	70 95       	com	r23
    c46e:	80 95       	com	r24
    c470:	90 95       	com	r25
    c472:	30 95       	com	r19
    c474:	40 95       	com	r20
    c476:	50 95       	com	r21
    c478:	21 95       	neg	r18
    c47a:	3f 4f       	sbci	r19, 0xFF	; 255
    c47c:	4f 4f       	sbci	r20, 0xFF	; 255
    c47e:	5f 4f       	sbci	r21, 0xFF	; 255
    c480:	6f 4f       	sbci	r22, 0xFF	; 255
    c482:	7f 4f       	sbci	r23, 0xFF	; 255
    c484:	8f 4f       	sbci	r24, 0xFF	; 255
    c486:	9f 4f       	sbci	r25, 0xFF	; 255
    c488:	08 95       	ret

0000c48a <__prologue_saves__>:
    c48a:	2f 92       	push	r2
    c48c:	3f 92       	push	r3
    c48e:	4f 92       	push	r4
    c490:	5f 92       	push	r5
    c492:	6f 92       	push	r6
    c494:	7f 92       	push	r7
    c496:	8f 92       	push	r8
    c498:	9f 92       	push	r9
    c49a:	af 92       	push	r10
    c49c:	bf 92       	push	r11
    c49e:	cf 92       	push	r12
    c4a0:	df 92       	push	r13
    c4a2:	ef 92       	push	r14
    c4a4:	ff 92       	push	r15
    c4a6:	0f 93       	push	r16
    c4a8:	1f 93       	push	r17
    c4aa:	cf 93       	push	r28
    c4ac:	df 93       	push	r29
    c4ae:	cd b7       	in	r28, 0x3d	; 61
    c4b0:	de b7       	in	r29, 0x3e	; 62
    c4b2:	ca 1b       	sub	r28, r26
    c4b4:	db 0b       	sbc	r29, r27
    c4b6:	cd bf       	out	0x3d, r28	; 61
    c4b8:	de bf       	out	0x3e, r29	; 62
    c4ba:	19 94       	eijmp

0000c4bc <__epilogue_restores__>:
    c4bc:	2a 88       	ldd	r2, Y+18	; 0x12
    c4be:	39 88       	ldd	r3, Y+17	; 0x11
    c4c0:	48 88       	ldd	r4, Y+16	; 0x10
    c4c2:	5f 84       	ldd	r5, Y+15	; 0x0f
    c4c4:	6e 84       	ldd	r6, Y+14	; 0x0e
    c4c6:	7d 84       	ldd	r7, Y+13	; 0x0d
    c4c8:	8c 84       	ldd	r8, Y+12	; 0x0c
    c4ca:	9b 84       	ldd	r9, Y+11	; 0x0b
    c4cc:	aa 84       	ldd	r10, Y+10	; 0x0a
    c4ce:	b9 84       	ldd	r11, Y+9	; 0x09
    c4d0:	c8 84       	ldd	r12, Y+8	; 0x08
    c4d2:	df 80       	ldd	r13, Y+7	; 0x07
    c4d4:	ee 80       	ldd	r14, Y+6	; 0x06
    c4d6:	fd 80       	ldd	r15, Y+5	; 0x05
    c4d8:	0c 81       	ldd	r16, Y+4	; 0x04
    c4da:	1b 81       	ldd	r17, Y+3	; 0x03
    c4dc:	aa 81       	ldd	r26, Y+2	; 0x02
    c4de:	b9 81       	ldd	r27, Y+1	; 0x01
    c4e0:	ce 0f       	add	r28, r30
    c4e2:	d1 1d       	adc	r29, r1
    c4e4:	cd bf       	out	0x3d, r28	; 61
    c4e6:	de bf       	out	0x3e, r29	; 62
    c4e8:	ed 01       	movw	r28, r26
    c4ea:	08 95       	ret

0000c4ec <__ashldi3>:
    c4ec:	0f 93       	push	r16
    c4ee:	08 30       	cpi	r16, 0x08	; 8
    c4f0:	90 f0       	brcs	.+36     	; 0xc516 <__ashldi3+0x2a>
    c4f2:	98 2f       	mov	r25, r24
    c4f4:	87 2f       	mov	r24, r23
    c4f6:	76 2f       	mov	r23, r22
    c4f8:	65 2f       	mov	r22, r21
    c4fa:	54 2f       	mov	r21, r20
    c4fc:	43 2f       	mov	r20, r19
    c4fe:	32 2f       	mov	r19, r18
    c500:	22 27       	eor	r18, r18
    c502:	08 50       	subi	r16, 0x08	; 8
    c504:	f4 cf       	rjmp	.-24     	; 0xc4ee <__ashldi3+0x2>
    c506:	22 0f       	add	r18, r18
    c508:	33 1f       	adc	r19, r19
    c50a:	44 1f       	adc	r20, r20
    c50c:	55 1f       	adc	r21, r21
    c50e:	66 1f       	adc	r22, r22
    c510:	77 1f       	adc	r23, r23
    c512:	88 1f       	adc	r24, r24
    c514:	99 1f       	adc	r25, r25
    c516:	0a 95       	dec	r16
    c518:	b2 f7       	brpl	.-20     	; 0xc506 <__ashldi3+0x1a>
    c51a:	0f 91       	pop	r16
    c51c:	08 95       	ret

0000c51e <__ashrdi3>:
    c51e:	97 fb       	bst	r25, 7
    c520:	10 f8       	bld	r1, 0

0000c522 <__lshrdi3>:
    c522:	16 94       	lsr	r1
    c524:	00 08       	sbc	r0, r0
    c526:	0f 93       	push	r16
    c528:	08 30       	cpi	r16, 0x08	; 8
    c52a:	98 f0       	brcs	.+38     	; 0xc552 <__lshrdi3+0x30>
    c52c:	08 50       	subi	r16, 0x08	; 8
    c52e:	23 2f       	mov	r18, r19
    c530:	34 2f       	mov	r19, r20
    c532:	45 2f       	mov	r20, r21
    c534:	56 2f       	mov	r21, r22
    c536:	67 2f       	mov	r22, r23
    c538:	78 2f       	mov	r23, r24
    c53a:	89 2f       	mov	r24, r25
    c53c:	90 2d       	mov	r25, r0
    c53e:	f4 cf       	rjmp	.-24     	; 0xc528 <__lshrdi3+0x6>
    c540:	05 94       	asr	r0
    c542:	97 95       	ror	r25
    c544:	87 95       	ror	r24
    c546:	77 95       	ror	r23
    c548:	67 95       	ror	r22
    c54a:	57 95       	ror	r21
    c54c:	47 95       	ror	r20
    c54e:	37 95       	ror	r19
    c550:	27 95       	ror	r18
    c552:	0a 95       	dec	r16
    c554:	aa f7       	brpl	.-22     	; 0xc540 <__lshrdi3+0x1e>
    c556:	0f 91       	pop	r16
    c558:	08 95       	ret

0000c55a <__adddi3>:
    c55a:	2a 0d       	add	r18, r10
    c55c:	3b 1d       	adc	r19, r11
    c55e:	4c 1d       	adc	r20, r12
    c560:	5d 1d       	adc	r21, r13
    c562:	6e 1d       	adc	r22, r14
    c564:	7f 1d       	adc	r23, r15
    c566:	80 1f       	adc	r24, r16
    c568:	91 1f       	adc	r25, r17
    c56a:	08 95       	ret

0000c56c <__subdi3>:
    c56c:	2a 19       	sub	r18, r10
    c56e:	3b 09       	sbc	r19, r11
    c570:	4c 09       	sbc	r20, r12
    c572:	5d 09       	sbc	r21, r13
    c574:	6e 09       	sbc	r22, r14
    c576:	7f 09       	sbc	r23, r15
    c578:	80 0b       	sbc	r24, r16
    c57a:	91 0b       	sbc	r25, r17
    c57c:	08 95       	ret

0000c57e <__subsf3>:
    c57e:	50 58       	subi	r21, 0x80	; 128

0000c580 <__addsf3>:
    c580:	bb 27       	eor	r27, r27
    c582:	aa 27       	eor	r26, r26
    c584:	0e d0       	rcall	.+28     	; 0xc5a2 <__addsf3x>
    c586:	a0 c1       	rjmp	.+832    	; 0xc8c8 <__fp_round>
    c588:	69 d1       	rcall	.+722    	; 0xc85c <__fp_pscA>
    c58a:	30 f0       	brcs	.+12     	; 0xc598 <__addsf3+0x18>
    c58c:	6e d1       	rcall	.+732    	; 0xc86a <__fp_pscB>
    c58e:	20 f0       	brcs	.+8      	; 0xc598 <__addsf3+0x18>
    c590:	31 f4       	brne	.+12     	; 0xc59e <__addsf3+0x1e>
    c592:	9f 3f       	cpi	r25, 0xFF	; 255
    c594:	11 f4       	brne	.+4      	; 0xc59a <__addsf3+0x1a>
    c596:	1e f4       	brtc	.+6      	; 0xc59e <__addsf3+0x1e>
    c598:	5e c1       	rjmp	.+700    	; 0xc856 <__fp_nan>
    c59a:	0e f4       	brtc	.+2      	; 0xc59e <__addsf3+0x1e>
    c59c:	e0 95       	com	r30
    c59e:	e7 fb       	bst	r30, 7
    c5a0:	54 c1       	rjmp	.+680    	; 0xc84a <__fp_inf>

0000c5a2 <__addsf3x>:
    c5a2:	e9 2f       	mov	r30, r25
    c5a4:	b3 d1       	rcall	.+870    	; 0xc90c <__fp_split3>
    c5a6:	80 f3       	brcs	.-32     	; 0xc588 <__addsf3+0x8>
    c5a8:	ba 17       	cp	r27, r26
    c5aa:	62 07       	cpc	r22, r18
    c5ac:	73 07       	cpc	r23, r19
    c5ae:	84 07       	cpc	r24, r20
    c5b0:	95 07       	cpc	r25, r21
    c5b2:	18 f0       	brcs	.+6      	; 0xc5ba <__addsf3x+0x18>
    c5b4:	71 f4       	brne	.+28     	; 0xc5d2 <__addsf3x+0x30>
    c5b6:	9e f5       	brtc	.+102    	; 0xc61e <__addsf3x+0x7c>
    c5b8:	cb c1       	rjmp	.+918    	; 0xc950 <__fp_zero>
    c5ba:	0e f4       	brtc	.+2      	; 0xc5be <__addsf3x+0x1c>
    c5bc:	e0 95       	com	r30
    c5be:	0b 2e       	mov	r0, r27
    c5c0:	ba 2f       	mov	r27, r26
    c5c2:	a0 2d       	mov	r26, r0
    c5c4:	0b 01       	movw	r0, r22
    c5c6:	b9 01       	movw	r22, r18
    c5c8:	90 01       	movw	r18, r0
    c5ca:	0c 01       	movw	r0, r24
    c5cc:	ca 01       	movw	r24, r20
    c5ce:	a0 01       	movw	r20, r0
    c5d0:	11 24       	eor	r1, r1
    c5d2:	ff 27       	eor	r31, r31
    c5d4:	59 1b       	sub	r21, r25
    c5d6:	99 f0       	breq	.+38     	; 0xc5fe <__addsf3x+0x5c>
    c5d8:	59 3f       	cpi	r21, 0xF9	; 249
    c5da:	50 f4       	brcc	.+20     	; 0xc5f0 <__addsf3x+0x4e>
    c5dc:	50 3e       	cpi	r21, 0xE0	; 224
    c5de:	68 f1       	brcs	.+90     	; 0xc63a <__addsf3x+0x98>
    c5e0:	1a 16       	cp	r1, r26
    c5e2:	f0 40       	sbci	r31, 0x00	; 0
    c5e4:	a2 2f       	mov	r26, r18
    c5e6:	23 2f       	mov	r18, r19
    c5e8:	34 2f       	mov	r19, r20
    c5ea:	44 27       	eor	r20, r20
    c5ec:	58 5f       	subi	r21, 0xF8	; 248
    c5ee:	f3 cf       	rjmp	.-26     	; 0xc5d6 <__addsf3x+0x34>
    c5f0:	46 95       	lsr	r20
    c5f2:	37 95       	ror	r19
    c5f4:	27 95       	ror	r18
    c5f6:	a7 95       	ror	r26
    c5f8:	f0 40       	sbci	r31, 0x00	; 0
    c5fa:	53 95       	inc	r21
    c5fc:	c9 f7       	brne	.-14     	; 0xc5f0 <__addsf3x+0x4e>
    c5fe:	7e f4       	brtc	.+30     	; 0xc61e <__addsf3x+0x7c>
    c600:	1f 16       	cp	r1, r31
    c602:	ba 0b       	sbc	r27, r26
    c604:	62 0b       	sbc	r22, r18
    c606:	73 0b       	sbc	r23, r19
    c608:	84 0b       	sbc	r24, r20
    c60a:	ba f0       	brmi	.+46     	; 0xc63a <__addsf3x+0x98>
    c60c:	91 50       	subi	r25, 0x01	; 1
    c60e:	a1 f0       	breq	.+40     	; 0xc638 <__addsf3x+0x96>
    c610:	ff 0f       	add	r31, r31
    c612:	bb 1f       	adc	r27, r27
    c614:	66 1f       	adc	r22, r22
    c616:	77 1f       	adc	r23, r23
    c618:	88 1f       	adc	r24, r24
    c61a:	c2 f7       	brpl	.-16     	; 0xc60c <__addsf3x+0x6a>
    c61c:	0e c0       	rjmp	.+28     	; 0xc63a <__addsf3x+0x98>
    c61e:	ba 0f       	add	r27, r26
    c620:	62 1f       	adc	r22, r18
    c622:	73 1f       	adc	r23, r19
    c624:	84 1f       	adc	r24, r20
    c626:	48 f4       	brcc	.+18     	; 0xc63a <__addsf3x+0x98>
    c628:	87 95       	ror	r24
    c62a:	77 95       	ror	r23
    c62c:	67 95       	ror	r22
    c62e:	b7 95       	ror	r27
    c630:	f7 95       	ror	r31
    c632:	9e 3f       	cpi	r25, 0xFE	; 254
    c634:	08 f0       	brcs	.+2      	; 0xc638 <__addsf3x+0x96>
    c636:	b3 cf       	rjmp	.-154    	; 0xc59e <__addsf3+0x1e>
    c638:	93 95       	inc	r25
    c63a:	88 0f       	add	r24, r24
    c63c:	08 f0       	brcs	.+2      	; 0xc640 <__addsf3x+0x9e>
    c63e:	99 27       	eor	r25, r25
    c640:	ee 0f       	add	r30, r30
    c642:	97 95       	ror	r25
    c644:	87 95       	ror	r24
    c646:	08 95       	ret

0000c648 <__cmpsf2>:
    c648:	dc d0       	rcall	.+440    	; 0xc802 <__fp_cmp>
    c64a:	08 f4       	brcc	.+2      	; 0xc64e <__cmpsf2+0x6>
    c64c:	81 e0       	ldi	r24, 0x01	; 1
    c64e:	08 95       	ret

0000c650 <cos>:
    c650:	14 d1       	rcall	.+552    	; 0xc87a <__fp_rempio2>
    c652:	e3 95       	inc	r30
    c654:	4a c1       	rjmp	.+660    	; 0xc8ea <__fp_sinus>

0000c656 <__divsf3>:
    c656:	0c d0       	rcall	.+24     	; 0xc670 <__divsf3x>
    c658:	37 c1       	rjmp	.+622    	; 0xc8c8 <__fp_round>
    c65a:	07 d1       	rcall	.+526    	; 0xc86a <__fp_pscB>
    c65c:	40 f0       	brcs	.+16     	; 0xc66e <__divsf3+0x18>
    c65e:	fe d0       	rcall	.+508    	; 0xc85c <__fp_pscA>
    c660:	30 f0       	brcs	.+12     	; 0xc66e <__divsf3+0x18>
    c662:	21 f4       	brne	.+8      	; 0xc66c <__divsf3+0x16>
    c664:	5f 3f       	cpi	r21, 0xFF	; 255
    c666:	19 f0       	breq	.+6      	; 0xc66e <__divsf3+0x18>
    c668:	f0 c0       	rjmp	.+480    	; 0xc84a <__fp_inf>
    c66a:	51 11       	cpse	r21, r1
    c66c:	72 c1       	rjmp	.+740    	; 0xc952 <__fp_szero>
    c66e:	f3 c0       	rjmp	.+486    	; 0xc856 <__fp_nan>

0000c670 <__divsf3x>:
    c670:	4d d1       	rcall	.+666    	; 0xc90c <__fp_split3>
    c672:	98 f3       	brcs	.-26     	; 0xc65a <__divsf3+0x4>

0000c674 <__divsf3_pse>:
    c674:	99 23       	and	r25, r25
    c676:	c9 f3       	breq	.-14     	; 0xc66a <__divsf3+0x14>
    c678:	55 23       	and	r21, r21
    c67a:	b1 f3       	breq	.-20     	; 0xc668 <__divsf3+0x12>
    c67c:	95 1b       	sub	r25, r21
    c67e:	55 0b       	sbc	r21, r21
    c680:	bb 27       	eor	r27, r27
    c682:	aa 27       	eor	r26, r26
    c684:	62 17       	cp	r22, r18
    c686:	73 07       	cpc	r23, r19
    c688:	84 07       	cpc	r24, r20
    c68a:	38 f0       	brcs	.+14     	; 0xc69a <__divsf3_pse+0x26>
    c68c:	9f 5f       	subi	r25, 0xFF	; 255
    c68e:	5f 4f       	sbci	r21, 0xFF	; 255
    c690:	22 0f       	add	r18, r18
    c692:	33 1f       	adc	r19, r19
    c694:	44 1f       	adc	r20, r20
    c696:	aa 1f       	adc	r26, r26
    c698:	a9 f3       	breq	.-22     	; 0xc684 <__divsf3_pse+0x10>
    c69a:	33 d0       	rcall	.+102    	; 0xc702 <__divsf3_pse+0x8e>
    c69c:	0e 2e       	mov	r0, r30
    c69e:	3a f0       	brmi	.+14     	; 0xc6ae <__divsf3_pse+0x3a>
    c6a0:	e0 e8       	ldi	r30, 0x80	; 128
    c6a2:	30 d0       	rcall	.+96     	; 0xc704 <__divsf3_pse+0x90>
    c6a4:	91 50       	subi	r25, 0x01	; 1
    c6a6:	50 40       	sbci	r21, 0x00	; 0
    c6a8:	e6 95       	lsr	r30
    c6aa:	00 1c       	adc	r0, r0
    c6ac:	ca f7       	brpl	.-14     	; 0xc6a0 <__divsf3_pse+0x2c>
    c6ae:	29 d0       	rcall	.+82     	; 0xc702 <__divsf3_pse+0x8e>
    c6b0:	fe 2f       	mov	r31, r30
    c6b2:	27 d0       	rcall	.+78     	; 0xc702 <__divsf3_pse+0x8e>
    c6b4:	66 0f       	add	r22, r22
    c6b6:	77 1f       	adc	r23, r23
    c6b8:	88 1f       	adc	r24, r24
    c6ba:	bb 1f       	adc	r27, r27
    c6bc:	26 17       	cp	r18, r22
    c6be:	37 07       	cpc	r19, r23
    c6c0:	48 07       	cpc	r20, r24
    c6c2:	ab 07       	cpc	r26, r27
    c6c4:	b0 e8       	ldi	r27, 0x80	; 128
    c6c6:	09 f0       	breq	.+2      	; 0xc6ca <__divsf3_pse+0x56>
    c6c8:	bb 0b       	sbc	r27, r27
    c6ca:	80 2d       	mov	r24, r0
    c6cc:	bf 01       	movw	r22, r30
    c6ce:	ff 27       	eor	r31, r31
    c6d0:	93 58       	subi	r25, 0x83	; 131
    c6d2:	5f 4f       	sbci	r21, 0xFF	; 255
    c6d4:	2a f0       	brmi	.+10     	; 0xc6e0 <__divsf3_pse+0x6c>
    c6d6:	9e 3f       	cpi	r25, 0xFE	; 254
    c6d8:	51 05       	cpc	r21, r1
    c6da:	68 f0       	brcs	.+26     	; 0xc6f6 <__divsf3_pse+0x82>
    c6dc:	b6 c0       	rjmp	.+364    	; 0xc84a <__fp_inf>
    c6de:	39 c1       	rjmp	.+626    	; 0xc952 <__fp_szero>
    c6e0:	5f 3f       	cpi	r21, 0xFF	; 255
    c6e2:	ec f3       	brlt	.-6      	; 0xc6de <__divsf3_pse+0x6a>
    c6e4:	98 3e       	cpi	r25, 0xE8	; 232
    c6e6:	dc f3       	brlt	.-10     	; 0xc6de <__divsf3_pse+0x6a>
    c6e8:	86 95       	lsr	r24
    c6ea:	77 95       	ror	r23
    c6ec:	67 95       	ror	r22
    c6ee:	b7 95       	ror	r27
    c6f0:	f7 95       	ror	r31
    c6f2:	9f 5f       	subi	r25, 0xFF	; 255
    c6f4:	c9 f7       	brne	.-14     	; 0xc6e8 <__divsf3_pse+0x74>
    c6f6:	88 0f       	add	r24, r24
    c6f8:	91 1d       	adc	r25, r1
    c6fa:	96 95       	lsr	r25
    c6fc:	87 95       	ror	r24
    c6fe:	97 f9       	bld	r25, 7
    c700:	08 95       	ret
    c702:	e1 e0       	ldi	r30, 0x01	; 1
    c704:	66 0f       	add	r22, r22
    c706:	77 1f       	adc	r23, r23
    c708:	88 1f       	adc	r24, r24
    c70a:	bb 1f       	adc	r27, r27
    c70c:	62 17       	cp	r22, r18
    c70e:	73 07       	cpc	r23, r19
    c710:	84 07       	cpc	r24, r20
    c712:	ba 07       	cpc	r27, r26
    c714:	20 f0       	brcs	.+8      	; 0xc71e <__divsf3_pse+0xaa>
    c716:	62 1b       	sub	r22, r18
    c718:	73 0b       	sbc	r23, r19
    c71a:	84 0b       	sbc	r24, r20
    c71c:	ba 0b       	sbc	r27, r26
    c71e:	ee 1f       	adc	r30, r30
    c720:	88 f7       	brcc	.-30     	; 0xc704 <__divsf3_pse+0x90>
    c722:	e0 95       	com	r30
    c724:	08 95       	ret

0000c726 <__fixsfsi>:
    c726:	04 d0       	rcall	.+8      	; 0xc730 <__fixunssfsi>
    c728:	68 94       	set
    c72a:	b1 11       	cpse	r27, r1
    c72c:	12 c1       	rjmp	.+548    	; 0xc952 <__fp_szero>
    c72e:	08 95       	ret

0000c730 <__fixunssfsi>:
    c730:	f5 d0       	rcall	.+490    	; 0xc91c <__fp_splitA>
    c732:	88 f0       	brcs	.+34     	; 0xc756 <__fixunssfsi+0x26>
    c734:	9f 57       	subi	r25, 0x7F	; 127
    c736:	90 f0       	brcs	.+36     	; 0xc75c <__fixunssfsi+0x2c>
    c738:	b9 2f       	mov	r27, r25
    c73a:	99 27       	eor	r25, r25
    c73c:	b7 51       	subi	r27, 0x17	; 23
    c73e:	a0 f0       	brcs	.+40     	; 0xc768 <__fixunssfsi+0x38>
    c740:	d1 f0       	breq	.+52     	; 0xc776 <__fixunssfsi+0x46>
    c742:	66 0f       	add	r22, r22
    c744:	77 1f       	adc	r23, r23
    c746:	88 1f       	adc	r24, r24
    c748:	99 1f       	adc	r25, r25
    c74a:	1a f0       	brmi	.+6      	; 0xc752 <__fixunssfsi+0x22>
    c74c:	ba 95       	dec	r27
    c74e:	c9 f7       	brne	.-14     	; 0xc742 <__fixunssfsi+0x12>
    c750:	12 c0       	rjmp	.+36     	; 0xc776 <__fixunssfsi+0x46>
    c752:	b1 30       	cpi	r27, 0x01	; 1
    c754:	81 f0       	breq	.+32     	; 0xc776 <__fixunssfsi+0x46>
    c756:	fc d0       	rcall	.+504    	; 0xc950 <__fp_zero>
    c758:	b1 e0       	ldi	r27, 0x01	; 1
    c75a:	08 95       	ret
    c75c:	f9 c0       	rjmp	.+498    	; 0xc950 <__fp_zero>
    c75e:	67 2f       	mov	r22, r23
    c760:	78 2f       	mov	r23, r24
    c762:	88 27       	eor	r24, r24
    c764:	b8 5f       	subi	r27, 0xF8	; 248
    c766:	39 f0       	breq	.+14     	; 0xc776 <__fixunssfsi+0x46>
    c768:	b9 3f       	cpi	r27, 0xF9	; 249
    c76a:	cc f3       	brlt	.-14     	; 0xc75e <__fixunssfsi+0x2e>
    c76c:	86 95       	lsr	r24
    c76e:	77 95       	ror	r23
    c770:	67 95       	ror	r22
    c772:	b3 95       	inc	r27
    c774:	d9 f7       	brne	.-10     	; 0xc76c <__fixunssfsi+0x3c>
    c776:	3e f4       	brtc	.+14     	; 0xc786 <__fixunssfsi+0x56>
    c778:	90 95       	com	r25
    c77a:	80 95       	com	r24
    c77c:	70 95       	com	r23
    c77e:	61 95       	neg	r22
    c780:	7f 4f       	sbci	r23, 0xFF	; 255
    c782:	8f 4f       	sbci	r24, 0xFF	; 255
    c784:	9f 4f       	sbci	r25, 0xFF	; 255
    c786:	08 95       	ret

0000c788 <__floatunsisf>:
    c788:	e8 94       	clt
    c78a:	09 c0       	rjmp	.+18     	; 0xc79e <__floatsisf+0x12>

0000c78c <__floatsisf>:
    c78c:	97 fb       	bst	r25, 7
    c78e:	3e f4       	brtc	.+14     	; 0xc79e <__floatsisf+0x12>
    c790:	90 95       	com	r25
    c792:	80 95       	com	r24
    c794:	70 95       	com	r23
    c796:	61 95       	neg	r22
    c798:	7f 4f       	sbci	r23, 0xFF	; 255
    c79a:	8f 4f       	sbci	r24, 0xFF	; 255
    c79c:	9f 4f       	sbci	r25, 0xFF	; 255
    c79e:	99 23       	and	r25, r25
    c7a0:	a9 f0       	breq	.+42     	; 0xc7cc <__floatsisf+0x40>
    c7a2:	f9 2f       	mov	r31, r25
    c7a4:	96 e9       	ldi	r25, 0x96	; 150
    c7a6:	bb 27       	eor	r27, r27
    c7a8:	93 95       	inc	r25
    c7aa:	f6 95       	lsr	r31
    c7ac:	87 95       	ror	r24
    c7ae:	77 95       	ror	r23
    c7b0:	67 95       	ror	r22
    c7b2:	b7 95       	ror	r27
    c7b4:	f1 11       	cpse	r31, r1
    c7b6:	f8 cf       	rjmp	.-16     	; 0xc7a8 <__floatsisf+0x1c>
    c7b8:	fa f4       	brpl	.+62     	; 0xc7f8 <__floatsisf+0x6c>
    c7ba:	bb 0f       	add	r27, r27
    c7bc:	11 f4       	brne	.+4      	; 0xc7c2 <__floatsisf+0x36>
    c7be:	60 ff       	sbrs	r22, 0
    c7c0:	1b c0       	rjmp	.+54     	; 0xc7f8 <__floatsisf+0x6c>
    c7c2:	6f 5f       	subi	r22, 0xFF	; 255
    c7c4:	7f 4f       	sbci	r23, 0xFF	; 255
    c7c6:	8f 4f       	sbci	r24, 0xFF	; 255
    c7c8:	9f 4f       	sbci	r25, 0xFF	; 255
    c7ca:	16 c0       	rjmp	.+44     	; 0xc7f8 <__floatsisf+0x6c>
    c7cc:	88 23       	and	r24, r24
    c7ce:	11 f0       	breq	.+4      	; 0xc7d4 <__floatsisf+0x48>
    c7d0:	96 e9       	ldi	r25, 0x96	; 150
    c7d2:	11 c0       	rjmp	.+34     	; 0xc7f6 <__floatsisf+0x6a>
    c7d4:	77 23       	and	r23, r23
    c7d6:	21 f0       	breq	.+8      	; 0xc7e0 <__floatsisf+0x54>
    c7d8:	9e e8       	ldi	r25, 0x8E	; 142
    c7da:	87 2f       	mov	r24, r23
    c7dc:	76 2f       	mov	r23, r22
    c7de:	05 c0       	rjmp	.+10     	; 0xc7ea <__floatsisf+0x5e>
    c7e0:	66 23       	and	r22, r22
    c7e2:	71 f0       	breq	.+28     	; 0xc800 <__floatsisf+0x74>
    c7e4:	96 e8       	ldi	r25, 0x86	; 134
    c7e6:	86 2f       	mov	r24, r22
    c7e8:	70 e0       	ldi	r23, 0x00	; 0
    c7ea:	60 e0       	ldi	r22, 0x00	; 0
    c7ec:	2a f0       	brmi	.+10     	; 0xc7f8 <__floatsisf+0x6c>
    c7ee:	9a 95       	dec	r25
    c7f0:	66 0f       	add	r22, r22
    c7f2:	77 1f       	adc	r23, r23
    c7f4:	88 1f       	adc	r24, r24
    c7f6:	da f7       	brpl	.-10     	; 0xc7ee <__floatsisf+0x62>
    c7f8:	88 0f       	add	r24, r24
    c7fa:	96 95       	lsr	r25
    c7fc:	87 95       	ror	r24
    c7fe:	97 f9       	bld	r25, 7
    c800:	08 95       	ret

0000c802 <__fp_cmp>:
    c802:	99 0f       	add	r25, r25
    c804:	00 08       	sbc	r0, r0
    c806:	55 0f       	add	r21, r21
    c808:	aa 0b       	sbc	r26, r26
    c80a:	e0 e8       	ldi	r30, 0x80	; 128
    c80c:	fe ef       	ldi	r31, 0xFE	; 254
    c80e:	16 16       	cp	r1, r22
    c810:	17 06       	cpc	r1, r23
    c812:	e8 07       	cpc	r30, r24
    c814:	f9 07       	cpc	r31, r25
    c816:	c0 f0       	brcs	.+48     	; 0xc848 <__fp_cmp+0x46>
    c818:	12 16       	cp	r1, r18
    c81a:	13 06       	cpc	r1, r19
    c81c:	e4 07       	cpc	r30, r20
    c81e:	f5 07       	cpc	r31, r21
    c820:	98 f0       	brcs	.+38     	; 0xc848 <__fp_cmp+0x46>
    c822:	62 1b       	sub	r22, r18
    c824:	73 0b       	sbc	r23, r19
    c826:	84 0b       	sbc	r24, r20
    c828:	95 0b       	sbc	r25, r21
    c82a:	39 f4       	brne	.+14     	; 0xc83a <__fp_cmp+0x38>
    c82c:	0a 26       	eor	r0, r26
    c82e:	61 f0       	breq	.+24     	; 0xc848 <__fp_cmp+0x46>
    c830:	23 2b       	or	r18, r19
    c832:	24 2b       	or	r18, r20
    c834:	25 2b       	or	r18, r21
    c836:	21 f4       	brne	.+8      	; 0xc840 <__fp_cmp+0x3e>
    c838:	08 95       	ret
    c83a:	0a 26       	eor	r0, r26
    c83c:	09 f4       	brne	.+2      	; 0xc840 <__fp_cmp+0x3e>
    c83e:	a1 40       	sbci	r26, 0x01	; 1
    c840:	a6 95       	lsr	r26
    c842:	8f ef       	ldi	r24, 0xFF	; 255
    c844:	81 1d       	adc	r24, r1
    c846:	81 1d       	adc	r24, r1
    c848:	08 95       	ret

0000c84a <__fp_inf>:
    c84a:	97 f9       	bld	r25, 7
    c84c:	9f 67       	ori	r25, 0x7F	; 127
    c84e:	80 e8       	ldi	r24, 0x80	; 128
    c850:	70 e0       	ldi	r23, 0x00	; 0
    c852:	60 e0       	ldi	r22, 0x00	; 0
    c854:	08 95       	ret

0000c856 <__fp_nan>:
    c856:	9f ef       	ldi	r25, 0xFF	; 255
    c858:	80 ec       	ldi	r24, 0xC0	; 192
    c85a:	08 95       	ret

0000c85c <__fp_pscA>:
    c85c:	00 24       	eor	r0, r0
    c85e:	0a 94       	dec	r0
    c860:	16 16       	cp	r1, r22
    c862:	17 06       	cpc	r1, r23
    c864:	18 06       	cpc	r1, r24
    c866:	09 06       	cpc	r0, r25
    c868:	08 95       	ret

0000c86a <__fp_pscB>:
    c86a:	00 24       	eor	r0, r0
    c86c:	0a 94       	dec	r0
    c86e:	12 16       	cp	r1, r18
    c870:	13 06       	cpc	r1, r19
    c872:	14 06       	cpc	r1, r20
    c874:	05 06       	cpc	r0, r21
    c876:	08 95       	ret
    c878:	ee cf       	rjmp	.-36     	; 0xc856 <__fp_nan>

0000c87a <__fp_rempio2>:
    c87a:	50 d0       	rcall	.+160    	; 0xc91c <__fp_splitA>
    c87c:	e8 f3       	brcs	.-6      	; 0xc878 <__fp_pscB+0xe>
    c87e:	e8 94       	clt
    c880:	e0 e0       	ldi	r30, 0x00	; 0
    c882:	bb 27       	eor	r27, r27
    c884:	9f 57       	subi	r25, 0x7F	; 127
    c886:	f0 f0       	brcs	.+60     	; 0xc8c4 <__fp_rempio2+0x4a>
    c888:	2a ed       	ldi	r18, 0xDA	; 218
    c88a:	3f e0       	ldi	r19, 0x0F	; 15
    c88c:	49 ec       	ldi	r20, 0xC9	; 201
    c88e:	06 c0       	rjmp	.+12     	; 0xc89c <__fp_rempio2+0x22>
    c890:	ee 0f       	add	r30, r30
    c892:	bb 0f       	add	r27, r27
    c894:	66 1f       	adc	r22, r22
    c896:	77 1f       	adc	r23, r23
    c898:	88 1f       	adc	r24, r24
    c89a:	28 f0       	brcs	.+10     	; 0xc8a6 <__fp_rempio2+0x2c>
    c89c:	b2 3a       	cpi	r27, 0xA2	; 162
    c89e:	62 07       	cpc	r22, r18
    c8a0:	73 07       	cpc	r23, r19
    c8a2:	84 07       	cpc	r24, r20
    c8a4:	28 f0       	brcs	.+10     	; 0xc8b0 <__fp_rempio2+0x36>
    c8a6:	b2 5a       	subi	r27, 0xA2	; 162
    c8a8:	62 0b       	sbc	r22, r18
    c8aa:	73 0b       	sbc	r23, r19
    c8ac:	84 0b       	sbc	r24, r20
    c8ae:	e3 95       	inc	r30
    c8b0:	9a 95       	dec	r25
    c8b2:	72 f7       	brpl	.-36     	; 0xc890 <__fp_rempio2+0x16>
    c8b4:	80 38       	cpi	r24, 0x80	; 128
    c8b6:	30 f4       	brcc	.+12     	; 0xc8c4 <__fp_rempio2+0x4a>
    c8b8:	9a 95       	dec	r25
    c8ba:	bb 0f       	add	r27, r27
    c8bc:	66 1f       	adc	r22, r22
    c8be:	77 1f       	adc	r23, r23
    c8c0:	88 1f       	adc	r24, r24
    c8c2:	d2 f7       	brpl	.-12     	; 0xc8b8 <__fp_rempio2+0x3e>
    c8c4:	90 48       	sbci	r25, 0x80	; 128
    c8c6:	37 c1       	rjmp	.+622    	; 0xcb36 <__fp_mpack_finite>

0000c8c8 <__fp_round>:
    c8c8:	09 2e       	mov	r0, r25
    c8ca:	03 94       	inc	r0
    c8cc:	00 0c       	add	r0, r0
    c8ce:	11 f4       	brne	.+4      	; 0xc8d4 <__fp_round+0xc>
    c8d0:	88 23       	and	r24, r24
    c8d2:	52 f0       	brmi	.+20     	; 0xc8e8 <__fp_round+0x20>
    c8d4:	bb 0f       	add	r27, r27
    c8d6:	40 f4       	brcc	.+16     	; 0xc8e8 <__fp_round+0x20>
    c8d8:	bf 2b       	or	r27, r31
    c8da:	11 f4       	brne	.+4      	; 0xc8e0 <__fp_round+0x18>
    c8dc:	60 ff       	sbrs	r22, 0
    c8de:	04 c0       	rjmp	.+8      	; 0xc8e8 <__fp_round+0x20>
    c8e0:	6f 5f       	subi	r22, 0xFF	; 255
    c8e2:	7f 4f       	sbci	r23, 0xFF	; 255
    c8e4:	8f 4f       	sbci	r24, 0xFF	; 255
    c8e6:	9f 4f       	sbci	r25, 0xFF	; 255
    c8e8:	08 95       	ret

0000c8ea <__fp_sinus>:
    c8ea:	ef 93       	push	r30
    c8ec:	e0 ff       	sbrs	r30, 0
    c8ee:	06 c0       	rjmp	.+12     	; 0xc8fc <__fp_sinus+0x12>
    c8f0:	a2 ea       	ldi	r26, 0xA2	; 162
    c8f2:	2a ed       	ldi	r18, 0xDA	; 218
    c8f4:	3f e0       	ldi	r19, 0x0F	; 15
    c8f6:	49 ec       	ldi	r20, 0xC9	; 201
    c8f8:	5f eb       	ldi	r21, 0xBF	; 191
    c8fa:	53 de       	rcall	.-858    	; 0xc5a2 <__addsf3x>
    c8fc:	e5 df       	rcall	.-54     	; 0xc8c8 <__fp_round>
    c8fe:	0f 90       	pop	r0
    c900:	03 94       	inc	r0
    c902:	01 fc       	sbrc	r0, 1
    c904:	90 58       	subi	r25, 0x80	; 128
    c906:	e8 e1       	ldi	r30, 0x18	; 24
    c908:	f2 e0       	ldi	r31, 0x02	; 2
    c90a:	46 c1       	rjmp	.+652    	; 0xcb98 <__fp_powsodd>

0000c90c <__fp_split3>:
    c90c:	57 fd       	sbrc	r21, 7
    c90e:	90 58       	subi	r25, 0x80	; 128
    c910:	44 0f       	add	r20, r20
    c912:	55 1f       	adc	r21, r21
    c914:	59 f0       	breq	.+22     	; 0xc92c <__fp_splitA+0x10>
    c916:	5f 3f       	cpi	r21, 0xFF	; 255
    c918:	71 f0       	breq	.+28     	; 0xc936 <__fp_splitA+0x1a>
    c91a:	47 95       	ror	r20

0000c91c <__fp_splitA>:
    c91c:	88 0f       	add	r24, r24
    c91e:	97 fb       	bst	r25, 7
    c920:	99 1f       	adc	r25, r25
    c922:	61 f0       	breq	.+24     	; 0xc93c <__fp_splitA+0x20>
    c924:	9f 3f       	cpi	r25, 0xFF	; 255
    c926:	79 f0       	breq	.+30     	; 0xc946 <__fp_splitA+0x2a>
    c928:	87 95       	ror	r24
    c92a:	08 95       	ret
    c92c:	12 16       	cp	r1, r18
    c92e:	13 06       	cpc	r1, r19
    c930:	14 06       	cpc	r1, r20
    c932:	55 1f       	adc	r21, r21
    c934:	f2 cf       	rjmp	.-28     	; 0xc91a <__fp_split3+0xe>
    c936:	46 95       	lsr	r20
    c938:	f1 df       	rcall	.-30     	; 0xc91c <__fp_splitA>
    c93a:	08 c0       	rjmp	.+16     	; 0xc94c <__fp_splitA+0x30>
    c93c:	16 16       	cp	r1, r22
    c93e:	17 06       	cpc	r1, r23
    c940:	18 06       	cpc	r1, r24
    c942:	99 1f       	adc	r25, r25
    c944:	f1 cf       	rjmp	.-30     	; 0xc928 <__fp_splitA+0xc>
    c946:	86 95       	lsr	r24
    c948:	71 05       	cpc	r23, r1
    c94a:	61 05       	cpc	r22, r1
    c94c:	08 94       	sec
    c94e:	08 95       	ret

0000c950 <__fp_zero>:
    c950:	e8 94       	clt

0000c952 <__fp_szero>:
    c952:	bb 27       	eor	r27, r27
    c954:	66 27       	eor	r22, r22
    c956:	77 27       	eor	r23, r23
    c958:	cb 01       	movw	r24, r22
    c95a:	97 f9       	bld	r25, 7
    c95c:	08 95       	ret

0000c95e <__gesf2>:
    c95e:	51 df       	rcall	.-350    	; 0xc802 <__fp_cmp>
    c960:	08 f4       	brcc	.+2      	; 0xc964 <__gesf2+0x6>
    c962:	8f ef       	ldi	r24, 0xFF	; 255
    c964:	08 95       	ret

0000c966 <__mulsf3>:
    c966:	0b d0       	rcall	.+22     	; 0xc97e <__mulsf3x>
    c968:	af cf       	rjmp	.-162    	; 0xc8c8 <__fp_round>
    c96a:	78 df       	rcall	.-272    	; 0xc85c <__fp_pscA>
    c96c:	28 f0       	brcs	.+10     	; 0xc978 <__mulsf3+0x12>
    c96e:	7d df       	rcall	.-262    	; 0xc86a <__fp_pscB>
    c970:	18 f0       	brcs	.+6      	; 0xc978 <__mulsf3+0x12>
    c972:	95 23       	and	r25, r21
    c974:	09 f0       	breq	.+2      	; 0xc978 <__mulsf3+0x12>
    c976:	69 cf       	rjmp	.-302    	; 0xc84a <__fp_inf>
    c978:	6e cf       	rjmp	.-292    	; 0xc856 <__fp_nan>
    c97a:	11 24       	eor	r1, r1
    c97c:	ea cf       	rjmp	.-44     	; 0xc952 <__fp_szero>

0000c97e <__mulsf3x>:
    c97e:	c6 df       	rcall	.-116    	; 0xc90c <__fp_split3>
    c980:	a0 f3       	brcs	.-24     	; 0xc96a <__mulsf3+0x4>

0000c982 <__mulsf3_pse>:
    c982:	95 9f       	mul	r25, r21
    c984:	d1 f3       	breq	.-12     	; 0xc97a <__mulsf3+0x14>
    c986:	95 0f       	add	r25, r21
    c988:	50 e0       	ldi	r21, 0x00	; 0
    c98a:	55 1f       	adc	r21, r21
    c98c:	62 9f       	mul	r22, r18
    c98e:	f0 01       	movw	r30, r0
    c990:	72 9f       	mul	r23, r18
    c992:	bb 27       	eor	r27, r27
    c994:	f0 0d       	add	r31, r0
    c996:	b1 1d       	adc	r27, r1
    c998:	63 9f       	mul	r22, r19
    c99a:	aa 27       	eor	r26, r26
    c99c:	f0 0d       	add	r31, r0
    c99e:	b1 1d       	adc	r27, r1
    c9a0:	aa 1f       	adc	r26, r26
    c9a2:	64 9f       	mul	r22, r20
    c9a4:	66 27       	eor	r22, r22
    c9a6:	b0 0d       	add	r27, r0
    c9a8:	a1 1d       	adc	r26, r1
    c9aa:	66 1f       	adc	r22, r22
    c9ac:	82 9f       	mul	r24, r18
    c9ae:	22 27       	eor	r18, r18
    c9b0:	b0 0d       	add	r27, r0
    c9b2:	a1 1d       	adc	r26, r1
    c9b4:	62 1f       	adc	r22, r18
    c9b6:	73 9f       	mul	r23, r19
    c9b8:	b0 0d       	add	r27, r0
    c9ba:	a1 1d       	adc	r26, r1
    c9bc:	62 1f       	adc	r22, r18
    c9be:	83 9f       	mul	r24, r19
    c9c0:	a0 0d       	add	r26, r0
    c9c2:	61 1d       	adc	r22, r1
    c9c4:	22 1f       	adc	r18, r18
    c9c6:	74 9f       	mul	r23, r20
    c9c8:	33 27       	eor	r19, r19
    c9ca:	a0 0d       	add	r26, r0
    c9cc:	61 1d       	adc	r22, r1
    c9ce:	23 1f       	adc	r18, r19
    c9d0:	84 9f       	mul	r24, r20
    c9d2:	60 0d       	add	r22, r0
    c9d4:	21 1d       	adc	r18, r1
    c9d6:	82 2f       	mov	r24, r18
    c9d8:	76 2f       	mov	r23, r22
    c9da:	6a 2f       	mov	r22, r26
    c9dc:	11 24       	eor	r1, r1
    c9de:	9f 57       	subi	r25, 0x7F	; 127
    c9e0:	50 40       	sbci	r21, 0x00	; 0
    c9e2:	8a f0       	brmi	.+34     	; 0xca06 <__mulsf3_pse+0x84>
    c9e4:	e1 f0       	breq	.+56     	; 0xca1e <__mulsf3_pse+0x9c>
    c9e6:	88 23       	and	r24, r24
    c9e8:	4a f0       	brmi	.+18     	; 0xc9fc <__mulsf3_pse+0x7a>
    c9ea:	ee 0f       	add	r30, r30
    c9ec:	ff 1f       	adc	r31, r31
    c9ee:	bb 1f       	adc	r27, r27
    c9f0:	66 1f       	adc	r22, r22
    c9f2:	77 1f       	adc	r23, r23
    c9f4:	88 1f       	adc	r24, r24
    c9f6:	91 50       	subi	r25, 0x01	; 1
    c9f8:	50 40       	sbci	r21, 0x00	; 0
    c9fa:	a9 f7       	brne	.-22     	; 0xc9e6 <__mulsf3_pse+0x64>
    c9fc:	9e 3f       	cpi	r25, 0xFE	; 254
    c9fe:	51 05       	cpc	r21, r1
    ca00:	70 f0       	brcs	.+28     	; 0xca1e <__mulsf3_pse+0x9c>
    ca02:	23 cf       	rjmp	.-442    	; 0xc84a <__fp_inf>
    ca04:	a6 cf       	rjmp	.-180    	; 0xc952 <__fp_szero>
    ca06:	5f 3f       	cpi	r21, 0xFF	; 255
    ca08:	ec f3       	brlt	.-6      	; 0xca04 <__mulsf3_pse+0x82>
    ca0a:	98 3e       	cpi	r25, 0xE8	; 232
    ca0c:	dc f3       	brlt	.-10     	; 0xca04 <__mulsf3_pse+0x82>
    ca0e:	86 95       	lsr	r24
    ca10:	77 95       	ror	r23
    ca12:	67 95       	ror	r22
    ca14:	b7 95       	ror	r27
    ca16:	f7 95       	ror	r31
    ca18:	e7 95       	ror	r30
    ca1a:	9f 5f       	subi	r25, 0xFF	; 255
    ca1c:	c1 f7       	brne	.-16     	; 0xca0e <__mulsf3_pse+0x8c>
    ca1e:	fe 2b       	or	r31, r30
    ca20:	88 0f       	add	r24, r24
    ca22:	91 1d       	adc	r25, r1
    ca24:	96 95       	lsr	r25
    ca26:	87 95       	ror	r24
    ca28:	97 f9       	bld	r25, 7
    ca2a:	08 95       	ret

0000ca2c <pow>:
    ca2c:	fa 01       	movw	r30, r20
    ca2e:	ee 0f       	add	r30, r30
    ca30:	ff 1f       	adc	r31, r31
    ca32:	30 96       	adiw	r30, 0x00	; 0
    ca34:	21 05       	cpc	r18, r1
    ca36:	31 05       	cpc	r19, r1
    ca38:	99 f1       	breq	.+102    	; 0xcaa0 <pow+0x74>
    ca3a:	61 15       	cp	r22, r1
    ca3c:	71 05       	cpc	r23, r1
    ca3e:	61 f4       	brne	.+24     	; 0xca58 <pow+0x2c>
    ca40:	80 38       	cpi	r24, 0x80	; 128
    ca42:	bf e3       	ldi	r27, 0x3F	; 63
    ca44:	9b 07       	cpc	r25, r27
    ca46:	49 f1       	breq	.+82     	; 0xca9a <pow+0x6e>
    ca48:	68 94       	set
    ca4a:	90 38       	cpi	r25, 0x80	; 128
    ca4c:	81 05       	cpc	r24, r1
    ca4e:	61 f0       	breq	.+24     	; 0xca68 <pow+0x3c>
    ca50:	80 38       	cpi	r24, 0x80	; 128
    ca52:	bf ef       	ldi	r27, 0xFF	; 255
    ca54:	9b 07       	cpc	r25, r27
    ca56:	41 f0       	breq	.+16     	; 0xca68 <pow+0x3c>
    ca58:	99 23       	and	r25, r25
    ca5a:	42 f5       	brpl	.+80     	; 0xcaac <pow+0x80>
    ca5c:	ff 3f       	cpi	r31, 0xFF	; 255
    ca5e:	e1 05       	cpc	r30, r1
    ca60:	31 05       	cpc	r19, r1
    ca62:	21 05       	cpc	r18, r1
    ca64:	11 f1       	breq	.+68     	; 0xcaaa <pow+0x7e>
    ca66:	e8 94       	clt
    ca68:	08 94       	sec
    ca6a:	e7 95       	ror	r30
    ca6c:	d9 01       	movw	r26, r18
    ca6e:	aa 23       	and	r26, r26
    ca70:	29 f4       	brne	.+10     	; 0xca7c <pow+0x50>
    ca72:	ab 2f       	mov	r26, r27
    ca74:	be 2f       	mov	r27, r30
    ca76:	f8 5f       	subi	r31, 0xF8	; 248
    ca78:	d0 f3       	brcs	.-12     	; 0xca6e <pow+0x42>
    ca7a:	10 c0       	rjmp	.+32     	; 0xca9c <pow+0x70>
    ca7c:	ff 5f       	subi	r31, 0xFF	; 255
    ca7e:	70 f4       	brcc	.+28     	; 0xca9c <pow+0x70>
    ca80:	a6 95       	lsr	r26
    ca82:	e0 f7       	brcc	.-8      	; 0xca7c <pow+0x50>
    ca84:	f7 39       	cpi	r31, 0x97	; 151
    ca86:	50 f0       	brcs	.+20     	; 0xca9c <pow+0x70>
    ca88:	19 f0       	breq	.+6      	; 0xca90 <pow+0x64>
    ca8a:	ff 3a       	cpi	r31, 0xAF	; 175
    ca8c:	38 f4       	brcc	.+14     	; 0xca9c <pow+0x70>
    ca8e:	9f 77       	andi	r25, 0x7F	; 127
    ca90:	9f 93       	push	r25
    ca92:	0c d0       	rcall	.+24     	; 0xcaac <pow+0x80>
    ca94:	0f 90       	pop	r0
    ca96:	07 fc       	sbrc	r0, 7
    ca98:	90 58       	subi	r25, 0x80	; 128
    ca9a:	08 95       	ret
    ca9c:	3e f0       	brts	.+14     	; 0xcaac <pow+0x80>
    ca9e:	db ce       	rjmp	.-586    	; 0xc856 <__fp_nan>
    caa0:	60 e0       	ldi	r22, 0x00	; 0
    caa2:	70 e0       	ldi	r23, 0x00	; 0
    caa4:	80 e8       	ldi	r24, 0x80	; 128
    caa6:	9f e3       	ldi	r25, 0x3F	; 63
    caa8:	08 95       	ret
    caaa:	4f e7       	ldi	r20, 0x7F	; 127
    caac:	9f 77       	andi	r25, 0x7F	; 127
    caae:	5f 93       	push	r21
    cab0:	4f 93       	push	r20
    cab2:	3f 93       	push	r19
    cab4:	2f 93       	push	r18
    cab6:	c3 d0       	rcall	.+390    	; 0xcc3e <log>
    cab8:	2f 91       	pop	r18
    caba:	3f 91       	pop	r19
    cabc:	4f 91       	pop	r20
    cabe:	5f 91       	pop	r21
    cac0:	52 df       	rcall	.-348    	; 0xc966 <__mulsf3>
    cac2:	0b c0       	rjmp	.+22     	; 0xcada <exp>

0000cac4 <sin>:
    cac4:	9f 93       	push	r25
    cac6:	d9 de       	rcall	.-590    	; 0xc87a <__fp_rempio2>
    cac8:	0f 90       	pop	r0
    caca:	07 fc       	sbrc	r0, 7
    cacc:	ee 5f       	subi	r30, 0xFE	; 254
    cace:	0d cf       	rjmp	.-486    	; 0xc8ea <__fp_sinus>
    cad0:	19 f4       	brne	.+6      	; 0xcad8 <sin+0x14>
    cad2:	0e f0       	brts	.+2      	; 0xcad6 <sin+0x12>
    cad4:	ba ce       	rjmp	.-652    	; 0xc84a <__fp_inf>
    cad6:	3c cf       	rjmp	.-392    	; 0xc950 <__fp_zero>
    cad8:	be ce       	rjmp	.-644    	; 0xc856 <__fp_nan>

0000cada <exp>:
    cada:	20 df       	rcall	.-448    	; 0xc91c <__fp_splitA>
    cadc:	c8 f3       	brcs	.-14     	; 0xcad0 <sin+0xc>
    cade:	96 38       	cpi	r25, 0x86	; 134
    cae0:	c0 f7       	brcc	.-16     	; 0xcad2 <sin+0xe>
    cae2:	07 f8       	bld	r0, 7
    cae4:	0f 92       	push	r0
    cae6:	e8 94       	clt
    cae8:	2b e3       	ldi	r18, 0x3B	; 59
    caea:	3a ea       	ldi	r19, 0xAA	; 170
    caec:	48 eb       	ldi	r20, 0xB8	; 184
    caee:	5f e7       	ldi	r21, 0x7F	; 127
    caf0:	48 df       	rcall	.-368    	; 0xc982 <__mulsf3_pse>
    caf2:	0f 92       	push	r0
    caf4:	0f 92       	push	r0
    caf6:	0f 92       	push	r0
    caf8:	4d b7       	in	r20, 0x3d	; 61
    cafa:	5e b7       	in	r21, 0x3e	; 62
    cafc:	0f 92       	push	r0
    cafe:	df d0       	rcall	.+446    	; 0xccbe <modf>
    cb00:	e6 e3       	ldi	r30, 0x36	; 54
    cb02:	f2 e0       	ldi	r31, 0x02	; 2
    cb04:	24 d0       	rcall	.+72     	; 0xcb4e <__fp_powser>
    cb06:	4f 91       	pop	r20
    cb08:	5f 91       	pop	r21
    cb0a:	ef 91       	pop	r30
    cb0c:	ff 91       	pop	r31
    cb0e:	e5 95       	asr	r30
    cb10:	ee 1f       	adc	r30, r30
    cb12:	ff 1f       	adc	r31, r31
    cb14:	49 f0       	breq	.+18     	; 0xcb28 <exp+0x4e>
    cb16:	fe 57       	subi	r31, 0x7E	; 126
    cb18:	e0 68       	ori	r30, 0x80	; 128
    cb1a:	44 27       	eor	r20, r20
    cb1c:	ee 0f       	add	r30, r30
    cb1e:	44 1f       	adc	r20, r20
    cb20:	fa 95       	dec	r31
    cb22:	e1 f7       	brne	.-8      	; 0xcb1c <exp+0x42>
    cb24:	41 95       	neg	r20
    cb26:	55 0b       	sbc	r21, r21
    cb28:	51 d0       	rcall	.+162    	; 0xcbcc <ldexp>
    cb2a:	0f 90       	pop	r0
    cb2c:	07 fe       	sbrs	r0, 7
    cb2e:	45 c0       	rjmp	.+138    	; 0xcbba <inverse>
    cb30:	08 95       	ret

0000cb32 <__fp_mpack>:
    cb32:	9f 3f       	cpi	r25, 0xFF	; 255
    cb34:	31 f0       	breq	.+12     	; 0xcb42 <__fp_mpack_finite+0xc>

0000cb36 <__fp_mpack_finite>:
    cb36:	91 50       	subi	r25, 0x01	; 1
    cb38:	20 f4       	brcc	.+8      	; 0xcb42 <__fp_mpack_finite+0xc>
    cb3a:	87 95       	ror	r24
    cb3c:	77 95       	ror	r23
    cb3e:	67 95       	ror	r22
    cb40:	b7 95       	ror	r27
    cb42:	88 0f       	add	r24, r24
    cb44:	91 1d       	adc	r25, r1
    cb46:	96 95       	lsr	r25
    cb48:	87 95       	ror	r24
    cb4a:	97 f9       	bld	r25, 7
    cb4c:	08 95       	ret

0000cb4e <__fp_powser>:
    cb4e:	df 93       	push	r29
    cb50:	cf 93       	push	r28
    cb52:	1f 93       	push	r17
    cb54:	0f 93       	push	r16
    cb56:	ff 92       	push	r15
    cb58:	ef 92       	push	r14
    cb5a:	df 92       	push	r13
    cb5c:	7b 01       	movw	r14, r22
    cb5e:	8c 01       	movw	r16, r24
    cb60:	68 94       	set
    cb62:	05 c0       	rjmp	.+10     	; 0xcb6e <__fp_powser+0x20>
    cb64:	da 2e       	mov	r13, r26
    cb66:	ef 01       	movw	r28, r30
    cb68:	0a df       	rcall	.-492    	; 0xc97e <__mulsf3x>
    cb6a:	fe 01       	movw	r30, r28
    cb6c:	e8 94       	clt
    cb6e:	a5 91       	lpm	r26, Z+
    cb70:	25 91       	lpm	r18, Z+
    cb72:	35 91       	lpm	r19, Z+
    cb74:	45 91       	lpm	r20, Z+
    cb76:	55 91       	lpm	r21, Z+
    cb78:	ae f3       	brts	.-22     	; 0xcb64 <__fp_powser+0x16>
    cb7a:	ef 01       	movw	r28, r30
    cb7c:	12 dd       	rcall	.-1500   	; 0xc5a2 <__addsf3x>
    cb7e:	fe 01       	movw	r30, r28
    cb80:	97 01       	movw	r18, r14
    cb82:	a8 01       	movw	r20, r16
    cb84:	da 94       	dec	r13
    cb86:	79 f7       	brne	.-34     	; 0xcb66 <__fp_powser+0x18>
    cb88:	df 90       	pop	r13
    cb8a:	ef 90       	pop	r14
    cb8c:	ff 90       	pop	r15
    cb8e:	0f 91       	pop	r16
    cb90:	1f 91       	pop	r17
    cb92:	cf 91       	pop	r28
    cb94:	df 91       	pop	r29
    cb96:	08 95       	ret

0000cb98 <__fp_powsodd>:
    cb98:	9f 93       	push	r25
    cb9a:	8f 93       	push	r24
    cb9c:	7f 93       	push	r23
    cb9e:	6f 93       	push	r22
    cba0:	ff 93       	push	r31
    cba2:	ef 93       	push	r30
    cba4:	9b 01       	movw	r18, r22
    cba6:	ac 01       	movw	r20, r24
    cba8:	de de       	rcall	.-580    	; 0xc966 <__mulsf3>
    cbaa:	ef 91       	pop	r30
    cbac:	ff 91       	pop	r31
    cbae:	cf df       	rcall	.-98     	; 0xcb4e <__fp_powser>
    cbb0:	2f 91       	pop	r18
    cbb2:	3f 91       	pop	r19
    cbb4:	4f 91       	pop	r20
    cbb6:	5f 91       	pop	r21
    cbb8:	d6 ce       	rjmp	.-596    	; 0xc966 <__mulsf3>

0000cbba <inverse>:
    cbba:	9b 01       	movw	r18, r22
    cbbc:	ac 01       	movw	r20, r24
    cbbe:	60 e0       	ldi	r22, 0x00	; 0
    cbc0:	70 e0       	ldi	r23, 0x00	; 0
    cbc2:	80 e8       	ldi	r24, 0x80	; 128
    cbc4:	9f e3       	ldi	r25, 0x3F	; 63
    cbc6:	47 cd       	rjmp	.-1394   	; 0xc656 <__divsf3>
    cbc8:	40 ce       	rjmp	.-896    	; 0xc84a <__fp_inf>
    cbca:	b3 cf       	rjmp	.-154    	; 0xcb32 <__fp_mpack>

0000cbcc <ldexp>:
    cbcc:	a7 de       	rcall	.-690    	; 0xc91c <__fp_splitA>
    cbce:	e8 f3       	brcs	.-6      	; 0xcbca <inverse+0x10>
    cbd0:	99 23       	and	r25, r25
    cbd2:	d9 f3       	breq	.-10     	; 0xcbca <inverse+0x10>
    cbd4:	94 0f       	add	r25, r20
    cbd6:	51 1d       	adc	r21, r1
    cbd8:	bb f3       	brvs	.-18     	; 0xcbc8 <inverse+0xe>
    cbda:	91 50       	subi	r25, 0x01	; 1
    cbdc:	50 40       	sbci	r21, 0x00	; 0
    cbde:	94 f0       	brlt	.+36     	; 0xcc04 <ldexp+0x38>
    cbe0:	59 f0       	breq	.+22     	; 0xcbf8 <ldexp+0x2c>
    cbe2:	88 23       	and	r24, r24
    cbe4:	32 f0       	brmi	.+12     	; 0xcbf2 <ldexp+0x26>
    cbe6:	66 0f       	add	r22, r22
    cbe8:	77 1f       	adc	r23, r23
    cbea:	88 1f       	adc	r24, r24
    cbec:	91 50       	subi	r25, 0x01	; 1
    cbee:	50 40       	sbci	r21, 0x00	; 0
    cbf0:	c1 f7       	brne	.-16     	; 0xcbe2 <ldexp+0x16>
    cbf2:	9e 3f       	cpi	r25, 0xFE	; 254
    cbf4:	51 05       	cpc	r21, r1
    cbf6:	44 f7       	brge	.-48     	; 0xcbc8 <inverse+0xe>
    cbf8:	88 0f       	add	r24, r24
    cbfa:	91 1d       	adc	r25, r1
    cbfc:	96 95       	lsr	r25
    cbfe:	87 95       	ror	r24
    cc00:	97 f9       	bld	r25, 7
    cc02:	08 95       	ret
    cc04:	5f 3f       	cpi	r21, 0xFF	; 255
    cc06:	ac f0       	brlt	.+42     	; 0xcc32 <ldexp+0x66>
    cc08:	98 3e       	cpi	r25, 0xE8	; 232
    cc0a:	9c f0       	brlt	.+38     	; 0xcc32 <ldexp+0x66>
    cc0c:	bb 27       	eor	r27, r27
    cc0e:	86 95       	lsr	r24
    cc10:	77 95       	ror	r23
    cc12:	67 95       	ror	r22
    cc14:	b7 95       	ror	r27
    cc16:	08 f4       	brcc	.+2      	; 0xcc1a <ldexp+0x4e>
    cc18:	b1 60       	ori	r27, 0x01	; 1
    cc1a:	93 95       	inc	r25
    cc1c:	c1 f7       	brne	.-16     	; 0xcc0e <ldexp+0x42>
    cc1e:	bb 0f       	add	r27, r27
    cc20:	58 f7       	brcc	.-42     	; 0xcbf8 <ldexp+0x2c>
    cc22:	11 f4       	brne	.+4      	; 0xcc28 <ldexp+0x5c>
    cc24:	60 ff       	sbrs	r22, 0
    cc26:	e8 cf       	rjmp	.-48     	; 0xcbf8 <ldexp+0x2c>
    cc28:	6f 5f       	subi	r22, 0xFF	; 255
    cc2a:	7f 4f       	sbci	r23, 0xFF	; 255
    cc2c:	8f 4f       	sbci	r24, 0xFF	; 255
    cc2e:	9f 4f       	sbci	r25, 0xFF	; 255
    cc30:	e3 cf       	rjmp	.-58     	; 0xcbf8 <ldexp+0x2c>
    cc32:	8f ce       	rjmp	.-738    	; 0xc952 <__fp_szero>
    cc34:	0e f0       	brts	.+2      	; 0xcc38 <ldexp+0x6c>
    cc36:	7d cf       	rjmp	.-262    	; 0xcb32 <__fp_mpack>
    cc38:	0e ce       	rjmp	.-996    	; 0xc856 <__fp_nan>
    cc3a:	68 94       	set
    cc3c:	06 ce       	rjmp	.-1012   	; 0xc84a <__fp_inf>

0000cc3e <log>:
    cc3e:	6e de       	rcall	.-804    	; 0xc91c <__fp_splitA>
    cc40:	c8 f3       	brcs	.-14     	; 0xcc34 <ldexp+0x68>
    cc42:	99 23       	and	r25, r25
    cc44:	d1 f3       	breq	.-12     	; 0xcc3a <ldexp+0x6e>
    cc46:	c6 f3       	brts	.-16     	; 0xcc38 <ldexp+0x6c>
    cc48:	df 93       	push	r29
    cc4a:	cf 93       	push	r28
    cc4c:	1f 93       	push	r17
    cc4e:	0f 93       	push	r16
    cc50:	ff 92       	push	r15
    cc52:	c9 2f       	mov	r28, r25
    cc54:	dd 27       	eor	r29, r29
    cc56:	88 23       	and	r24, r24
    cc58:	2a f0       	brmi	.+10     	; 0xcc64 <log+0x26>
    cc5a:	21 97       	sbiw	r28, 0x01	; 1
    cc5c:	66 0f       	add	r22, r22
    cc5e:	77 1f       	adc	r23, r23
    cc60:	88 1f       	adc	r24, r24
    cc62:	da f7       	brpl	.-10     	; 0xcc5a <log+0x1c>
    cc64:	20 e0       	ldi	r18, 0x00	; 0
    cc66:	30 e0       	ldi	r19, 0x00	; 0
    cc68:	40 e8       	ldi	r20, 0x80	; 128
    cc6a:	5f eb       	ldi	r21, 0xBF	; 191
    cc6c:	9f e3       	ldi	r25, 0x3F	; 63
    cc6e:	88 39       	cpi	r24, 0x98	; 152
    cc70:	20 f0       	brcs	.+8      	; 0xcc7a <log+0x3c>
    cc72:	80 3e       	cpi	r24, 0xE0	; 224
    cc74:	30 f0       	brcs	.+12     	; 0xcc82 <log+0x44>
    cc76:	21 96       	adiw	r28, 0x01	; 1
    cc78:	8f 77       	andi	r24, 0x7F	; 127
    cc7a:	82 dc       	rcall	.-1788   	; 0xc580 <__addsf3>
    cc7c:	ee e5       	ldi	r30, 0x5E	; 94
    cc7e:	f2 e0       	ldi	r31, 0x02	; 2
    cc80:	03 c0       	rjmp	.+6      	; 0xcc88 <log+0x4a>
    cc82:	7e dc       	rcall	.-1796   	; 0xc580 <__addsf3>
    cc84:	eb e8       	ldi	r30, 0x8B	; 139
    cc86:	f2 e0       	ldi	r31, 0x02	; 2
    cc88:	62 df       	rcall	.-316    	; 0xcb4e <__fp_powser>
    cc8a:	8b 01       	movw	r16, r22
    cc8c:	be 01       	movw	r22, r28
    cc8e:	ec 01       	movw	r28, r24
    cc90:	fb 2e       	mov	r15, r27
    cc92:	6f 57       	subi	r22, 0x7F	; 127
    cc94:	71 09       	sbc	r23, r1
    cc96:	75 95       	asr	r23
    cc98:	77 1f       	adc	r23, r23
    cc9a:	88 0b       	sbc	r24, r24
    cc9c:	99 0b       	sbc	r25, r25
    cc9e:	76 dd       	rcall	.-1300   	; 0xc78c <__floatsisf>
    cca0:	28 e1       	ldi	r18, 0x18	; 24
    cca2:	32 e7       	ldi	r19, 0x72	; 114
    cca4:	41 e3       	ldi	r20, 0x31	; 49
    cca6:	5f e3       	ldi	r21, 0x3F	; 63
    cca8:	6a de       	rcall	.-812    	; 0xc97e <__mulsf3x>
    ccaa:	af 2d       	mov	r26, r15
    ccac:	98 01       	movw	r18, r16
    ccae:	ae 01       	movw	r20, r28
    ccb0:	ff 90       	pop	r15
    ccb2:	0f 91       	pop	r16
    ccb4:	1f 91       	pop	r17
    ccb6:	cf 91       	pop	r28
    ccb8:	df 91       	pop	r29
    ccba:	73 dc       	rcall	.-1818   	; 0xc5a2 <__addsf3x>
    ccbc:	05 ce       	rjmp	.-1014   	; 0xc8c8 <__fp_round>

0000ccbe <modf>:
    ccbe:	fa 01       	movw	r30, r20
    ccc0:	dc 01       	movw	r26, r24
    ccc2:	aa 0f       	add	r26, r26
    ccc4:	bb 1f       	adc	r27, r27
    ccc6:	9b 01       	movw	r18, r22
    ccc8:	ac 01       	movw	r20, r24
    ccca:	bf 57       	subi	r27, 0x7F	; 127
    cccc:	28 f4       	brcc	.+10     	; 0xccd8 <modf+0x1a>
    ccce:	22 27       	eor	r18, r18
    ccd0:	33 27       	eor	r19, r19
    ccd2:	44 27       	eor	r20, r20
    ccd4:	50 78       	andi	r21, 0x80	; 128
    ccd6:	1f c0       	rjmp	.+62     	; 0xcd16 <modf+0x58>
    ccd8:	b7 51       	subi	r27, 0x17	; 23
    ccda:	88 f4       	brcc	.+34     	; 0xccfe <modf+0x40>
    ccdc:	ab 2f       	mov	r26, r27
    ccde:	00 24       	eor	r0, r0
    cce0:	46 95       	lsr	r20
    cce2:	37 95       	ror	r19
    cce4:	27 95       	ror	r18
    cce6:	01 1c       	adc	r0, r1
    cce8:	a3 95       	inc	r26
    ccea:	d2 f3       	brmi	.-12     	; 0xcce0 <modf+0x22>
    ccec:	00 20       	and	r0, r0
    ccee:	69 f0       	breq	.+26     	; 0xcd0a <modf+0x4c>
    ccf0:	22 0f       	add	r18, r18
    ccf2:	33 1f       	adc	r19, r19
    ccf4:	44 1f       	adc	r20, r20
    ccf6:	b3 95       	inc	r27
    ccf8:	da f3       	brmi	.-10     	; 0xccf0 <modf+0x32>
    ccfa:	0d d0       	rcall	.+26     	; 0xcd16 <modf+0x58>
    ccfc:	40 cc       	rjmp	.-1920   	; 0xc57e <__subsf3>
    ccfe:	61 30       	cpi	r22, 0x01	; 1
    cd00:	71 05       	cpc	r23, r1
    cd02:	a0 e8       	ldi	r26, 0x80	; 128
    cd04:	8a 07       	cpc	r24, r26
    cd06:	b9 46       	sbci	r27, 0x69	; 105
    cd08:	30 f4       	brcc	.+12     	; 0xcd16 <modf+0x58>
    cd0a:	9b 01       	movw	r18, r22
    cd0c:	ac 01       	movw	r20, r24
    cd0e:	66 27       	eor	r22, r22
    cd10:	77 27       	eor	r23, r23
    cd12:	88 27       	eor	r24, r24
    cd14:	90 78       	andi	r25, 0x80	; 128
    cd16:	30 96       	adiw	r30, 0x00	; 0
    cd18:	21 f0       	breq	.+8      	; 0xcd22 <modf+0x64>
    cd1a:	20 83       	st	Z, r18
    cd1c:	31 83       	std	Z+1, r19	; 0x01
    cd1e:	42 83       	std	Z+2, r20	; 0x02
    cd20:	53 83       	std	Z+3, r21	; 0x03
    cd22:	08 95       	ret

0000cd24 <strncasecmp_P>:
    cd24:	fb 01       	movw	r30, r22
    cd26:	dc 01       	movw	r26, r24
    cd28:	41 50       	subi	r20, 0x01	; 1
    cd2a:	50 40       	sbci	r21, 0x00	; 0
    cd2c:	88 f0       	brcs	.+34     	; 0xcd50 <strncasecmp_P+0x2c>
    cd2e:	8d 91       	ld	r24, X+
    cd30:	81 34       	cpi	r24, 0x41	; 65
    cd32:	1c f0       	brlt	.+6      	; 0xcd3a <strncasecmp_P+0x16>
    cd34:	8b 35       	cpi	r24, 0x5B	; 91
    cd36:	0c f4       	brge	.+2      	; 0xcd3a <strncasecmp_P+0x16>
    cd38:	80 5e       	subi	r24, 0xE0	; 224
    cd3a:	65 91       	lpm	r22, Z+
    cd3c:	61 34       	cpi	r22, 0x41	; 65
    cd3e:	1c f0       	brlt	.+6      	; 0xcd46 <strncasecmp_P+0x22>
    cd40:	6b 35       	cpi	r22, 0x5B	; 91
    cd42:	0c f4       	brge	.+2      	; 0xcd46 <strncasecmp_P+0x22>
    cd44:	60 5e       	subi	r22, 0xE0	; 224
    cd46:	86 1b       	sub	r24, r22
    cd48:	61 11       	cpse	r22, r1
    cd4a:	71 f3       	breq	.-36     	; 0xcd28 <strncasecmp_P+0x4>
    cd4c:	99 0b       	sbc	r25, r25
    cd4e:	08 95       	ret
    cd50:	88 1b       	sub	r24, r24
    cd52:	fc cf       	rjmp	.-8      	; 0xcd4c <strncasecmp_P+0x28>

0000cd54 <strncmp_P>:
    cd54:	fb 01       	movw	r30, r22
    cd56:	dc 01       	movw	r26, r24
    cd58:	41 50       	subi	r20, 0x01	; 1
    cd5a:	50 40       	sbci	r21, 0x00	; 0
    cd5c:	30 f0       	brcs	.+12     	; 0xcd6a <strncmp_P+0x16>
    cd5e:	8d 91       	ld	r24, X+
    cd60:	05 90       	lpm	r0, Z+
    cd62:	80 19       	sub	r24, r0
    cd64:	19 f4       	brne	.+6      	; 0xcd6c <strncmp_P+0x18>
    cd66:	00 20       	and	r0, r0
    cd68:	b9 f7       	brne	.-18     	; 0xcd58 <strncmp_P+0x4>
    cd6a:	88 1b       	sub	r24, r24
    cd6c:	99 0b       	sbc	r25, r25
    cd6e:	08 95       	ret

0000cd70 <memchr>:
    cd70:	fc 01       	movw	r30, r24
    cd72:	41 50       	subi	r20, 0x01	; 1
    cd74:	50 40       	sbci	r21, 0x00	; 0
    cd76:	30 f0       	brcs	.+12     	; 0xcd84 <memchr+0x14>
    cd78:	01 90       	ld	r0, Z+
    cd7a:	06 16       	cp	r0, r22
    cd7c:	d1 f7       	brne	.-12     	; 0xcd72 <memchr+0x2>
    cd7e:	31 97       	sbiw	r30, 0x01	; 1
    cd80:	cf 01       	movw	r24, r30
    cd82:	08 95       	ret
    cd84:	88 27       	eor	r24, r24
    cd86:	99 27       	eor	r25, r25
    cd88:	08 95       	ret

0000cd8a <memcpy>:
    cd8a:	fb 01       	movw	r30, r22
    cd8c:	dc 01       	movw	r26, r24
    cd8e:	02 c0       	rjmp	.+4      	; 0xcd94 <memcpy+0xa>
    cd90:	01 90       	ld	r0, Z+
    cd92:	0d 92       	st	X+, r0
    cd94:	41 50       	subi	r20, 0x01	; 1
    cd96:	50 40       	sbci	r21, 0x00	; 0
    cd98:	d8 f7       	brcc	.-10     	; 0xcd90 <memcpy+0x6>
    cd9a:	08 95       	ret

0000cd9c <fdevopen>:
    cd9c:	0f 93       	push	r16
    cd9e:	1f 93       	push	r17
    cda0:	cf 93       	push	r28
    cda2:	df 93       	push	r29
    cda4:	00 97       	sbiw	r24, 0x00	; 0
    cda6:	31 f4       	brne	.+12     	; 0xcdb4 <fdevopen+0x18>
    cda8:	61 15       	cp	r22, r1
    cdaa:	71 05       	cpc	r23, r1
    cdac:	19 f4       	brne	.+6      	; 0xcdb4 <fdevopen+0x18>
    cdae:	80 e0       	ldi	r24, 0x00	; 0
    cdb0:	90 e0       	ldi	r25, 0x00	; 0
    cdb2:	39 c0       	rjmp	.+114    	; 0xce26 <fdevopen+0x8a>
    cdb4:	8b 01       	movw	r16, r22
    cdb6:	ec 01       	movw	r28, r24
    cdb8:	6e e0       	ldi	r22, 0x0E	; 14
    cdba:	70 e0       	ldi	r23, 0x00	; 0
    cdbc:	81 e0       	ldi	r24, 0x01	; 1
    cdbe:	90 e0       	ldi	r25, 0x00	; 0
    cdc0:	6a d5       	rcall	.+2772   	; 0xd896 <calloc>
    cdc2:	fc 01       	movw	r30, r24
    cdc4:	89 2b       	or	r24, r25
    cdc6:	99 f3       	breq	.-26     	; 0xcdae <fdevopen+0x12>
    cdc8:	80 e8       	ldi	r24, 0x80	; 128
    cdca:	83 83       	std	Z+3, r24	; 0x03
    cdcc:	01 15       	cp	r16, r1
    cdce:	11 05       	cpc	r17, r1
    cdd0:	71 f0       	breq	.+28     	; 0xcdee <fdevopen+0x52>
    cdd2:	02 87       	std	Z+10, r16	; 0x0a
    cdd4:	13 87       	std	Z+11, r17	; 0x0b
    cdd6:	81 e8       	ldi	r24, 0x81	; 129
    cdd8:	83 83       	std	Z+3, r24	; 0x03
    cdda:	80 91 b9 27 	lds	r24, 0x27B9	; 0x8027b9 <__iob>
    cdde:	90 91 ba 27 	lds	r25, 0x27BA	; 0x8027ba <__iob+0x1>
    cde2:	89 2b       	or	r24, r25
    cde4:	21 f4       	brne	.+8      	; 0xcdee <fdevopen+0x52>
    cde6:	e0 93 b9 27 	sts	0x27B9, r30	; 0x8027b9 <__iob>
    cdea:	f0 93 ba 27 	sts	0x27BA, r31	; 0x8027ba <__iob+0x1>
    cdee:	20 97       	sbiw	r28, 0x00	; 0
    cdf0:	c9 f0       	breq	.+50     	; 0xce24 <fdevopen+0x88>
    cdf2:	c0 87       	std	Z+8, r28	; 0x08
    cdf4:	d1 87       	std	Z+9, r29	; 0x09
    cdf6:	83 81       	ldd	r24, Z+3	; 0x03
    cdf8:	82 60       	ori	r24, 0x02	; 2
    cdfa:	83 83       	std	Z+3, r24	; 0x03
    cdfc:	80 91 bb 27 	lds	r24, 0x27BB	; 0x8027bb <__iob+0x2>
    ce00:	90 91 bc 27 	lds	r25, 0x27BC	; 0x8027bc <__iob+0x3>
    ce04:	89 2b       	or	r24, r25
    ce06:	71 f4       	brne	.+28     	; 0xce24 <fdevopen+0x88>
    ce08:	e0 93 bb 27 	sts	0x27BB, r30	; 0x8027bb <__iob+0x2>
    ce0c:	f0 93 bc 27 	sts	0x27BC, r31	; 0x8027bc <__iob+0x3>
    ce10:	80 91 bd 27 	lds	r24, 0x27BD	; 0x8027bd <__iob+0x4>
    ce14:	90 91 be 27 	lds	r25, 0x27BE	; 0x8027be <__iob+0x5>
    ce18:	89 2b       	or	r24, r25
    ce1a:	21 f4       	brne	.+8      	; 0xce24 <fdevopen+0x88>
    ce1c:	e0 93 bd 27 	sts	0x27BD, r30	; 0x8027bd <__iob+0x4>
    ce20:	f0 93 be 27 	sts	0x27BE, r31	; 0x8027be <__iob+0x5>
    ce24:	cf 01       	movw	r24, r30
    ce26:	df 91       	pop	r29
    ce28:	cf 91       	pop	r28
    ce2a:	1f 91       	pop	r17
    ce2c:	0f 91       	pop	r16
    ce2e:	08 95       	ret

0000ce30 <snprintf_P>:
    ce30:	0f 93       	push	r16
    ce32:	1f 93       	push	r17
    ce34:	cf 93       	push	r28
    ce36:	df 93       	push	r29
    ce38:	cd b7       	in	r28, 0x3d	; 61
    ce3a:	de b7       	in	r29, 0x3e	; 62
    ce3c:	2e 97       	sbiw	r28, 0x0e	; 14
    ce3e:	cd bf       	out	0x3d, r28	; 61
    ce40:	de bf       	out	0x3e, r29	; 62
    ce42:	0e 89       	ldd	r16, Y+22	; 0x16
    ce44:	1f 89       	ldd	r17, Y+23	; 0x17
    ce46:	88 8d       	ldd	r24, Y+24	; 0x18
    ce48:	99 8d       	ldd	r25, Y+25	; 0x19
    ce4a:	2e e0       	ldi	r18, 0x0E	; 14
    ce4c:	2c 83       	std	Y+4, r18	; 0x04
    ce4e:	09 83       	std	Y+1, r16	; 0x01
    ce50:	1a 83       	std	Y+2, r17	; 0x02
    ce52:	97 ff       	sbrs	r25, 7
    ce54:	02 c0       	rjmp	.+4      	; 0xce5a <snprintf_P+0x2a>
    ce56:	80 e0       	ldi	r24, 0x00	; 0
    ce58:	90 e8       	ldi	r25, 0x80	; 128
    ce5a:	01 97       	sbiw	r24, 0x01	; 1
    ce5c:	8d 83       	std	Y+5, r24	; 0x05
    ce5e:	9e 83       	std	Y+6, r25	; 0x06
    ce60:	ae 01       	movw	r20, r28
    ce62:	44 5e       	subi	r20, 0xE4	; 228
    ce64:	5f 4f       	sbci	r21, 0xFF	; 255
    ce66:	6a 8d       	ldd	r22, Y+26	; 0x1a
    ce68:	7b 8d       	ldd	r23, Y+27	; 0x1b
    ce6a:	ce 01       	movw	r24, r28
    ce6c:	01 96       	adiw	r24, 0x01	; 1
    ce6e:	59 d0       	rcall	.+178    	; 0xcf22 <vfprintf>
    ce70:	4d 81       	ldd	r20, Y+5	; 0x05
    ce72:	5e 81       	ldd	r21, Y+6	; 0x06
    ce74:	57 fd       	sbrc	r21, 7
    ce76:	0a c0       	rjmp	.+20     	; 0xce8c <snprintf_P+0x5c>
    ce78:	2f 81       	ldd	r18, Y+7	; 0x07
    ce7a:	38 85       	ldd	r19, Y+8	; 0x08
    ce7c:	42 17       	cp	r20, r18
    ce7e:	53 07       	cpc	r21, r19
    ce80:	0c f4       	brge	.+2      	; 0xce84 <snprintf_P+0x54>
    ce82:	9a 01       	movw	r18, r20
    ce84:	f8 01       	movw	r30, r16
    ce86:	e2 0f       	add	r30, r18
    ce88:	f3 1f       	adc	r31, r19
    ce8a:	10 82       	st	Z, r1
    ce8c:	2e 96       	adiw	r28, 0x0e	; 14
    ce8e:	cd bf       	out	0x3d, r28	; 61
    ce90:	de bf       	out	0x3e, r29	; 62
    ce92:	df 91       	pop	r29
    ce94:	cf 91       	pop	r28
    ce96:	1f 91       	pop	r17
    ce98:	0f 91       	pop	r16
    ce9a:	08 95       	ret

0000ce9c <sprintf>:
    ce9c:	0f 93       	push	r16
    ce9e:	1f 93       	push	r17
    cea0:	cf 93       	push	r28
    cea2:	df 93       	push	r29
    cea4:	cd b7       	in	r28, 0x3d	; 61
    cea6:	de b7       	in	r29, 0x3e	; 62
    cea8:	2e 97       	sbiw	r28, 0x0e	; 14
    ceaa:	cd bf       	out	0x3d, r28	; 61
    ceac:	de bf       	out	0x3e, r29	; 62
    ceae:	0e 89       	ldd	r16, Y+22	; 0x16
    ceb0:	1f 89       	ldd	r17, Y+23	; 0x17
    ceb2:	86 e0       	ldi	r24, 0x06	; 6
    ceb4:	8c 83       	std	Y+4, r24	; 0x04
    ceb6:	09 83       	std	Y+1, r16	; 0x01
    ceb8:	1a 83       	std	Y+2, r17	; 0x02
    ceba:	8f ef       	ldi	r24, 0xFF	; 255
    cebc:	9f e7       	ldi	r25, 0x7F	; 127
    cebe:	8d 83       	std	Y+5, r24	; 0x05
    cec0:	9e 83       	std	Y+6, r25	; 0x06
    cec2:	ae 01       	movw	r20, r28
    cec4:	46 5e       	subi	r20, 0xE6	; 230
    cec6:	5f 4f       	sbci	r21, 0xFF	; 255
    cec8:	68 8d       	ldd	r22, Y+24	; 0x18
    ceca:	79 8d       	ldd	r23, Y+25	; 0x19
    cecc:	ce 01       	movw	r24, r28
    cece:	01 96       	adiw	r24, 0x01	; 1
    ced0:	28 d0       	rcall	.+80     	; 0xcf22 <vfprintf>
    ced2:	ef 81       	ldd	r30, Y+7	; 0x07
    ced4:	f8 85       	ldd	r31, Y+8	; 0x08
    ced6:	e0 0f       	add	r30, r16
    ced8:	f1 1f       	adc	r31, r17
    ceda:	10 82       	st	Z, r1
    cedc:	2e 96       	adiw	r28, 0x0e	; 14
    cede:	cd bf       	out	0x3d, r28	; 61
    cee0:	de bf       	out	0x3e, r29	; 62
    cee2:	df 91       	pop	r29
    cee4:	cf 91       	pop	r28
    cee6:	1f 91       	pop	r17
    cee8:	0f 91       	pop	r16
    ceea:	08 95       	ret

0000ceec <sscanf_P>:
    ceec:	cf 93       	push	r28
    ceee:	df 93       	push	r29
    cef0:	cd b7       	in	r28, 0x3d	; 61
    cef2:	de b7       	in	r29, 0x3e	; 62
    cef4:	2e 97       	sbiw	r28, 0x0e	; 14
    cef6:	cd bf       	out	0x3d, r28	; 61
    cef8:	de bf       	out	0x3e, r29	; 62
    cefa:	8d e0       	ldi	r24, 0x0D	; 13
    cefc:	8c 83       	std	Y+4, r24	; 0x04
    cefe:	8c 89       	ldd	r24, Y+20	; 0x14
    cf00:	9d 89       	ldd	r25, Y+21	; 0x15
    cf02:	89 83       	std	Y+1, r24	; 0x01
    cf04:	9a 83       	std	Y+2, r25	; 0x02
    cf06:	ae 01       	movw	r20, r28
    cf08:	48 5e       	subi	r20, 0xE8	; 232
    cf0a:	5f 4f       	sbci	r21, 0xFF	; 255
    cf0c:	6e 89       	ldd	r22, Y+22	; 0x16
    cf0e:	7f 89       	ldd	r23, Y+23	; 0x17
    cf10:	ce 01       	movw	r24, r28
    cf12:	01 96       	adiw	r24, 0x01	; 1
    cf14:	a9 d3       	rcall	.+1874   	; 0xd668 <vfscanf>
    cf16:	2e 96       	adiw	r28, 0x0e	; 14
    cf18:	cd bf       	out	0x3d, r28	; 61
    cf1a:	de bf       	out	0x3e, r29	; 62
    cf1c:	df 91       	pop	r29
    cf1e:	cf 91       	pop	r28
    cf20:	08 95       	ret

0000cf22 <vfprintf>:
    cf22:	2f 92       	push	r2
    cf24:	3f 92       	push	r3
    cf26:	4f 92       	push	r4
    cf28:	5f 92       	push	r5
    cf2a:	6f 92       	push	r6
    cf2c:	7f 92       	push	r7
    cf2e:	8f 92       	push	r8
    cf30:	9f 92       	push	r9
    cf32:	af 92       	push	r10
    cf34:	bf 92       	push	r11
    cf36:	cf 92       	push	r12
    cf38:	df 92       	push	r13
    cf3a:	ef 92       	push	r14
    cf3c:	ff 92       	push	r15
    cf3e:	0f 93       	push	r16
    cf40:	1f 93       	push	r17
    cf42:	cf 93       	push	r28
    cf44:	df 93       	push	r29
    cf46:	cd b7       	in	r28, 0x3d	; 61
    cf48:	de b7       	in	r29, 0x3e	; 62
    cf4a:	2b 97       	sbiw	r28, 0x0b	; 11
    cf4c:	cd bf       	out	0x3d, r28	; 61
    cf4e:	de bf       	out	0x3e, r29	; 62
    cf50:	6c 01       	movw	r12, r24
    cf52:	7b 01       	movw	r14, r22
    cf54:	8a 01       	movw	r16, r20
    cf56:	fc 01       	movw	r30, r24
    cf58:	16 82       	std	Z+6, r1	; 0x06
    cf5a:	17 82       	std	Z+7, r1	; 0x07
    cf5c:	83 81       	ldd	r24, Z+3	; 0x03
    cf5e:	81 ff       	sbrs	r24, 1
    cf60:	bf c1       	rjmp	.+894    	; 0xd2e0 <vfprintf+0x3be>
    cf62:	ce 01       	movw	r24, r28
    cf64:	01 96       	adiw	r24, 0x01	; 1
    cf66:	3c 01       	movw	r6, r24
    cf68:	f6 01       	movw	r30, r12
    cf6a:	93 81       	ldd	r25, Z+3	; 0x03
    cf6c:	f7 01       	movw	r30, r14
    cf6e:	93 fd       	sbrc	r25, 3
    cf70:	85 91       	lpm	r24, Z+
    cf72:	93 ff       	sbrs	r25, 3
    cf74:	81 91       	ld	r24, Z+
    cf76:	7f 01       	movw	r14, r30
    cf78:	88 23       	and	r24, r24
    cf7a:	09 f4       	brne	.+2      	; 0xcf7e <vfprintf+0x5c>
    cf7c:	ad c1       	rjmp	.+858    	; 0xd2d8 <vfprintf+0x3b6>
    cf7e:	85 32       	cpi	r24, 0x25	; 37
    cf80:	39 f4       	brne	.+14     	; 0xcf90 <vfprintf+0x6e>
    cf82:	93 fd       	sbrc	r25, 3
    cf84:	85 91       	lpm	r24, Z+
    cf86:	93 ff       	sbrs	r25, 3
    cf88:	81 91       	ld	r24, Z+
    cf8a:	7f 01       	movw	r14, r30
    cf8c:	85 32       	cpi	r24, 0x25	; 37
    cf8e:	21 f4       	brne	.+8      	; 0xcf98 <vfprintf+0x76>
    cf90:	b6 01       	movw	r22, r12
    cf92:	90 e0       	ldi	r25, 0x00	; 0
    cf94:	29 d6       	rcall	.+3154   	; 0xdbe8 <fputc>
    cf96:	e8 cf       	rjmp	.-48     	; 0xcf68 <vfprintf+0x46>
    cf98:	91 2c       	mov	r9, r1
    cf9a:	21 2c       	mov	r2, r1
    cf9c:	31 2c       	mov	r3, r1
    cf9e:	ff e1       	ldi	r31, 0x1F	; 31
    cfa0:	f3 15       	cp	r31, r3
    cfa2:	d8 f0       	brcs	.+54     	; 0xcfda <vfprintf+0xb8>
    cfa4:	8b 32       	cpi	r24, 0x2B	; 43
    cfa6:	79 f0       	breq	.+30     	; 0xcfc6 <vfprintf+0xa4>
    cfa8:	38 f4       	brcc	.+14     	; 0xcfb8 <vfprintf+0x96>
    cfaa:	80 32       	cpi	r24, 0x20	; 32
    cfac:	79 f0       	breq	.+30     	; 0xcfcc <vfprintf+0xaa>
    cfae:	83 32       	cpi	r24, 0x23	; 35
    cfb0:	a1 f4       	brne	.+40     	; 0xcfda <vfprintf+0xb8>
    cfb2:	23 2d       	mov	r18, r3
    cfb4:	20 61       	ori	r18, 0x10	; 16
    cfb6:	1d c0       	rjmp	.+58     	; 0xcff2 <vfprintf+0xd0>
    cfb8:	8d 32       	cpi	r24, 0x2D	; 45
    cfba:	61 f0       	breq	.+24     	; 0xcfd4 <vfprintf+0xb2>
    cfbc:	80 33       	cpi	r24, 0x30	; 48
    cfbe:	69 f4       	brne	.+26     	; 0xcfda <vfprintf+0xb8>
    cfc0:	23 2d       	mov	r18, r3
    cfc2:	21 60       	ori	r18, 0x01	; 1
    cfc4:	16 c0       	rjmp	.+44     	; 0xcff2 <vfprintf+0xd0>
    cfc6:	83 2d       	mov	r24, r3
    cfc8:	82 60       	ori	r24, 0x02	; 2
    cfca:	38 2e       	mov	r3, r24
    cfcc:	e3 2d       	mov	r30, r3
    cfce:	e4 60       	ori	r30, 0x04	; 4
    cfd0:	3e 2e       	mov	r3, r30
    cfd2:	2a c0       	rjmp	.+84     	; 0xd028 <vfprintf+0x106>
    cfd4:	f3 2d       	mov	r31, r3
    cfd6:	f8 60       	ori	r31, 0x08	; 8
    cfd8:	1d c0       	rjmp	.+58     	; 0xd014 <vfprintf+0xf2>
    cfda:	37 fc       	sbrc	r3, 7
    cfdc:	2d c0       	rjmp	.+90     	; 0xd038 <vfprintf+0x116>
    cfde:	20 ed       	ldi	r18, 0xD0	; 208
    cfe0:	28 0f       	add	r18, r24
    cfe2:	2a 30       	cpi	r18, 0x0A	; 10
    cfe4:	40 f0       	brcs	.+16     	; 0xcff6 <vfprintf+0xd4>
    cfe6:	8e 32       	cpi	r24, 0x2E	; 46
    cfe8:	b9 f4       	brne	.+46     	; 0xd018 <vfprintf+0xf6>
    cfea:	36 fc       	sbrc	r3, 6
    cfec:	75 c1       	rjmp	.+746    	; 0xd2d8 <vfprintf+0x3b6>
    cfee:	23 2d       	mov	r18, r3
    cff0:	20 64       	ori	r18, 0x40	; 64
    cff2:	32 2e       	mov	r3, r18
    cff4:	19 c0       	rjmp	.+50     	; 0xd028 <vfprintf+0x106>
    cff6:	36 fe       	sbrs	r3, 6
    cff8:	06 c0       	rjmp	.+12     	; 0xd006 <vfprintf+0xe4>
    cffa:	8a e0       	ldi	r24, 0x0A	; 10
    cffc:	98 9e       	mul	r9, r24
    cffe:	20 0d       	add	r18, r0
    d000:	11 24       	eor	r1, r1
    d002:	92 2e       	mov	r9, r18
    d004:	11 c0       	rjmp	.+34     	; 0xd028 <vfprintf+0x106>
    d006:	ea e0       	ldi	r30, 0x0A	; 10
    d008:	2e 9e       	mul	r2, r30
    d00a:	20 0d       	add	r18, r0
    d00c:	11 24       	eor	r1, r1
    d00e:	22 2e       	mov	r2, r18
    d010:	f3 2d       	mov	r31, r3
    d012:	f0 62       	ori	r31, 0x20	; 32
    d014:	3f 2e       	mov	r3, r31
    d016:	08 c0       	rjmp	.+16     	; 0xd028 <vfprintf+0x106>
    d018:	8c 36       	cpi	r24, 0x6C	; 108
    d01a:	21 f4       	brne	.+8      	; 0xd024 <vfprintf+0x102>
    d01c:	83 2d       	mov	r24, r3
    d01e:	80 68       	ori	r24, 0x80	; 128
    d020:	38 2e       	mov	r3, r24
    d022:	02 c0       	rjmp	.+4      	; 0xd028 <vfprintf+0x106>
    d024:	88 36       	cpi	r24, 0x68	; 104
    d026:	41 f4       	brne	.+16     	; 0xd038 <vfprintf+0x116>
    d028:	f7 01       	movw	r30, r14
    d02a:	93 fd       	sbrc	r25, 3
    d02c:	85 91       	lpm	r24, Z+
    d02e:	93 ff       	sbrs	r25, 3
    d030:	81 91       	ld	r24, Z+
    d032:	7f 01       	movw	r14, r30
    d034:	81 11       	cpse	r24, r1
    d036:	b3 cf       	rjmp	.-154    	; 0xcf9e <vfprintf+0x7c>
    d038:	98 2f       	mov	r25, r24
    d03a:	9f 7d       	andi	r25, 0xDF	; 223
    d03c:	95 54       	subi	r25, 0x45	; 69
    d03e:	93 30       	cpi	r25, 0x03	; 3
    d040:	28 f4       	brcc	.+10     	; 0xd04c <vfprintf+0x12a>
    d042:	0c 5f       	subi	r16, 0xFC	; 252
    d044:	1f 4f       	sbci	r17, 0xFF	; 255
    d046:	9f e3       	ldi	r25, 0x3F	; 63
    d048:	99 83       	std	Y+1, r25	; 0x01
    d04a:	0d c0       	rjmp	.+26     	; 0xd066 <vfprintf+0x144>
    d04c:	83 36       	cpi	r24, 0x63	; 99
    d04e:	31 f0       	breq	.+12     	; 0xd05c <vfprintf+0x13a>
    d050:	83 37       	cpi	r24, 0x73	; 115
    d052:	71 f0       	breq	.+28     	; 0xd070 <vfprintf+0x14e>
    d054:	83 35       	cpi	r24, 0x53	; 83
    d056:	09 f0       	breq	.+2      	; 0xd05a <vfprintf+0x138>
    d058:	55 c0       	rjmp	.+170    	; 0xd104 <vfprintf+0x1e2>
    d05a:	20 c0       	rjmp	.+64     	; 0xd09c <vfprintf+0x17a>
    d05c:	f8 01       	movw	r30, r16
    d05e:	80 81       	ld	r24, Z
    d060:	89 83       	std	Y+1, r24	; 0x01
    d062:	0e 5f       	subi	r16, 0xFE	; 254
    d064:	1f 4f       	sbci	r17, 0xFF	; 255
    d066:	88 24       	eor	r8, r8
    d068:	83 94       	inc	r8
    d06a:	91 2c       	mov	r9, r1
    d06c:	53 01       	movw	r10, r6
    d06e:	12 c0       	rjmp	.+36     	; 0xd094 <vfprintf+0x172>
    d070:	28 01       	movw	r4, r16
    d072:	f2 e0       	ldi	r31, 0x02	; 2
    d074:	4f 0e       	add	r4, r31
    d076:	51 1c       	adc	r5, r1
    d078:	f8 01       	movw	r30, r16
    d07a:	a0 80       	ld	r10, Z
    d07c:	b1 80       	ldd	r11, Z+1	; 0x01
    d07e:	36 fe       	sbrs	r3, 6
    d080:	03 c0       	rjmp	.+6      	; 0xd088 <vfprintf+0x166>
    d082:	69 2d       	mov	r22, r9
    d084:	70 e0       	ldi	r23, 0x00	; 0
    d086:	02 c0       	rjmp	.+4      	; 0xd08c <vfprintf+0x16a>
    d088:	6f ef       	ldi	r22, 0xFF	; 255
    d08a:	7f ef       	ldi	r23, 0xFF	; 255
    d08c:	c5 01       	movw	r24, r10
    d08e:	63 d5       	rcall	.+2758   	; 0xdb56 <strnlen>
    d090:	4c 01       	movw	r8, r24
    d092:	82 01       	movw	r16, r4
    d094:	f3 2d       	mov	r31, r3
    d096:	ff 77       	andi	r31, 0x7F	; 127
    d098:	3f 2e       	mov	r3, r31
    d09a:	15 c0       	rjmp	.+42     	; 0xd0c6 <vfprintf+0x1a4>
    d09c:	28 01       	movw	r4, r16
    d09e:	22 e0       	ldi	r18, 0x02	; 2
    d0a0:	42 0e       	add	r4, r18
    d0a2:	51 1c       	adc	r5, r1
    d0a4:	f8 01       	movw	r30, r16
    d0a6:	a0 80       	ld	r10, Z
    d0a8:	b1 80       	ldd	r11, Z+1	; 0x01
    d0aa:	36 fe       	sbrs	r3, 6
    d0ac:	03 c0       	rjmp	.+6      	; 0xd0b4 <vfprintf+0x192>
    d0ae:	69 2d       	mov	r22, r9
    d0b0:	70 e0       	ldi	r23, 0x00	; 0
    d0b2:	02 c0       	rjmp	.+4      	; 0xd0b8 <vfprintf+0x196>
    d0b4:	6f ef       	ldi	r22, 0xFF	; 255
    d0b6:	7f ef       	ldi	r23, 0xFF	; 255
    d0b8:	c5 01       	movw	r24, r10
    d0ba:	3b d5       	rcall	.+2678   	; 0xdb32 <strnlen_P>
    d0bc:	4c 01       	movw	r8, r24
    d0be:	f3 2d       	mov	r31, r3
    d0c0:	f0 68       	ori	r31, 0x80	; 128
    d0c2:	3f 2e       	mov	r3, r31
    d0c4:	82 01       	movw	r16, r4
    d0c6:	33 fc       	sbrc	r3, 3
    d0c8:	19 c0       	rjmp	.+50     	; 0xd0fc <vfprintf+0x1da>
    d0ca:	82 2d       	mov	r24, r2
    d0cc:	90 e0       	ldi	r25, 0x00	; 0
    d0ce:	88 16       	cp	r8, r24
    d0d0:	99 06       	cpc	r9, r25
    d0d2:	a0 f4       	brcc	.+40     	; 0xd0fc <vfprintf+0x1da>
    d0d4:	b6 01       	movw	r22, r12
    d0d6:	80 e2       	ldi	r24, 0x20	; 32
    d0d8:	90 e0       	ldi	r25, 0x00	; 0
    d0da:	86 d5       	rcall	.+2828   	; 0xdbe8 <fputc>
    d0dc:	2a 94       	dec	r2
    d0de:	f5 cf       	rjmp	.-22     	; 0xd0ca <vfprintf+0x1a8>
    d0e0:	f5 01       	movw	r30, r10
    d0e2:	37 fc       	sbrc	r3, 7
    d0e4:	85 91       	lpm	r24, Z+
    d0e6:	37 fe       	sbrs	r3, 7
    d0e8:	81 91       	ld	r24, Z+
    d0ea:	5f 01       	movw	r10, r30
    d0ec:	b6 01       	movw	r22, r12
    d0ee:	90 e0       	ldi	r25, 0x00	; 0
    d0f0:	7b d5       	rcall	.+2806   	; 0xdbe8 <fputc>
    d0f2:	21 10       	cpse	r2, r1
    d0f4:	2a 94       	dec	r2
    d0f6:	21 e0       	ldi	r18, 0x01	; 1
    d0f8:	82 1a       	sub	r8, r18
    d0fa:	91 08       	sbc	r9, r1
    d0fc:	81 14       	cp	r8, r1
    d0fe:	91 04       	cpc	r9, r1
    d100:	79 f7       	brne	.-34     	; 0xd0e0 <vfprintf+0x1be>
    d102:	e1 c0       	rjmp	.+450    	; 0xd2c6 <vfprintf+0x3a4>
    d104:	84 36       	cpi	r24, 0x64	; 100
    d106:	11 f0       	breq	.+4      	; 0xd10c <vfprintf+0x1ea>
    d108:	89 36       	cpi	r24, 0x69	; 105
    d10a:	39 f5       	brne	.+78     	; 0xd15a <vfprintf+0x238>
    d10c:	f8 01       	movw	r30, r16
    d10e:	37 fe       	sbrs	r3, 7
    d110:	07 c0       	rjmp	.+14     	; 0xd120 <vfprintf+0x1fe>
    d112:	60 81       	ld	r22, Z
    d114:	71 81       	ldd	r23, Z+1	; 0x01
    d116:	82 81       	ldd	r24, Z+2	; 0x02
    d118:	93 81       	ldd	r25, Z+3	; 0x03
    d11a:	0c 5f       	subi	r16, 0xFC	; 252
    d11c:	1f 4f       	sbci	r17, 0xFF	; 255
    d11e:	08 c0       	rjmp	.+16     	; 0xd130 <vfprintf+0x20e>
    d120:	60 81       	ld	r22, Z
    d122:	71 81       	ldd	r23, Z+1	; 0x01
    d124:	07 2e       	mov	r0, r23
    d126:	00 0c       	add	r0, r0
    d128:	88 0b       	sbc	r24, r24
    d12a:	99 0b       	sbc	r25, r25
    d12c:	0e 5f       	subi	r16, 0xFE	; 254
    d12e:	1f 4f       	sbci	r17, 0xFF	; 255
    d130:	f3 2d       	mov	r31, r3
    d132:	ff 76       	andi	r31, 0x6F	; 111
    d134:	3f 2e       	mov	r3, r31
    d136:	97 ff       	sbrs	r25, 7
    d138:	09 c0       	rjmp	.+18     	; 0xd14c <vfprintf+0x22a>
    d13a:	90 95       	com	r25
    d13c:	80 95       	com	r24
    d13e:	70 95       	com	r23
    d140:	61 95       	neg	r22
    d142:	7f 4f       	sbci	r23, 0xFF	; 255
    d144:	8f 4f       	sbci	r24, 0xFF	; 255
    d146:	9f 4f       	sbci	r25, 0xFF	; 255
    d148:	f0 68       	ori	r31, 0x80	; 128
    d14a:	3f 2e       	mov	r3, r31
    d14c:	2a e0       	ldi	r18, 0x0A	; 10
    d14e:	30 e0       	ldi	r19, 0x00	; 0
    d150:	a3 01       	movw	r20, r6
    d152:	9f d5       	rcall	.+2878   	; 0xdc92 <__ultoa_invert>
    d154:	88 2e       	mov	r8, r24
    d156:	86 18       	sub	r8, r6
    d158:	44 c0       	rjmp	.+136    	; 0xd1e2 <vfprintf+0x2c0>
    d15a:	85 37       	cpi	r24, 0x75	; 117
    d15c:	31 f4       	brne	.+12     	; 0xd16a <vfprintf+0x248>
    d15e:	23 2d       	mov	r18, r3
    d160:	2f 7e       	andi	r18, 0xEF	; 239
    d162:	b2 2e       	mov	r11, r18
    d164:	2a e0       	ldi	r18, 0x0A	; 10
    d166:	30 e0       	ldi	r19, 0x00	; 0
    d168:	25 c0       	rjmp	.+74     	; 0xd1b4 <vfprintf+0x292>
    d16a:	93 2d       	mov	r25, r3
    d16c:	99 7f       	andi	r25, 0xF9	; 249
    d16e:	b9 2e       	mov	r11, r25
    d170:	8f 36       	cpi	r24, 0x6F	; 111
    d172:	c1 f0       	breq	.+48     	; 0xd1a4 <vfprintf+0x282>
    d174:	18 f4       	brcc	.+6      	; 0xd17c <vfprintf+0x25a>
    d176:	88 35       	cpi	r24, 0x58	; 88
    d178:	79 f0       	breq	.+30     	; 0xd198 <vfprintf+0x276>
    d17a:	ae c0       	rjmp	.+348    	; 0xd2d8 <vfprintf+0x3b6>
    d17c:	80 37       	cpi	r24, 0x70	; 112
    d17e:	19 f0       	breq	.+6      	; 0xd186 <vfprintf+0x264>
    d180:	88 37       	cpi	r24, 0x78	; 120
    d182:	21 f0       	breq	.+8      	; 0xd18c <vfprintf+0x26a>
    d184:	a9 c0       	rjmp	.+338    	; 0xd2d8 <vfprintf+0x3b6>
    d186:	e9 2f       	mov	r30, r25
    d188:	e0 61       	ori	r30, 0x10	; 16
    d18a:	be 2e       	mov	r11, r30
    d18c:	b4 fe       	sbrs	r11, 4
    d18e:	0d c0       	rjmp	.+26     	; 0xd1aa <vfprintf+0x288>
    d190:	fb 2d       	mov	r31, r11
    d192:	f4 60       	ori	r31, 0x04	; 4
    d194:	bf 2e       	mov	r11, r31
    d196:	09 c0       	rjmp	.+18     	; 0xd1aa <vfprintf+0x288>
    d198:	34 fe       	sbrs	r3, 4
    d19a:	0a c0       	rjmp	.+20     	; 0xd1b0 <vfprintf+0x28e>
    d19c:	29 2f       	mov	r18, r25
    d19e:	26 60       	ori	r18, 0x06	; 6
    d1a0:	b2 2e       	mov	r11, r18
    d1a2:	06 c0       	rjmp	.+12     	; 0xd1b0 <vfprintf+0x28e>
    d1a4:	28 e0       	ldi	r18, 0x08	; 8
    d1a6:	30 e0       	ldi	r19, 0x00	; 0
    d1a8:	05 c0       	rjmp	.+10     	; 0xd1b4 <vfprintf+0x292>
    d1aa:	20 e1       	ldi	r18, 0x10	; 16
    d1ac:	30 e0       	ldi	r19, 0x00	; 0
    d1ae:	02 c0       	rjmp	.+4      	; 0xd1b4 <vfprintf+0x292>
    d1b0:	20 e1       	ldi	r18, 0x10	; 16
    d1b2:	32 e0       	ldi	r19, 0x02	; 2
    d1b4:	f8 01       	movw	r30, r16
    d1b6:	b7 fe       	sbrs	r11, 7
    d1b8:	07 c0       	rjmp	.+14     	; 0xd1c8 <vfprintf+0x2a6>
    d1ba:	60 81       	ld	r22, Z
    d1bc:	71 81       	ldd	r23, Z+1	; 0x01
    d1be:	82 81       	ldd	r24, Z+2	; 0x02
    d1c0:	93 81       	ldd	r25, Z+3	; 0x03
    d1c2:	0c 5f       	subi	r16, 0xFC	; 252
    d1c4:	1f 4f       	sbci	r17, 0xFF	; 255
    d1c6:	06 c0       	rjmp	.+12     	; 0xd1d4 <vfprintf+0x2b2>
    d1c8:	60 81       	ld	r22, Z
    d1ca:	71 81       	ldd	r23, Z+1	; 0x01
    d1cc:	80 e0       	ldi	r24, 0x00	; 0
    d1ce:	90 e0       	ldi	r25, 0x00	; 0
    d1d0:	0e 5f       	subi	r16, 0xFE	; 254
    d1d2:	1f 4f       	sbci	r17, 0xFF	; 255
    d1d4:	a3 01       	movw	r20, r6
    d1d6:	5d d5       	rcall	.+2746   	; 0xdc92 <__ultoa_invert>
    d1d8:	88 2e       	mov	r8, r24
    d1da:	86 18       	sub	r8, r6
    d1dc:	fb 2d       	mov	r31, r11
    d1de:	ff 77       	andi	r31, 0x7F	; 127
    d1e0:	3f 2e       	mov	r3, r31
    d1e2:	36 fe       	sbrs	r3, 6
    d1e4:	0d c0       	rjmp	.+26     	; 0xd200 <vfprintf+0x2de>
    d1e6:	23 2d       	mov	r18, r3
    d1e8:	2e 7f       	andi	r18, 0xFE	; 254
    d1ea:	a2 2e       	mov	r10, r18
    d1ec:	89 14       	cp	r8, r9
    d1ee:	58 f4       	brcc	.+22     	; 0xd206 <vfprintf+0x2e4>
    d1f0:	34 fe       	sbrs	r3, 4
    d1f2:	0b c0       	rjmp	.+22     	; 0xd20a <vfprintf+0x2e8>
    d1f4:	32 fc       	sbrc	r3, 2
    d1f6:	09 c0       	rjmp	.+18     	; 0xd20a <vfprintf+0x2e8>
    d1f8:	83 2d       	mov	r24, r3
    d1fa:	8e 7e       	andi	r24, 0xEE	; 238
    d1fc:	a8 2e       	mov	r10, r24
    d1fe:	05 c0       	rjmp	.+10     	; 0xd20a <vfprintf+0x2e8>
    d200:	b8 2c       	mov	r11, r8
    d202:	a3 2c       	mov	r10, r3
    d204:	03 c0       	rjmp	.+6      	; 0xd20c <vfprintf+0x2ea>
    d206:	b8 2c       	mov	r11, r8
    d208:	01 c0       	rjmp	.+2      	; 0xd20c <vfprintf+0x2ea>
    d20a:	b9 2c       	mov	r11, r9
    d20c:	a4 fe       	sbrs	r10, 4
    d20e:	0f c0       	rjmp	.+30     	; 0xd22e <vfprintf+0x30c>
    d210:	fe 01       	movw	r30, r28
    d212:	e8 0d       	add	r30, r8
    d214:	f1 1d       	adc	r31, r1
    d216:	80 81       	ld	r24, Z
    d218:	80 33       	cpi	r24, 0x30	; 48
    d21a:	21 f4       	brne	.+8      	; 0xd224 <vfprintf+0x302>
    d21c:	9a 2d       	mov	r25, r10
    d21e:	99 7e       	andi	r25, 0xE9	; 233
    d220:	a9 2e       	mov	r10, r25
    d222:	09 c0       	rjmp	.+18     	; 0xd236 <vfprintf+0x314>
    d224:	a2 fe       	sbrs	r10, 2
    d226:	06 c0       	rjmp	.+12     	; 0xd234 <vfprintf+0x312>
    d228:	b3 94       	inc	r11
    d22a:	b3 94       	inc	r11
    d22c:	04 c0       	rjmp	.+8      	; 0xd236 <vfprintf+0x314>
    d22e:	8a 2d       	mov	r24, r10
    d230:	86 78       	andi	r24, 0x86	; 134
    d232:	09 f0       	breq	.+2      	; 0xd236 <vfprintf+0x314>
    d234:	b3 94       	inc	r11
    d236:	a3 fc       	sbrc	r10, 3
    d238:	10 c0       	rjmp	.+32     	; 0xd25a <vfprintf+0x338>
    d23a:	a0 fe       	sbrs	r10, 0
    d23c:	06 c0       	rjmp	.+12     	; 0xd24a <vfprintf+0x328>
    d23e:	b2 14       	cp	r11, r2
    d240:	80 f4       	brcc	.+32     	; 0xd262 <vfprintf+0x340>
    d242:	28 0c       	add	r2, r8
    d244:	92 2c       	mov	r9, r2
    d246:	9b 18       	sub	r9, r11
    d248:	0d c0       	rjmp	.+26     	; 0xd264 <vfprintf+0x342>
    d24a:	b2 14       	cp	r11, r2
    d24c:	58 f4       	brcc	.+22     	; 0xd264 <vfprintf+0x342>
    d24e:	b6 01       	movw	r22, r12
    d250:	80 e2       	ldi	r24, 0x20	; 32
    d252:	90 e0       	ldi	r25, 0x00	; 0
    d254:	c9 d4       	rcall	.+2450   	; 0xdbe8 <fputc>
    d256:	b3 94       	inc	r11
    d258:	f8 cf       	rjmp	.-16     	; 0xd24a <vfprintf+0x328>
    d25a:	b2 14       	cp	r11, r2
    d25c:	18 f4       	brcc	.+6      	; 0xd264 <vfprintf+0x342>
    d25e:	2b 18       	sub	r2, r11
    d260:	02 c0       	rjmp	.+4      	; 0xd266 <vfprintf+0x344>
    d262:	98 2c       	mov	r9, r8
    d264:	21 2c       	mov	r2, r1
    d266:	a4 fe       	sbrs	r10, 4
    d268:	0f c0       	rjmp	.+30     	; 0xd288 <vfprintf+0x366>
    d26a:	b6 01       	movw	r22, r12
    d26c:	80 e3       	ldi	r24, 0x30	; 48
    d26e:	90 e0       	ldi	r25, 0x00	; 0
    d270:	bb d4       	rcall	.+2422   	; 0xdbe8 <fputc>
    d272:	a2 fe       	sbrs	r10, 2
    d274:	16 c0       	rjmp	.+44     	; 0xd2a2 <vfprintf+0x380>
    d276:	a1 fc       	sbrc	r10, 1
    d278:	03 c0       	rjmp	.+6      	; 0xd280 <vfprintf+0x35e>
    d27a:	88 e7       	ldi	r24, 0x78	; 120
    d27c:	90 e0       	ldi	r25, 0x00	; 0
    d27e:	02 c0       	rjmp	.+4      	; 0xd284 <vfprintf+0x362>
    d280:	88 e5       	ldi	r24, 0x58	; 88
    d282:	90 e0       	ldi	r25, 0x00	; 0
    d284:	b6 01       	movw	r22, r12
    d286:	0c c0       	rjmp	.+24     	; 0xd2a0 <vfprintf+0x37e>
    d288:	8a 2d       	mov	r24, r10
    d28a:	86 78       	andi	r24, 0x86	; 134
    d28c:	51 f0       	breq	.+20     	; 0xd2a2 <vfprintf+0x380>
    d28e:	a1 fe       	sbrs	r10, 1
    d290:	02 c0       	rjmp	.+4      	; 0xd296 <vfprintf+0x374>
    d292:	8b e2       	ldi	r24, 0x2B	; 43
    d294:	01 c0       	rjmp	.+2      	; 0xd298 <vfprintf+0x376>
    d296:	80 e2       	ldi	r24, 0x20	; 32
    d298:	a7 fc       	sbrc	r10, 7
    d29a:	8d e2       	ldi	r24, 0x2D	; 45
    d29c:	b6 01       	movw	r22, r12
    d29e:	90 e0       	ldi	r25, 0x00	; 0
    d2a0:	a3 d4       	rcall	.+2374   	; 0xdbe8 <fputc>
    d2a2:	89 14       	cp	r8, r9
    d2a4:	30 f4       	brcc	.+12     	; 0xd2b2 <vfprintf+0x390>
    d2a6:	b6 01       	movw	r22, r12
    d2a8:	80 e3       	ldi	r24, 0x30	; 48
    d2aa:	90 e0       	ldi	r25, 0x00	; 0
    d2ac:	9d d4       	rcall	.+2362   	; 0xdbe8 <fputc>
    d2ae:	9a 94       	dec	r9
    d2b0:	f8 cf       	rjmp	.-16     	; 0xd2a2 <vfprintf+0x380>
    d2b2:	8a 94       	dec	r8
    d2b4:	f3 01       	movw	r30, r6
    d2b6:	e8 0d       	add	r30, r8
    d2b8:	f1 1d       	adc	r31, r1
    d2ba:	80 81       	ld	r24, Z
    d2bc:	b6 01       	movw	r22, r12
    d2be:	90 e0       	ldi	r25, 0x00	; 0
    d2c0:	93 d4       	rcall	.+2342   	; 0xdbe8 <fputc>
    d2c2:	81 10       	cpse	r8, r1
    d2c4:	f6 cf       	rjmp	.-20     	; 0xd2b2 <vfprintf+0x390>
    d2c6:	22 20       	and	r2, r2
    d2c8:	09 f4       	brne	.+2      	; 0xd2cc <vfprintf+0x3aa>
    d2ca:	4e ce       	rjmp	.-868    	; 0xcf68 <vfprintf+0x46>
    d2cc:	b6 01       	movw	r22, r12
    d2ce:	80 e2       	ldi	r24, 0x20	; 32
    d2d0:	90 e0       	ldi	r25, 0x00	; 0
    d2d2:	8a d4       	rcall	.+2324   	; 0xdbe8 <fputc>
    d2d4:	2a 94       	dec	r2
    d2d6:	f7 cf       	rjmp	.-18     	; 0xd2c6 <vfprintf+0x3a4>
    d2d8:	f6 01       	movw	r30, r12
    d2da:	86 81       	ldd	r24, Z+6	; 0x06
    d2dc:	97 81       	ldd	r25, Z+7	; 0x07
    d2de:	02 c0       	rjmp	.+4      	; 0xd2e4 <vfprintf+0x3c2>
    d2e0:	8f ef       	ldi	r24, 0xFF	; 255
    d2e2:	9f ef       	ldi	r25, 0xFF	; 255
    d2e4:	2b 96       	adiw	r28, 0x0b	; 11
    d2e6:	cd bf       	out	0x3d, r28	; 61
    d2e8:	de bf       	out	0x3e, r29	; 62
    d2ea:	df 91       	pop	r29
    d2ec:	cf 91       	pop	r28
    d2ee:	1f 91       	pop	r17
    d2f0:	0f 91       	pop	r16
    d2f2:	ff 90       	pop	r15
    d2f4:	ef 90       	pop	r14
    d2f6:	df 90       	pop	r13
    d2f8:	cf 90       	pop	r12
    d2fa:	bf 90       	pop	r11
    d2fc:	af 90       	pop	r10
    d2fe:	9f 90       	pop	r9
    d300:	8f 90       	pop	r8
    d302:	7f 90       	pop	r7
    d304:	6f 90       	pop	r6
    d306:	5f 90       	pop	r5
    d308:	4f 90       	pop	r4
    d30a:	3f 90       	pop	r3
    d30c:	2f 90       	pop	r2
    d30e:	08 95       	ret

0000d310 <putval>:
    d310:	20 fd       	sbrc	r18, 0
    d312:	09 c0       	rjmp	.+18     	; 0xd326 <putval+0x16>
    d314:	fc 01       	movw	r30, r24
    d316:	23 fd       	sbrc	r18, 3
    d318:	05 c0       	rjmp	.+10     	; 0xd324 <putval+0x14>
    d31a:	22 ff       	sbrs	r18, 2
    d31c:	02 c0       	rjmp	.+4      	; 0xd322 <putval+0x12>
    d31e:	73 83       	std	Z+3, r23	; 0x03
    d320:	62 83       	std	Z+2, r22	; 0x02
    d322:	51 83       	std	Z+1, r21	; 0x01
    d324:	40 83       	st	Z, r20
    d326:	08 95       	ret

0000d328 <mulacc>:
    d328:	44 fd       	sbrc	r20, 4
    d32a:	17 c0       	rjmp	.+46     	; 0xd35a <mulacc+0x32>
    d32c:	46 fd       	sbrc	r20, 6
    d32e:	17 c0       	rjmp	.+46     	; 0xd35e <mulacc+0x36>
    d330:	ab 01       	movw	r20, r22
    d332:	bc 01       	movw	r22, r24
    d334:	da 01       	movw	r26, r20
    d336:	fb 01       	movw	r30, r22
    d338:	aa 0f       	add	r26, r26
    d33a:	bb 1f       	adc	r27, r27
    d33c:	ee 1f       	adc	r30, r30
    d33e:	ff 1f       	adc	r31, r31
    d340:	10 94       	com	r1
    d342:	d1 f7       	brne	.-12     	; 0xd338 <mulacc+0x10>
    d344:	4a 0f       	add	r20, r26
    d346:	5b 1f       	adc	r21, r27
    d348:	6e 1f       	adc	r22, r30
    d34a:	7f 1f       	adc	r23, r31
    d34c:	cb 01       	movw	r24, r22
    d34e:	ba 01       	movw	r22, r20
    d350:	66 0f       	add	r22, r22
    d352:	77 1f       	adc	r23, r23
    d354:	88 1f       	adc	r24, r24
    d356:	99 1f       	adc	r25, r25
    d358:	09 c0       	rjmp	.+18     	; 0xd36c <mulacc+0x44>
    d35a:	33 e0       	ldi	r19, 0x03	; 3
    d35c:	01 c0       	rjmp	.+2      	; 0xd360 <mulacc+0x38>
    d35e:	34 e0       	ldi	r19, 0x04	; 4
    d360:	66 0f       	add	r22, r22
    d362:	77 1f       	adc	r23, r23
    d364:	88 1f       	adc	r24, r24
    d366:	99 1f       	adc	r25, r25
    d368:	31 50       	subi	r19, 0x01	; 1
    d36a:	d1 f7       	brne	.-12     	; 0xd360 <mulacc+0x38>
    d36c:	62 0f       	add	r22, r18
    d36e:	71 1d       	adc	r23, r1
    d370:	81 1d       	adc	r24, r1
    d372:	91 1d       	adc	r25, r1
    d374:	08 95       	ret

0000d376 <skip_spaces>:
    d376:	0f 93       	push	r16
    d378:	1f 93       	push	r17
    d37a:	cf 93       	push	r28
    d37c:	df 93       	push	r29
    d37e:	8c 01       	movw	r16, r24
    d380:	c8 01       	movw	r24, r16
    d382:	f4 d3       	rcall	.+2024   	; 0xdb6c <fgetc>
    d384:	ec 01       	movw	r28, r24
    d386:	97 fd       	sbrc	r25, 7
    d388:	06 c0       	rjmp	.+12     	; 0xd396 <skip_spaces+0x20>
    d38a:	c0 d3       	rcall	.+1920   	; 0xdb0c <isspace>
    d38c:	89 2b       	or	r24, r25
    d38e:	c1 f7       	brne	.-16     	; 0xd380 <skip_spaces+0xa>
    d390:	b8 01       	movw	r22, r16
    d392:	ce 01       	movw	r24, r28
    d394:	65 d4       	rcall	.+2250   	; 0xdc60 <ungetc>
    d396:	ce 01       	movw	r24, r28
    d398:	df 91       	pop	r29
    d39a:	cf 91       	pop	r28
    d39c:	1f 91       	pop	r17
    d39e:	0f 91       	pop	r16
    d3a0:	08 95       	ret

0000d3a2 <conv_int>:
    d3a2:	8f 92       	push	r8
    d3a4:	9f 92       	push	r9
    d3a6:	af 92       	push	r10
    d3a8:	bf 92       	push	r11
    d3aa:	ef 92       	push	r14
    d3ac:	ff 92       	push	r15
    d3ae:	0f 93       	push	r16
    d3b0:	1f 93       	push	r17
    d3b2:	cf 93       	push	r28
    d3b4:	df 93       	push	r29
    d3b6:	8c 01       	movw	r16, r24
    d3b8:	d6 2f       	mov	r29, r22
    d3ba:	7a 01       	movw	r14, r20
    d3bc:	b2 2e       	mov	r11, r18
    d3be:	d6 d3       	rcall	.+1964   	; 0xdb6c <fgetc>
    d3c0:	9c 01       	movw	r18, r24
    d3c2:	33 27       	eor	r19, r19
    d3c4:	2b 32       	cpi	r18, 0x2B	; 43
    d3c6:	31 05       	cpc	r19, r1
    d3c8:	31 f0       	breq	.+12     	; 0xd3d6 <conv_int+0x34>
    d3ca:	2d 32       	cpi	r18, 0x2D	; 45
    d3cc:	31 05       	cpc	r19, r1
    d3ce:	59 f4       	brne	.+22     	; 0xd3e6 <conv_int+0x44>
    d3d0:	8b 2d       	mov	r24, r11
    d3d2:	80 68       	ori	r24, 0x80	; 128
    d3d4:	b8 2e       	mov	r11, r24
    d3d6:	d1 50       	subi	r29, 0x01	; 1
    d3d8:	11 f4       	brne	.+4      	; 0xd3de <conv_int+0x3c>
    d3da:	80 e0       	ldi	r24, 0x00	; 0
    d3dc:	61 c0       	rjmp	.+194    	; 0xd4a0 <conv_int+0xfe>
    d3de:	c8 01       	movw	r24, r16
    d3e0:	c5 d3       	rcall	.+1930   	; 0xdb6c <fgetc>
    d3e2:	97 fd       	sbrc	r25, 7
    d3e4:	fa cf       	rjmp	.-12     	; 0xd3da <conv_int+0x38>
    d3e6:	cb 2d       	mov	r28, r11
    d3e8:	cd 7f       	andi	r28, 0xFD	; 253
    d3ea:	2b 2d       	mov	r18, r11
    d3ec:	20 73       	andi	r18, 0x30	; 48
    d3ee:	f9 f4       	brne	.+62     	; 0xd42e <conv_int+0x8c>
    d3f0:	80 33       	cpi	r24, 0x30	; 48
    d3f2:	e9 f4       	brne	.+58     	; 0xd42e <conv_int+0x8c>
    d3f4:	aa 24       	eor	r10, r10
    d3f6:	aa 94       	dec	r10
    d3f8:	ad 0e       	add	r10, r29
    d3fa:	09 f4       	brne	.+2      	; 0xd3fe <conv_int+0x5c>
    d3fc:	3e c0       	rjmp	.+124    	; 0xd47a <conv_int+0xd8>
    d3fe:	c8 01       	movw	r24, r16
    d400:	b5 d3       	rcall	.+1898   	; 0xdb6c <fgetc>
    d402:	97 fd       	sbrc	r25, 7
    d404:	3a c0       	rjmp	.+116    	; 0xd47a <conv_int+0xd8>
    d406:	9c 01       	movw	r18, r24
    d408:	2f 7d       	andi	r18, 0xDF	; 223
    d40a:	33 27       	eor	r19, r19
    d40c:	28 35       	cpi	r18, 0x58	; 88
    d40e:	31 05       	cpc	r19, r1
    d410:	41 f4       	brne	.+16     	; 0xd422 <conv_int+0x80>
    d412:	c2 64       	ori	r28, 0x42	; 66
    d414:	d2 50       	subi	r29, 0x02	; 2
    d416:	89 f1       	breq	.+98     	; 0xd47a <conv_int+0xd8>
    d418:	c8 01       	movw	r24, r16
    d41a:	a8 d3       	rcall	.+1872   	; 0xdb6c <fgetc>
    d41c:	97 ff       	sbrs	r25, 7
    d41e:	07 c0       	rjmp	.+14     	; 0xd42e <conv_int+0x8c>
    d420:	2c c0       	rjmp	.+88     	; 0xd47a <conv_int+0xd8>
    d422:	b6 fe       	sbrs	r11, 6
    d424:	02 c0       	rjmp	.+4      	; 0xd42a <conv_int+0x88>
    d426:	c2 60       	ori	r28, 0x02	; 2
    d428:	01 c0       	rjmp	.+2      	; 0xd42c <conv_int+0x8a>
    d42a:	c2 61       	ori	r28, 0x12	; 18
    d42c:	da 2d       	mov	r29, r10
    d42e:	81 2c       	mov	r8, r1
    d430:	91 2c       	mov	r9, r1
    d432:	54 01       	movw	r10, r8
    d434:	20 ed       	ldi	r18, 0xD0	; 208
    d436:	28 0f       	add	r18, r24
    d438:	28 30       	cpi	r18, 0x08	; 8
    d43a:	78 f0       	brcs	.+30     	; 0xd45a <conv_int+0xb8>
    d43c:	c4 ff       	sbrs	r28, 4
    d43e:	03 c0       	rjmp	.+6      	; 0xd446 <conv_int+0xa4>
    d440:	b8 01       	movw	r22, r16
    d442:	0e d4       	rcall	.+2076   	; 0xdc60 <ungetc>
    d444:	17 c0       	rjmp	.+46     	; 0xd474 <conv_int+0xd2>
    d446:	2a 30       	cpi	r18, 0x0A	; 10
    d448:	40 f0       	brcs	.+16     	; 0xd45a <conv_int+0xb8>
    d44a:	c6 ff       	sbrs	r28, 6
    d44c:	f9 cf       	rjmp	.-14     	; 0xd440 <conv_int+0x9e>
    d44e:	2f 7d       	andi	r18, 0xDF	; 223
    d450:	3f ee       	ldi	r19, 0xEF	; 239
    d452:	32 0f       	add	r19, r18
    d454:	36 30       	cpi	r19, 0x06	; 6
    d456:	a0 f7       	brcc	.-24     	; 0xd440 <conv_int+0x9e>
    d458:	27 50       	subi	r18, 0x07	; 7
    d45a:	4c 2f       	mov	r20, r28
    d45c:	c5 01       	movw	r24, r10
    d45e:	b4 01       	movw	r22, r8
    d460:	63 df       	rcall	.-314    	; 0xd328 <mulacc>
    d462:	4b 01       	movw	r8, r22
    d464:	5c 01       	movw	r10, r24
    d466:	c2 60       	ori	r28, 0x02	; 2
    d468:	d1 50       	subi	r29, 0x01	; 1
    d46a:	51 f0       	breq	.+20     	; 0xd480 <conv_int+0xde>
    d46c:	c8 01       	movw	r24, r16
    d46e:	7e d3       	rcall	.+1788   	; 0xdb6c <fgetc>
    d470:	97 ff       	sbrs	r25, 7
    d472:	e0 cf       	rjmp	.-64     	; 0xd434 <conv_int+0x92>
    d474:	c1 fd       	sbrc	r28, 1
    d476:	04 c0       	rjmp	.+8      	; 0xd480 <conv_int+0xde>
    d478:	b0 cf       	rjmp	.-160    	; 0xd3da <conv_int+0x38>
    d47a:	81 2c       	mov	r8, r1
    d47c:	91 2c       	mov	r9, r1
    d47e:	54 01       	movw	r10, r8
    d480:	c7 ff       	sbrs	r28, 7
    d482:	08 c0       	rjmp	.+16     	; 0xd494 <conv_int+0xf2>
    d484:	b0 94       	com	r11
    d486:	a0 94       	com	r10
    d488:	90 94       	com	r9
    d48a:	80 94       	com	r8
    d48c:	81 1c       	adc	r8, r1
    d48e:	91 1c       	adc	r9, r1
    d490:	a1 1c       	adc	r10, r1
    d492:	b1 1c       	adc	r11, r1
    d494:	2c 2f       	mov	r18, r28
    d496:	b5 01       	movw	r22, r10
    d498:	a4 01       	movw	r20, r8
    d49a:	c7 01       	movw	r24, r14
    d49c:	39 df       	rcall	.-398    	; 0xd310 <putval>
    d49e:	81 e0       	ldi	r24, 0x01	; 1
    d4a0:	df 91       	pop	r29
    d4a2:	cf 91       	pop	r28
    d4a4:	1f 91       	pop	r17
    d4a6:	0f 91       	pop	r16
    d4a8:	ff 90       	pop	r15
    d4aa:	ef 90       	pop	r14
    d4ac:	bf 90       	pop	r11
    d4ae:	af 90       	pop	r10
    d4b0:	9f 90       	pop	r9
    d4b2:	8f 90       	pop	r8
    d4b4:	08 95       	ret

0000d4b6 <conv_brk>:
    d4b6:	5f 92       	push	r5
    d4b8:	6f 92       	push	r6
    d4ba:	7f 92       	push	r7
    d4bc:	8f 92       	push	r8
    d4be:	9f 92       	push	r9
    d4c0:	af 92       	push	r10
    d4c2:	bf 92       	push	r11
    d4c4:	cf 92       	push	r12
    d4c6:	df 92       	push	r13
    d4c8:	ef 92       	push	r14
    d4ca:	ff 92       	push	r15
    d4cc:	0f 93       	push	r16
    d4ce:	1f 93       	push	r17
    d4d0:	cf 93       	push	r28
    d4d2:	df 93       	push	r29
    d4d4:	cd b7       	in	r28, 0x3d	; 61
    d4d6:	de b7       	in	r29, 0x3e	; 62
    d4d8:	a0 97       	sbiw	r28, 0x20	; 32
    d4da:	cd bf       	out	0x3d, r28	; 61
    d4dc:	de bf       	out	0x3e, r29	; 62
    d4de:	5c 01       	movw	r10, r24
    d4e0:	96 2e       	mov	r9, r22
    d4e2:	7a 01       	movw	r14, r20
    d4e4:	f9 01       	movw	r30, r18
    d4e6:	8e 01       	movw	r16, r28
    d4e8:	0f 5f       	subi	r16, 0xFF	; 255
    d4ea:	1f 4f       	sbci	r17, 0xFF	; 255
    d4ec:	68 01       	movw	r12, r16
    d4ee:	80 e2       	ldi	r24, 0x20	; 32
    d4f0:	d8 01       	movw	r26, r16
    d4f2:	1d 92       	st	X+, r1
    d4f4:	8a 95       	dec	r24
    d4f6:	e9 f7       	brne	.-6      	; 0xd4f2 <conv_brk+0x3c>
    d4f8:	d5 01       	movw	r26, r10
    d4fa:	13 96       	adiw	r26, 0x03	; 3
    d4fc:	8c 90       	ld	r8, X
    d4fe:	80 e0       	ldi	r24, 0x00	; 0
    d500:	90 e0       	ldi	r25, 0x00	; 0
    d502:	61 2c       	mov	r6, r1
    d504:	71 2c       	mov	r7, r1
    d506:	30 e0       	ldi	r19, 0x00	; 0
    d508:	61 e0       	ldi	r22, 0x01	; 1
    d50a:	70 e0       	ldi	r23, 0x00	; 0
    d50c:	83 fc       	sbrc	r8, 3
    d50e:	25 91       	lpm	r18, Z+
    d510:	83 fe       	sbrs	r8, 3
    d512:	21 91       	ld	r18, Z+
    d514:	8f 01       	movw	r16, r30
    d516:	52 2e       	mov	r5, r18
    d518:	21 11       	cpse	r18, r1
    d51a:	03 c0       	rjmp	.+6      	; 0xd522 <conv_brk+0x6c>
    d51c:	80 e0       	ldi	r24, 0x00	; 0
    d51e:	90 e0       	ldi	r25, 0x00	; 0
    d520:	90 c0       	rjmp	.+288    	; 0xd642 <conv_brk+0x18c>
    d522:	2e 35       	cpi	r18, 0x5E	; 94
    d524:	11 f4       	brne	.+4      	; 0xd52a <conv_brk+0x74>
    d526:	00 97       	sbiw	r24, 0x00	; 0
    d528:	51 f1       	breq	.+84     	; 0xd57e <conv_brk+0xc8>
    d52a:	43 2f       	mov	r20, r19
    d52c:	50 e0       	ldi	r21, 0x00	; 0
    d52e:	48 17       	cp	r20, r24
    d530:	59 07       	cpc	r21, r25
    d532:	3c f4       	brge	.+14     	; 0xd542 <conv_brk+0x8c>
    d534:	2d 35       	cpi	r18, 0x5D	; 93
    d536:	59 f1       	breq	.+86     	; 0xd58e <conv_brk+0xd8>
    d538:	2d 32       	cpi	r18, 0x2D	; 45
    d53a:	19 f4       	brne	.+6      	; 0xd542 <conv_brk+0x8c>
    d53c:	77 20       	and	r7, r7
    d53e:	09 f1       	breq	.+66     	; 0xd582 <conv_brk+0xcc>
    d540:	03 c0       	rjmp	.+6      	; 0xd548 <conv_brk+0x92>
    d542:	77 20       	and	r7, r7
    d544:	09 f4       	brne	.+2      	; 0xd548 <conv_brk+0x92>
    d546:	68 c0       	rjmp	.+208    	; 0xd618 <conv_brk+0x162>
    d548:	45 2d       	mov	r20, r5
    d54a:	46 95       	lsr	r20
    d54c:	46 95       	lsr	r20
    d54e:	46 95       	lsr	r20
    d550:	d6 01       	movw	r26, r12
    d552:	a4 0f       	add	r26, r20
    d554:	b1 1d       	adc	r27, r1
    d556:	45 2d       	mov	r20, r5
    d558:	47 70       	andi	r20, 0x07	; 7
    d55a:	8b 01       	movw	r16, r22
    d55c:	02 c0       	rjmp	.+4      	; 0xd562 <conv_brk+0xac>
    d55e:	00 0f       	add	r16, r16
    d560:	11 1f       	adc	r17, r17
    d562:	4a 95       	dec	r20
    d564:	e2 f7       	brpl	.-8      	; 0xd55e <conv_brk+0xa8>
    d566:	a8 01       	movw	r20, r16
    d568:	5c 91       	ld	r21, X
    d56a:	45 2b       	or	r20, r21
    d56c:	4c 93       	st	X, r20
    d56e:	65 14       	cp	r6, r5
    d570:	59 f0       	breq	.+22     	; 0xd588 <conv_brk+0xd2>
    d572:	56 14       	cp	r5, r6
    d574:	10 f4       	brcc	.+4      	; 0xd57a <conv_brk+0xc4>
    d576:	53 94       	inc	r5
    d578:	e7 cf       	rjmp	.-50     	; 0xd548 <conv_brk+0x92>
    d57a:	5a 94       	dec	r5
    d57c:	e5 cf       	rjmp	.-54     	; 0xd548 <conv_brk+0x92>
    d57e:	31 e0       	ldi	r19, 0x01	; 1
    d580:	04 c0       	rjmp	.+8      	; 0xd58a <conv_brk+0xd4>
    d582:	77 24       	eor	r7, r7
    d584:	73 94       	inc	r7
    d586:	01 c0       	rjmp	.+2      	; 0xd58a <conv_brk+0xd4>
    d588:	71 2c       	mov	r7, r1
    d58a:	01 96       	adiw	r24, 0x01	; 1
    d58c:	bf cf       	rjmp	.-130    	; 0xd50c <conv_brk+0x56>
    d58e:	77 20       	and	r7, r7
    d590:	19 f0       	breq	.+6      	; 0xd598 <conv_brk+0xe2>
    d592:	8e 81       	ldd	r24, Y+6	; 0x06
    d594:	80 62       	ori	r24, 0x20	; 32
    d596:	8e 83       	std	Y+6, r24	; 0x06
    d598:	31 11       	cpse	r19, r1
    d59a:	03 c0       	rjmp	.+6      	; 0xd5a2 <conv_brk+0xec>
    d59c:	88 24       	eor	r8, r8
    d59e:	83 94       	inc	r8
    d5a0:	17 c0       	rjmp	.+46     	; 0xd5d0 <conv_brk+0x11a>
    d5a2:	f6 01       	movw	r30, r12
    d5a4:	9e 01       	movw	r18, r28
    d5a6:	2f 5d       	subi	r18, 0xDF	; 223
    d5a8:	3f 4f       	sbci	r19, 0xFF	; 255
    d5aa:	80 81       	ld	r24, Z
    d5ac:	80 95       	com	r24
    d5ae:	81 93       	st	Z+, r24
    d5b0:	2e 17       	cp	r18, r30
    d5b2:	3f 07       	cpc	r19, r31
    d5b4:	d1 f7       	brne	.-12     	; 0xd5aa <conv_brk+0xf4>
    d5b6:	f2 cf       	rjmp	.-28     	; 0xd59c <conv_brk+0xe6>
    d5b8:	e1 14       	cp	r14, r1
    d5ba:	f1 04       	cpc	r15, r1
    d5bc:	29 f0       	breq	.+10     	; 0xd5c8 <conv_brk+0x112>
    d5be:	d7 01       	movw	r26, r14
    d5c0:	8c 93       	st	X, r24
    d5c2:	f7 01       	movw	r30, r14
    d5c4:	31 96       	adiw	r30, 0x01	; 1
    d5c6:	7f 01       	movw	r14, r30
    d5c8:	9a 94       	dec	r9
    d5ca:	81 2c       	mov	r8, r1
    d5cc:	99 20       	and	r9, r9
    d5ce:	e9 f0       	breq	.+58     	; 0xd60a <conv_brk+0x154>
    d5d0:	c5 01       	movw	r24, r10
    d5d2:	cc d2       	rcall	.+1432   	; 0xdb6c <fgetc>
    d5d4:	97 fd       	sbrc	r25, 7
    d5d6:	17 c0       	rjmp	.+46     	; 0xd606 <conv_brk+0x150>
    d5d8:	fc 01       	movw	r30, r24
    d5da:	ff 27       	eor	r31, r31
    d5dc:	23 e0       	ldi	r18, 0x03	; 3
    d5de:	f5 95       	asr	r31
    d5e0:	e7 95       	ror	r30
    d5e2:	2a 95       	dec	r18
    d5e4:	e1 f7       	brne	.-8      	; 0xd5de <conv_brk+0x128>
    d5e6:	ec 0d       	add	r30, r12
    d5e8:	fd 1d       	adc	r31, r13
    d5ea:	20 81       	ld	r18, Z
    d5ec:	30 e0       	ldi	r19, 0x00	; 0
    d5ee:	ac 01       	movw	r20, r24
    d5f0:	47 70       	andi	r20, 0x07	; 7
    d5f2:	55 27       	eor	r21, r21
    d5f4:	02 c0       	rjmp	.+4      	; 0xd5fa <conv_brk+0x144>
    d5f6:	35 95       	asr	r19
    d5f8:	27 95       	ror	r18
    d5fa:	4a 95       	dec	r20
    d5fc:	e2 f7       	brpl	.-8      	; 0xd5f6 <conv_brk+0x140>
    d5fe:	20 fd       	sbrc	r18, 0
    d600:	db cf       	rjmp	.-74     	; 0xd5b8 <conv_brk+0x102>
    d602:	b5 01       	movw	r22, r10
    d604:	2d d3       	rcall	.+1626   	; 0xdc60 <ungetc>
    d606:	81 10       	cpse	r8, r1
    d608:	89 cf       	rjmp	.-238    	; 0xd51c <conv_brk+0x66>
    d60a:	e1 14       	cp	r14, r1
    d60c:	f1 04       	cpc	r15, r1
    d60e:	11 f0       	breq	.+4      	; 0xd614 <conv_brk+0x15e>
    d610:	d7 01       	movw	r26, r14
    d612:	1c 92       	st	X, r1
    d614:	c8 01       	movw	r24, r16
    d616:	15 c0       	rjmp	.+42     	; 0xd642 <conv_brk+0x18c>
    d618:	42 2f       	mov	r20, r18
    d61a:	46 95       	lsr	r20
    d61c:	46 95       	lsr	r20
    d61e:	46 95       	lsr	r20
    d620:	d6 01       	movw	r26, r12
    d622:	a4 0f       	add	r26, r20
    d624:	b1 1d       	adc	r27, r1
    d626:	42 2f       	mov	r20, r18
    d628:	47 70       	andi	r20, 0x07	; 7
    d62a:	8b 01       	movw	r16, r22
    d62c:	02 c0       	rjmp	.+4      	; 0xd632 <conv_brk+0x17c>
    d62e:	00 0f       	add	r16, r16
    d630:	11 1f       	adc	r17, r17
    d632:	4a 95       	dec	r20
    d634:	e2 f7       	brpl	.-8      	; 0xd62e <conv_brk+0x178>
    d636:	a8 01       	movw	r20, r16
    d638:	5c 91       	ld	r21, X
    d63a:	45 2b       	or	r20, r21
    d63c:	4c 93       	st	X, r20
    d63e:	62 2e       	mov	r6, r18
    d640:	a4 cf       	rjmp	.-184    	; 0xd58a <conv_brk+0xd4>
    d642:	a0 96       	adiw	r28, 0x20	; 32
    d644:	cd bf       	out	0x3d, r28	; 61
    d646:	de bf       	out	0x3e, r29	; 62
    d648:	df 91       	pop	r29
    d64a:	cf 91       	pop	r28
    d64c:	1f 91       	pop	r17
    d64e:	0f 91       	pop	r16
    d650:	ff 90       	pop	r15
    d652:	ef 90       	pop	r14
    d654:	df 90       	pop	r13
    d656:	cf 90       	pop	r12
    d658:	bf 90       	pop	r11
    d65a:	af 90       	pop	r10
    d65c:	9f 90       	pop	r9
    d65e:	8f 90       	pop	r8
    d660:	7f 90       	pop	r7
    d662:	6f 90       	pop	r6
    d664:	5f 90       	pop	r5
    d666:	08 95       	ret

0000d668 <vfscanf>:
    d668:	5f 92       	push	r5
    d66a:	6f 92       	push	r6
    d66c:	7f 92       	push	r7
    d66e:	8f 92       	push	r8
    d670:	9f 92       	push	r9
    d672:	af 92       	push	r10
    d674:	bf 92       	push	r11
    d676:	cf 92       	push	r12
    d678:	df 92       	push	r13
    d67a:	ef 92       	push	r14
    d67c:	ff 92       	push	r15
    d67e:	0f 93       	push	r16
    d680:	1f 93       	push	r17
    d682:	cf 93       	push	r28
    d684:	df 93       	push	r29
    d686:	6c 01       	movw	r12, r24
    d688:	eb 01       	movw	r28, r22
    d68a:	5a 01       	movw	r10, r20
    d68c:	fc 01       	movw	r30, r24
    d68e:	16 82       	std	Z+6, r1	; 0x06
    d690:	17 82       	std	Z+7, r1	; 0x07
    d692:	51 2c       	mov	r5, r1
    d694:	f6 01       	movw	r30, r12
    d696:	e3 80       	ldd	r14, Z+3	; 0x03
    d698:	fe 01       	movw	r30, r28
    d69a:	e3 fc       	sbrc	r14, 3
    d69c:	85 91       	lpm	r24, Z+
    d69e:	e3 fe       	sbrs	r14, 3
    d6a0:	81 91       	ld	r24, Z+
    d6a2:	18 2f       	mov	r17, r24
    d6a4:	ef 01       	movw	r28, r30
    d6a6:	88 23       	and	r24, r24
    d6a8:	09 f4       	brne	.+2      	; 0xd6ac <vfscanf+0x44>
    d6aa:	e0 c0       	rjmp	.+448    	; 0xd86c <vfscanf+0x204>
    d6ac:	90 e0       	ldi	r25, 0x00	; 0
    d6ae:	2e d2       	rcall	.+1116   	; 0xdb0c <isspace>
    d6b0:	89 2b       	or	r24, r25
    d6b2:	19 f0       	breq	.+6      	; 0xd6ba <vfscanf+0x52>
    d6b4:	c6 01       	movw	r24, r12
    d6b6:	5f de       	rcall	.-834    	; 0xd376 <skip_spaces>
    d6b8:	ed cf       	rjmp	.-38     	; 0xd694 <vfscanf+0x2c>
    d6ba:	15 32       	cpi	r17, 0x25	; 37
    d6bc:	41 f4       	brne	.+16     	; 0xd6ce <vfscanf+0x66>
    d6be:	fe 01       	movw	r30, r28
    d6c0:	e3 fc       	sbrc	r14, 3
    d6c2:	15 91       	lpm	r17, Z+
    d6c4:	e3 fe       	sbrs	r14, 3
    d6c6:	11 91       	ld	r17, Z+
    d6c8:	ef 01       	movw	r28, r30
    d6ca:	15 32       	cpi	r17, 0x25	; 37
    d6cc:	71 f4       	brne	.+28     	; 0xd6ea <vfscanf+0x82>
    d6ce:	c6 01       	movw	r24, r12
    d6d0:	4d d2       	rcall	.+1178   	; 0xdb6c <fgetc>
    d6d2:	97 fd       	sbrc	r25, 7
    d6d4:	c9 c0       	rjmp	.+402    	; 0xd868 <vfscanf+0x200>
    d6d6:	41 2f       	mov	r20, r17
    d6d8:	50 e0       	ldi	r21, 0x00	; 0
    d6da:	9c 01       	movw	r18, r24
    d6dc:	33 27       	eor	r19, r19
    d6de:	24 17       	cp	r18, r20
    d6e0:	35 07       	cpc	r19, r21
    d6e2:	c1 f2       	breq	.-80     	; 0xd694 <vfscanf+0x2c>
    d6e4:	b6 01       	movw	r22, r12
    d6e6:	bc d2       	rcall	.+1400   	; 0xdc60 <ungetc>
    d6e8:	c1 c0       	rjmp	.+386    	; 0xd86c <vfscanf+0x204>
    d6ea:	1a 32       	cpi	r17, 0x2A	; 42
    d6ec:	39 f4       	brne	.+14     	; 0xd6fc <vfscanf+0x94>
    d6ee:	e3 fc       	sbrc	r14, 3
    d6f0:	15 91       	lpm	r17, Z+
    d6f2:	e3 fe       	sbrs	r14, 3
    d6f4:	11 91       	ld	r17, Z+
    d6f6:	ef 01       	movw	r28, r30
    d6f8:	01 e0       	ldi	r16, 0x01	; 1
    d6fa:	01 c0       	rjmp	.+2      	; 0xd6fe <vfscanf+0x96>
    d6fc:	00 e0       	ldi	r16, 0x00	; 0
    d6fe:	f1 2c       	mov	r15, r1
    d700:	20 ed       	ldi	r18, 0xD0	; 208
    d702:	21 0f       	add	r18, r17
    d704:	2a 30       	cpi	r18, 0x0A	; 10
    d706:	78 f4       	brcc	.+30     	; 0xd726 <vfscanf+0xbe>
    d708:	02 60       	ori	r16, 0x02	; 2
    d70a:	6f 2d       	mov	r22, r15
    d70c:	70 e0       	ldi	r23, 0x00	; 0
    d70e:	80 e0       	ldi	r24, 0x00	; 0
    d710:	90 e0       	ldi	r25, 0x00	; 0
    d712:	40 e2       	ldi	r20, 0x20	; 32
    d714:	09 de       	rcall	.-1006   	; 0xd328 <mulacc>
    d716:	f6 2e       	mov	r15, r22
    d718:	fe 01       	movw	r30, r28
    d71a:	e3 fc       	sbrc	r14, 3
    d71c:	15 91       	lpm	r17, Z+
    d71e:	e3 fe       	sbrs	r14, 3
    d720:	11 91       	ld	r17, Z+
    d722:	ef 01       	movw	r28, r30
    d724:	ed cf       	rjmp	.-38     	; 0xd700 <vfscanf+0x98>
    d726:	01 ff       	sbrs	r16, 1
    d728:	03 c0       	rjmp	.+6      	; 0xd730 <vfscanf+0xc8>
    d72a:	f1 10       	cpse	r15, r1
    d72c:	03 c0       	rjmp	.+6      	; 0xd734 <vfscanf+0xcc>
    d72e:	9e c0       	rjmp	.+316    	; 0xd86c <vfscanf+0x204>
    d730:	ff 24       	eor	r15, r15
    d732:	fa 94       	dec	r15
    d734:	18 36       	cpi	r17, 0x68	; 104
    d736:	19 f0       	breq	.+6      	; 0xd73e <vfscanf+0xd6>
    d738:	1c 36       	cpi	r17, 0x6C	; 108
    d73a:	51 f0       	breq	.+20     	; 0xd750 <vfscanf+0xe8>
    d73c:	10 c0       	rjmp	.+32     	; 0xd75e <vfscanf+0xf6>
    d73e:	fe 01       	movw	r30, r28
    d740:	e3 fc       	sbrc	r14, 3
    d742:	15 91       	lpm	r17, Z+
    d744:	e3 fe       	sbrs	r14, 3
    d746:	11 91       	ld	r17, Z+
    d748:	ef 01       	movw	r28, r30
    d74a:	18 36       	cpi	r17, 0x68	; 104
    d74c:	41 f4       	brne	.+16     	; 0xd75e <vfscanf+0xf6>
    d74e:	08 60       	ori	r16, 0x08	; 8
    d750:	04 60       	ori	r16, 0x04	; 4
    d752:	fe 01       	movw	r30, r28
    d754:	e3 fc       	sbrc	r14, 3
    d756:	15 91       	lpm	r17, Z+
    d758:	e3 fe       	sbrs	r14, 3
    d75a:	11 91       	ld	r17, Z+
    d75c:	ef 01       	movw	r28, r30
    d75e:	11 23       	and	r17, r17
    d760:	09 f4       	brne	.+2      	; 0xd764 <vfscanf+0xfc>
    d762:	84 c0       	rjmp	.+264    	; 0xd86c <vfscanf+0x204>
    d764:	61 2f       	mov	r22, r17
    d766:	70 e0       	ldi	r23, 0x00	; 0
    d768:	88 eb       	ldi	r24, 0xB8	; 184
    d76a:	92 e0       	ldi	r25, 0x02	; 2
    d76c:	d7 d1       	rcall	.+942    	; 0xdb1c <strchr_P>
    d76e:	89 2b       	or	r24, r25
    d770:	09 f4       	brne	.+2      	; 0xd774 <vfscanf+0x10c>
    d772:	7c c0       	rjmp	.+248    	; 0xd86c <vfscanf+0x204>
    d774:	00 fd       	sbrc	r16, 0
    d776:	07 c0       	rjmp	.+14     	; 0xd786 <vfscanf+0x11e>
    d778:	f5 01       	movw	r30, r10
    d77a:	80 80       	ld	r8, Z
    d77c:	91 80       	ldd	r9, Z+1	; 0x01
    d77e:	c5 01       	movw	r24, r10
    d780:	02 96       	adiw	r24, 0x02	; 2
    d782:	5c 01       	movw	r10, r24
    d784:	02 c0       	rjmp	.+4      	; 0xd78a <vfscanf+0x122>
    d786:	81 2c       	mov	r8, r1
    d788:	91 2c       	mov	r9, r1
    d78a:	1e 36       	cpi	r17, 0x6E	; 110
    d78c:	49 f4       	brne	.+18     	; 0xd7a0 <vfscanf+0x138>
    d78e:	f6 01       	movw	r30, r12
    d790:	46 81       	ldd	r20, Z+6	; 0x06
    d792:	57 81       	ldd	r21, Z+7	; 0x07
    d794:	60 e0       	ldi	r22, 0x00	; 0
    d796:	70 e0       	ldi	r23, 0x00	; 0
    d798:	20 2f       	mov	r18, r16
    d79a:	c4 01       	movw	r24, r8
    d79c:	b9 dd       	rcall	.-1166   	; 0xd310 <putval>
    d79e:	7a cf       	rjmp	.-268    	; 0xd694 <vfscanf+0x2c>
    d7a0:	13 36       	cpi	r17, 0x63	; 99
    d7a2:	a1 f4       	brne	.+40     	; 0xd7cc <vfscanf+0x164>
    d7a4:	01 fd       	sbrc	r16, 1
    d7a6:	02 c0       	rjmp	.+4      	; 0xd7ac <vfscanf+0x144>
    d7a8:	ff 24       	eor	r15, r15
    d7aa:	f3 94       	inc	r15
    d7ac:	c6 01       	movw	r24, r12
    d7ae:	de d1       	rcall	.+956    	; 0xdb6c <fgetc>
    d7b0:	97 fd       	sbrc	r25, 7
    d7b2:	5a c0       	rjmp	.+180    	; 0xd868 <vfscanf+0x200>
    d7b4:	81 14       	cp	r8, r1
    d7b6:	91 04       	cpc	r9, r1
    d7b8:	29 f0       	breq	.+10     	; 0xd7c4 <vfscanf+0x15c>
    d7ba:	f4 01       	movw	r30, r8
    d7bc:	80 83       	st	Z, r24
    d7be:	c4 01       	movw	r24, r8
    d7c0:	01 96       	adiw	r24, 0x01	; 1
    d7c2:	4c 01       	movw	r8, r24
    d7c4:	fa 94       	dec	r15
    d7c6:	f1 10       	cpse	r15, r1
    d7c8:	f1 cf       	rjmp	.-30     	; 0xd7ac <vfscanf+0x144>
    d7ca:	4a c0       	rjmp	.+148    	; 0xd860 <vfscanf+0x1f8>
    d7cc:	1b 35       	cpi	r17, 0x5B	; 91
    d7ce:	51 f4       	brne	.+20     	; 0xd7e4 <vfscanf+0x17c>
    d7d0:	9e 01       	movw	r18, r28
    d7d2:	a4 01       	movw	r20, r8
    d7d4:	6f 2d       	mov	r22, r15
    d7d6:	c6 01       	movw	r24, r12
    d7d8:	6e de       	rcall	.-804    	; 0xd4b6 <conv_brk>
    d7da:	ec 01       	movw	r28, r24
    d7dc:	89 2b       	or	r24, r25
    d7de:	09 f0       	breq	.+2      	; 0xd7e2 <vfscanf+0x17a>
    d7e0:	3f c0       	rjmp	.+126    	; 0xd860 <vfscanf+0x1f8>
    d7e2:	39 c0       	rjmp	.+114    	; 0xd856 <vfscanf+0x1ee>
    d7e4:	c6 01       	movw	r24, r12
    d7e6:	c7 dd       	rcall	.-1138   	; 0xd376 <skip_spaces>
    d7e8:	97 fd       	sbrc	r25, 7
    d7ea:	3e c0       	rjmp	.+124    	; 0xd868 <vfscanf+0x200>
    d7ec:	1f 36       	cpi	r17, 0x6F	; 111
    d7ee:	49 f1       	breq	.+82     	; 0xd842 <vfscanf+0x1da>
    d7f0:	28 f4       	brcc	.+10     	; 0xd7fc <vfscanf+0x194>
    d7f2:	14 36       	cpi	r17, 0x64	; 100
    d7f4:	21 f1       	breq	.+72     	; 0xd83e <vfscanf+0x1d6>
    d7f6:	19 36       	cpi	r17, 0x69	; 105
    d7f8:	39 f1       	breq	.+78     	; 0xd848 <vfscanf+0x1e0>
    d7fa:	25 c0       	rjmp	.+74     	; 0xd846 <vfscanf+0x1de>
    d7fc:	13 37       	cpi	r17, 0x73	; 115
    d7fe:	71 f0       	breq	.+28     	; 0xd81c <vfscanf+0x1b4>
    d800:	15 37       	cpi	r17, 0x75	; 117
    d802:	e9 f0       	breq	.+58     	; 0xd83e <vfscanf+0x1d6>
    d804:	20 c0       	rjmp	.+64     	; 0xd846 <vfscanf+0x1de>
    d806:	81 14       	cp	r8, r1
    d808:	91 04       	cpc	r9, r1
    d80a:	29 f0       	breq	.+10     	; 0xd816 <vfscanf+0x1ae>
    d80c:	f4 01       	movw	r30, r8
    d80e:	60 82       	st	Z, r6
    d810:	c4 01       	movw	r24, r8
    d812:	01 96       	adiw	r24, 0x01	; 1
    d814:	4c 01       	movw	r8, r24
    d816:	fa 94       	dec	r15
    d818:	ff 20       	and	r15, r15
    d81a:	59 f0       	breq	.+22     	; 0xd832 <vfscanf+0x1ca>
    d81c:	c6 01       	movw	r24, r12
    d81e:	a6 d1       	rcall	.+844    	; 0xdb6c <fgetc>
    d820:	3c 01       	movw	r6, r24
    d822:	97 fd       	sbrc	r25, 7
    d824:	06 c0       	rjmp	.+12     	; 0xd832 <vfscanf+0x1ca>
    d826:	72 d1       	rcall	.+740    	; 0xdb0c <isspace>
    d828:	89 2b       	or	r24, r25
    d82a:	69 f3       	breq	.-38     	; 0xd806 <vfscanf+0x19e>
    d82c:	b6 01       	movw	r22, r12
    d82e:	c3 01       	movw	r24, r6
    d830:	17 d2       	rcall	.+1070   	; 0xdc60 <ungetc>
    d832:	81 14       	cp	r8, r1
    d834:	91 04       	cpc	r9, r1
    d836:	a1 f0       	breq	.+40     	; 0xd860 <vfscanf+0x1f8>
    d838:	f4 01       	movw	r30, r8
    d83a:	10 82       	st	Z, r1
    d83c:	11 c0       	rjmp	.+34     	; 0xd860 <vfscanf+0x1f8>
    d83e:	00 62       	ori	r16, 0x20	; 32
    d840:	03 c0       	rjmp	.+6      	; 0xd848 <vfscanf+0x1e0>
    d842:	00 61       	ori	r16, 0x10	; 16
    d844:	01 c0       	rjmp	.+2      	; 0xd848 <vfscanf+0x1e0>
    d846:	00 64       	ori	r16, 0x40	; 64
    d848:	20 2f       	mov	r18, r16
    d84a:	a4 01       	movw	r20, r8
    d84c:	6f 2d       	mov	r22, r15
    d84e:	c6 01       	movw	r24, r12
    d850:	a8 dd       	rcall	.-1200   	; 0xd3a2 <conv_int>
    d852:	81 11       	cpse	r24, r1
    d854:	05 c0       	rjmp	.+10     	; 0xd860 <vfscanf+0x1f8>
    d856:	f6 01       	movw	r30, r12
    d858:	83 81       	ldd	r24, Z+3	; 0x03
    d85a:	80 73       	andi	r24, 0x30	; 48
    d85c:	29 f4       	brne	.+10     	; 0xd868 <vfscanf+0x200>
    d85e:	06 c0       	rjmp	.+12     	; 0xd86c <vfscanf+0x204>
    d860:	00 fd       	sbrc	r16, 0
    d862:	18 cf       	rjmp	.-464    	; 0xd694 <vfscanf+0x2c>
    d864:	53 94       	inc	r5
    d866:	16 cf       	rjmp	.-468    	; 0xd694 <vfscanf+0x2c>
    d868:	55 20       	and	r5, r5
    d86a:	19 f0       	breq	.+6      	; 0xd872 <vfscanf+0x20a>
    d86c:	85 2d       	mov	r24, r5
    d86e:	90 e0       	ldi	r25, 0x00	; 0
    d870:	02 c0       	rjmp	.+4      	; 0xd876 <vfscanf+0x20e>
    d872:	8f ef       	ldi	r24, 0xFF	; 255
    d874:	9f ef       	ldi	r25, 0xFF	; 255
    d876:	df 91       	pop	r29
    d878:	cf 91       	pop	r28
    d87a:	1f 91       	pop	r17
    d87c:	0f 91       	pop	r16
    d87e:	ff 90       	pop	r15
    d880:	ef 90       	pop	r14
    d882:	df 90       	pop	r13
    d884:	cf 90       	pop	r12
    d886:	bf 90       	pop	r11
    d888:	af 90       	pop	r10
    d88a:	9f 90       	pop	r9
    d88c:	8f 90       	pop	r8
    d88e:	7f 90       	pop	r7
    d890:	6f 90       	pop	r6
    d892:	5f 90       	pop	r5
    d894:	08 95       	ret

0000d896 <calloc>:
    d896:	0f 93       	push	r16
    d898:	1f 93       	push	r17
    d89a:	cf 93       	push	r28
    d89c:	df 93       	push	r29
    d89e:	86 9f       	mul	r24, r22
    d8a0:	80 01       	movw	r16, r0
    d8a2:	87 9f       	mul	r24, r23
    d8a4:	10 0d       	add	r17, r0
    d8a6:	96 9f       	mul	r25, r22
    d8a8:	10 0d       	add	r17, r0
    d8aa:	11 24       	eor	r1, r1
    d8ac:	c8 01       	movw	r24, r16
    d8ae:	0d d0       	rcall	.+26     	; 0xd8ca <malloc>
    d8b0:	ec 01       	movw	r28, r24
    d8b2:	00 97       	sbiw	r24, 0x00	; 0
    d8b4:	21 f0       	breq	.+8      	; 0xd8be <calloc+0x28>
    d8b6:	a8 01       	movw	r20, r16
    d8b8:	60 e0       	ldi	r22, 0x00	; 0
    d8ba:	70 e0       	ldi	r23, 0x00	; 0
    d8bc:	45 d1       	rcall	.+650    	; 0xdb48 <memset>
    d8be:	ce 01       	movw	r24, r28
    d8c0:	df 91       	pop	r29
    d8c2:	cf 91       	pop	r28
    d8c4:	1f 91       	pop	r17
    d8c6:	0f 91       	pop	r16
    d8c8:	08 95       	ret

0000d8ca <malloc>:
    d8ca:	0f 93       	push	r16
    d8cc:	1f 93       	push	r17
    d8ce:	cf 93       	push	r28
    d8d0:	df 93       	push	r29
    d8d2:	82 30       	cpi	r24, 0x02	; 2
    d8d4:	91 05       	cpc	r25, r1
    d8d6:	10 f4       	brcc	.+4      	; 0xd8dc <malloc+0x12>
    d8d8:	82 e0       	ldi	r24, 0x02	; 2
    d8da:	90 e0       	ldi	r25, 0x00	; 0
    d8dc:	e0 91 c1 27 	lds	r30, 0x27C1	; 0x8027c1 <__flp>
    d8e0:	f0 91 c2 27 	lds	r31, 0x27C2	; 0x8027c2 <__flp+0x1>
    d8e4:	20 e0       	ldi	r18, 0x00	; 0
    d8e6:	30 e0       	ldi	r19, 0x00	; 0
    d8e8:	a0 e0       	ldi	r26, 0x00	; 0
    d8ea:	b0 e0       	ldi	r27, 0x00	; 0
    d8ec:	30 97       	sbiw	r30, 0x00	; 0
    d8ee:	19 f1       	breq	.+70     	; 0xd936 <malloc+0x6c>
    d8f0:	40 81       	ld	r20, Z
    d8f2:	51 81       	ldd	r21, Z+1	; 0x01
    d8f4:	02 81       	ldd	r16, Z+2	; 0x02
    d8f6:	13 81       	ldd	r17, Z+3	; 0x03
    d8f8:	48 17       	cp	r20, r24
    d8fa:	59 07       	cpc	r21, r25
    d8fc:	c8 f0       	brcs	.+50     	; 0xd930 <malloc+0x66>
    d8fe:	84 17       	cp	r24, r20
    d900:	95 07       	cpc	r25, r21
    d902:	69 f4       	brne	.+26     	; 0xd91e <malloc+0x54>
    d904:	10 97       	sbiw	r26, 0x00	; 0
    d906:	31 f0       	breq	.+12     	; 0xd914 <malloc+0x4a>
    d908:	12 96       	adiw	r26, 0x02	; 2
    d90a:	0c 93       	st	X, r16
    d90c:	12 97       	sbiw	r26, 0x02	; 2
    d90e:	13 96       	adiw	r26, 0x03	; 3
    d910:	1c 93       	st	X, r17
    d912:	27 c0       	rjmp	.+78     	; 0xd962 <malloc+0x98>
    d914:	00 93 c1 27 	sts	0x27C1, r16	; 0x8027c1 <__flp>
    d918:	10 93 c2 27 	sts	0x27C2, r17	; 0x8027c2 <__flp+0x1>
    d91c:	22 c0       	rjmp	.+68     	; 0xd962 <malloc+0x98>
    d91e:	21 15       	cp	r18, r1
    d920:	31 05       	cpc	r19, r1
    d922:	19 f0       	breq	.+6      	; 0xd92a <malloc+0x60>
    d924:	42 17       	cp	r20, r18
    d926:	53 07       	cpc	r21, r19
    d928:	18 f4       	brcc	.+6      	; 0xd930 <malloc+0x66>
    d92a:	9a 01       	movw	r18, r20
    d92c:	bd 01       	movw	r22, r26
    d92e:	ef 01       	movw	r28, r30
    d930:	df 01       	movw	r26, r30
    d932:	f8 01       	movw	r30, r16
    d934:	db cf       	rjmp	.-74     	; 0xd8ec <malloc+0x22>
    d936:	21 15       	cp	r18, r1
    d938:	31 05       	cpc	r19, r1
    d93a:	f9 f0       	breq	.+62     	; 0xd97a <malloc+0xb0>
    d93c:	28 1b       	sub	r18, r24
    d93e:	39 0b       	sbc	r19, r25
    d940:	24 30       	cpi	r18, 0x04	; 4
    d942:	31 05       	cpc	r19, r1
    d944:	80 f4       	brcc	.+32     	; 0xd966 <malloc+0x9c>
    d946:	8a 81       	ldd	r24, Y+2	; 0x02
    d948:	9b 81       	ldd	r25, Y+3	; 0x03
    d94a:	61 15       	cp	r22, r1
    d94c:	71 05       	cpc	r23, r1
    d94e:	21 f0       	breq	.+8      	; 0xd958 <malloc+0x8e>
    d950:	fb 01       	movw	r30, r22
    d952:	82 83       	std	Z+2, r24	; 0x02
    d954:	93 83       	std	Z+3, r25	; 0x03
    d956:	04 c0       	rjmp	.+8      	; 0xd960 <malloc+0x96>
    d958:	80 93 c1 27 	sts	0x27C1, r24	; 0x8027c1 <__flp>
    d95c:	90 93 c2 27 	sts	0x27C2, r25	; 0x8027c2 <__flp+0x1>
    d960:	fe 01       	movw	r30, r28
    d962:	32 96       	adiw	r30, 0x02	; 2
    d964:	44 c0       	rjmp	.+136    	; 0xd9ee <malloc+0x124>
    d966:	fe 01       	movw	r30, r28
    d968:	e2 0f       	add	r30, r18
    d96a:	f3 1f       	adc	r31, r19
    d96c:	81 93       	st	Z+, r24
    d96e:	91 93       	st	Z+, r25
    d970:	22 50       	subi	r18, 0x02	; 2
    d972:	31 09       	sbc	r19, r1
    d974:	28 83       	st	Y, r18
    d976:	39 83       	std	Y+1, r19	; 0x01
    d978:	3a c0       	rjmp	.+116    	; 0xd9ee <malloc+0x124>
    d97a:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    d97e:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    d982:	23 2b       	or	r18, r19
    d984:	41 f4       	brne	.+16     	; 0xd996 <malloc+0xcc>
    d986:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    d98a:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    d98e:	20 93 bf 27 	sts	0x27BF, r18	; 0x8027bf <__brkval>
    d992:	30 93 c0 27 	sts	0x27C0, r19	; 0x8027c0 <__brkval+0x1>
    d996:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    d99a:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    d99e:	21 15       	cp	r18, r1
    d9a0:	31 05       	cpc	r19, r1
    d9a2:	41 f4       	brne	.+16     	; 0xd9b4 <malloc+0xea>
    d9a4:	2d b7       	in	r18, 0x3d	; 61
    d9a6:	3e b7       	in	r19, 0x3e	; 62
    d9a8:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    d9ac:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    d9b0:	24 1b       	sub	r18, r20
    d9b2:	35 0b       	sbc	r19, r21
    d9b4:	e0 91 bf 27 	lds	r30, 0x27BF	; 0x8027bf <__brkval>
    d9b8:	f0 91 c0 27 	lds	r31, 0x27C0	; 0x8027c0 <__brkval+0x1>
    d9bc:	e2 17       	cp	r30, r18
    d9be:	f3 07       	cpc	r31, r19
    d9c0:	a0 f4       	brcc	.+40     	; 0xd9ea <malloc+0x120>
    d9c2:	2e 1b       	sub	r18, r30
    d9c4:	3f 0b       	sbc	r19, r31
    d9c6:	28 17       	cp	r18, r24
    d9c8:	39 07       	cpc	r19, r25
    d9ca:	78 f0       	brcs	.+30     	; 0xd9ea <malloc+0x120>
    d9cc:	ac 01       	movw	r20, r24
    d9ce:	4e 5f       	subi	r20, 0xFE	; 254
    d9d0:	5f 4f       	sbci	r21, 0xFF	; 255
    d9d2:	24 17       	cp	r18, r20
    d9d4:	35 07       	cpc	r19, r21
    d9d6:	48 f0       	brcs	.+18     	; 0xd9ea <malloc+0x120>
    d9d8:	4e 0f       	add	r20, r30
    d9da:	5f 1f       	adc	r21, r31
    d9dc:	40 93 bf 27 	sts	0x27BF, r20	; 0x8027bf <__brkval>
    d9e0:	50 93 c0 27 	sts	0x27C0, r21	; 0x8027c0 <__brkval+0x1>
    d9e4:	81 93       	st	Z+, r24
    d9e6:	91 93       	st	Z+, r25
    d9e8:	02 c0       	rjmp	.+4      	; 0xd9ee <malloc+0x124>
    d9ea:	e0 e0       	ldi	r30, 0x00	; 0
    d9ec:	f0 e0       	ldi	r31, 0x00	; 0
    d9ee:	cf 01       	movw	r24, r30
    d9f0:	df 91       	pop	r29
    d9f2:	cf 91       	pop	r28
    d9f4:	1f 91       	pop	r17
    d9f6:	0f 91       	pop	r16
    d9f8:	08 95       	ret

0000d9fa <free>:
    d9fa:	cf 93       	push	r28
    d9fc:	df 93       	push	r29
    d9fe:	00 97       	sbiw	r24, 0x00	; 0
    da00:	09 f4       	brne	.+2      	; 0xda04 <free+0xa>
    da02:	81 c0       	rjmp	.+258    	; 0xdb06 <free+0x10c>
    da04:	fc 01       	movw	r30, r24
    da06:	32 97       	sbiw	r30, 0x02	; 2
    da08:	12 82       	std	Z+2, r1	; 0x02
    da0a:	13 82       	std	Z+3, r1	; 0x03
    da0c:	a0 91 c1 27 	lds	r26, 0x27C1	; 0x8027c1 <__flp>
    da10:	b0 91 c2 27 	lds	r27, 0x27C2	; 0x8027c2 <__flp+0x1>
    da14:	10 97       	sbiw	r26, 0x00	; 0
    da16:	81 f4       	brne	.+32     	; 0xda38 <free+0x3e>
    da18:	20 81       	ld	r18, Z
    da1a:	31 81       	ldd	r19, Z+1	; 0x01
    da1c:	82 0f       	add	r24, r18
    da1e:	93 1f       	adc	r25, r19
    da20:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    da24:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    da28:	28 17       	cp	r18, r24
    da2a:	39 07       	cpc	r19, r25
    da2c:	51 f5       	brne	.+84     	; 0xda82 <free+0x88>
    da2e:	e0 93 bf 27 	sts	0x27BF, r30	; 0x8027bf <__brkval>
    da32:	f0 93 c0 27 	sts	0x27C0, r31	; 0x8027c0 <__brkval+0x1>
    da36:	67 c0       	rjmp	.+206    	; 0xdb06 <free+0x10c>
    da38:	ed 01       	movw	r28, r26
    da3a:	20 e0       	ldi	r18, 0x00	; 0
    da3c:	30 e0       	ldi	r19, 0x00	; 0
    da3e:	ce 17       	cp	r28, r30
    da40:	df 07       	cpc	r29, r31
    da42:	40 f4       	brcc	.+16     	; 0xda54 <free+0x5a>
    da44:	4a 81       	ldd	r20, Y+2	; 0x02
    da46:	5b 81       	ldd	r21, Y+3	; 0x03
    da48:	9e 01       	movw	r18, r28
    da4a:	41 15       	cp	r20, r1
    da4c:	51 05       	cpc	r21, r1
    da4e:	f1 f0       	breq	.+60     	; 0xda8c <free+0x92>
    da50:	ea 01       	movw	r28, r20
    da52:	f5 cf       	rjmp	.-22     	; 0xda3e <free+0x44>
    da54:	c2 83       	std	Z+2, r28	; 0x02
    da56:	d3 83       	std	Z+3, r29	; 0x03
    da58:	40 81       	ld	r20, Z
    da5a:	51 81       	ldd	r21, Z+1	; 0x01
    da5c:	84 0f       	add	r24, r20
    da5e:	95 1f       	adc	r25, r21
    da60:	c8 17       	cp	r28, r24
    da62:	d9 07       	cpc	r29, r25
    da64:	59 f4       	brne	.+22     	; 0xda7c <free+0x82>
    da66:	88 81       	ld	r24, Y
    da68:	99 81       	ldd	r25, Y+1	; 0x01
    da6a:	84 0f       	add	r24, r20
    da6c:	95 1f       	adc	r25, r21
    da6e:	02 96       	adiw	r24, 0x02	; 2
    da70:	80 83       	st	Z, r24
    da72:	91 83       	std	Z+1, r25	; 0x01
    da74:	8a 81       	ldd	r24, Y+2	; 0x02
    da76:	9b 81       	ldd	r25, Y+3	; 0x03
    da78:	82 83       	std	Z+2, r24	; 0x02
    da7a:	93 83       	std	Z+3, r25	; 0x03
    da7c:	21 15       	cp	r18, r1
    da7e:	31 05       	cpc	r19, r1
    da80:	29 f4       	brne	.+10     	; 0xda8c <free+0x92>
    da82:	e0 93 c1 27 	sts	0x27C1, r30	; 0x8027c1 <__flp>
    da86:	f0 93 c2 27 	sts	0x27C2, r31	; 0x8027c2 <__flp+0x1>
    da8a:	3d c0       	rjmp	.+122    	; 0xdb06 <free+0x10c>
    da8c:	e9 01       	movw	r28, r18
    da8e:	ea 83       	std	Y+2, r30	; 0x02
    da90:	fb 83       	std	Y+3, r31	; 0x03
    da92:	49 91       	ld	r20, Y+
    da94:	59 91       	ld	r21, Y+
    da96:	c4 0f       	add	r28, r20
    da98:	d5 1f       	adc	r29, r21
    da9a:	ec 17       	cp	r30, r28
    da9c:	fd 07       	cpc	r31, r29
    da9e:	61 f4       	brne	.+24     	; 0xdab8 <free+0xbe>
    daa0:	80 81       	ld	r24, Z
    daa2:	91 81       	ldd	r25, Z+1	; 0x01
    daa4:	84 0f       	add	r24, r20
    daa6:	95 1f       	adc	r25, r21
    daa8:	02 96       	adiw	r24, 0x02	; 2
    daaa:	e9 01       	movw	r28, r18
    daac:	88 83       	st	Y, r24
    daae:	99 83       	std	Y+1, r25	; 0x01
    dab0:	82 81       	ldd	r24, Z+2	; 0x02
    dab2:	93 81       	ldd	r25, Z+3	; 0x03
    dab4:	8a 83       	std	Y+2, r24	; 0x02
    dab6:	9b 83       	std	Y+3, r25	; 0x03
    dab8:	e0 e0       	ldi	r30, 0x00	; 0
    daba:	f0 e0       	ldi	r31, 0x00	; 0
    dabc:	12 96       	adiw	r26, 0x02	; 2
    dabe:	8d 91       	ld	r24, X+
    dac0:	9c 91       	ld	r25, X
    dac2:	13 97       	sbiw	r26, 0x03	; 3
    dac4:	00 97       	sbiw	r24, 0x00	; 0
    dac6:	19 f0       	breq	.+6      	; 0xdace <free+0xd4>
    dac8:	fd 01       	movw	r30, r26
    daca:	dc 01       	movw	r26, r24
    dacc:	f7 cf       	rjmp	.-18     	; 0xdabc <free+0xc2>
    dace:	8d 91       	ld	r24, X+
    dad0:	9c 91       	ld	r25, X
    dad2:	11 97       	sbiw	r26, 0x01	; 1
    dad4:	9d 01       	movw	r18, r26
    dad6:	2e 5f       	subi	r18, 0xFE	; 254
    dad8:	3f 4f       	sbci	r19, 0xFF	; 255
    dada:	82 0f       	add	r24, r18
    dadc:	93 1f       	adc	r25, r19
    dade:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    dae2:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dae6:	28 17       	cp	r18, r24
    dae8:	39 07       	cpc	r19, r25
    daea:	69 f4       	brne	.+26     	; 0xdb06 <free+0x10c>
    daec:	30 97       	sbiw	r30, 0x00	; 0
    daee:	29 f4       	brne	.+10     	; 0xdafa <free+0x100>
    daf0:	10 92 c1 27 	sts	0x27C1, r1	; 0x8027c1 <__flp>
    daf4:	10 92 c2 27 	sts	0x27C2, r1	; 0x8027c2 <__flp+0x1>
    daf8:	02 c0       	rjmp	.+4      	; 0xdafe <free+0x104>
    dafa:	12 82       	std	Z+2, r1	; 0x02
    dafc:	13 82       	std	Z+3, r1	; 0x03
    dafe:	a0 93 bf 27 	sts	0x27BF, r26	; 0x8027bf <__brkval>
    db02:	b0 93 c0 27 	sts	0x27C0, r27	; 0x8027c0 <__brkval+0x1>
    db06:	df 91       	pop	r29
    db08:	cf 91       	pop	r28
    db0a:	08 95       	ret

0000db0c <isspace>:
    db0c:	91 11       	cpse	r25, r1
    db0e:	1f c1       	rjmp	.+574    	; 0xdd4e <__ctype_isfalse>
    db10:	80 32       	cpi	r24, 0x20	; 32
    db12:	19 f0       	breq	.+6      	; 0xdb1a <isspace+0xe>
    db14:	89 50       	subi	r24, 0x09	; 9
    db16:	85 50       	subi	r24, 0x05	; 5
    db18:	d0 f7       	brcc	.-12     	; 0xdb0e <isspace+0x2>
    db1a:	08 95       	ret

0000db1c <strchr_P>:
    db1c:	fc 01       	movw	r30, r24
    db1e:	05 90       	lpm	r0, Z+
    db20:	06 16       	cp	r0, r22
    db22:	21 f0       	breq	.+8      	; 0xdb2c <strchr_P+0x10>
    db24:	00 20       	and	r0, r0
    db26:	d9 f7       	brne	.-10     	; 0xdb1e <strchr_P+0x2>
    db28:	c0 01       	movw	r24, r0
    db2a:	08 95       	ret
    db2c:	31 97       	sbiw	r30, 0x01	; 1
    db2e:	cf 01       	movw	r24, r30
    db30:	08 95       	ret

0000db32 <strnlen_P>:
    db32:	fc 01       	movw	r30, r24
    db34:	05 90       	lpm	r0, Z+
    db36:	61 50       	subi	r22, 0x01	; 1
    db38:	70 40       	sbci	r23, 0x00	; 0
    db3a:	01 10       	cpse	r0, r1
    db3c:	d8 f7       	brcc	.-10     	; 0xdb34 <strnlen_P+0x2>
    db3e:	80 95       	com	r24
    db40:	90 95       	com	r25
    db42:	8e 0f       	add	r24, r30
    db44:	9f 1f       	adc	r25, r31
    db46:	08 95       	ret

0000db48 <memset>:
    db48:	dc 01       	movw	r26, r24
    db4a:	01 c0       	rjmp	.+2      	; 0xdb4e <memset+0x6>
    db4c:	6d 93       	st	X+, r22
    db4e:	41 50       	subi	r20, 0x01	; 1
    db50:	50 40       	sbci	r21, 0x00	; 0
    db52:	e0 f7       	brcc	.-8      	; 0xdb4c <memset+0x4>
    db54:	08 95       	ret

0000db56 <strnlen>:
    db56:	fc 01       	movw	r30, r24
    db58:	61 50       	subi	r22, 0x01	; 1
    db5a:	70 40       	sbci	r23, 0x00	; 0
    db5c:	01 90       	ld	r0, Z+
    db5e:	01 10       	cpse	r0, r1
    db60:	d8 f7       	brcc	.-10     	; 0xdb58 <strnlen+0x2>
    db62:	80 95       	com	r24
    db64:	90 95       	com	r25
    db66:	8e 0f       	add	r24, r30
    db68:	9f 1f       	adc	r25, r31
    db6a:	08 95       	ret

0000db6c <fgetc>:
    db6c:	cf 93       	push	r28
    db6e:	df 93       	push	r29
    db70:	ec 01       	movw	r28, r24
    db72:	2b 81       	ldd	r18, Y+3	; 0x03
    db74:	20 ff       	sbrs	r18, 0
    db76:	33 c0       	rjmp	.+102    	; 0xdbde <fgetc+0x72>
    db78:	26 ff       	sbrs	r18, 6
    db7a:	0a c0       	rjmp	.+20     	; 0xdb90 <fgetc+0x24>
    db7c:	2f 7b       	andi	r18, 0xBF	; 191
    db7e:	2b 83       	std	Y+3, r18	; 0x03
    db80:	8e 81       	ldd	r24, Y+6	; 0x06
    db82:	9f 81       	ldd	r25, Y+7	; 0x07
    db84:	01 96       	adiw	r24, 0x01	; 1
    db86:	8e 83       	std	Y+6, r24	; 0x06
    db88:	9f 83       	std	Y+7, r25	; 0x07
    db8a:	8a 81       	ldd	r24, Y+2	; 0x02
    db8c:	90 e0       	ldi	r25, 0x00	; 0
    db8e:	29 c0       	rjmp	.+82     	; 0xdbe2 <fgetc+0x76>
    db90:	22 ff       	sbrs	r18, 2
    db92:	0f c0       	rjmp	.+30     	; 0xdbb2 <fgetc+0x46>
    db94:	e8 81       	ld	r30, Y
    db96:	f9 81       	ldd	r31, Y+1	; 0x01
    db98:	80 81       	ld	r24, Z
    db9a:	08 2e       	mov	r0, r24
    db9c:	00 0c       	add	r0, r0
    db9e:	99 0b       	sbc	r25, r25
    dba0:	00 97       	sbiw	r24, 0x00	; 0
    dba2:	19 f4       	brne	.+6      	; 0xdbaa <fgetc+0x3e>
    dba4:	20 62       	ori	r18, 0x20	; 32
    dba6:	2b 83       	std	Y+3, r18	; 0x03
    dba8:	1a c0       	rjmp	.+52     	; 0xdbde <fgetc+0x72>
    dbaa:	31 96       	adiw	r30, 0x01	; 1
    dbac:	e8 83       	st	Y, r30
    dbae:	f9 83       	std	Y+1, r31	; 0x01
    dbb0:	0e c0       	rjmp	.+28     	; 0xdbce <fgetc+0x62>
    dbb2:	ea 85       	ldd	r30, Y+10	; 0x0a
    dbb4:	fb 85       	ldd	r31, Y+11	; 0x0b
    dbb6:	19 95       	eicall
    dbb8:	97 ff       	sbrs	r25, 7
    dbba:	09 c0       	rjmp	.+18     	; 0xdbce <fgetc+0x62>
    dbbc:	2b 81       	ldd	r18, Y+3	; 0x03
    dbbe:	01 96       	adiw	r24, 0x01	; 1
    dbc0:	11 f0       	breq	.+4      	; 0xdbc6 <fgetc+0x5a>
    dbc2:	80 e2       	ldi	r24, 0x20	; 32
    dbc4:	01 c0       	rjmp	.+2      	; 0xdbc8 <fgetc+0x5c>
    dbc6:	80 e1       	ldi	r24, 0x10	; 16
    dbc8:	82 2b       	or	r24, r18
    dbca:	8b 83       	std	Y+3, r24	; 0x03
    dbcc:	08 c0       	rjmp	.+16     	; 0xdbde <fgetc+0x72>
    dbce:	2e 81       	ldd	r18, Y+6	; 0x06
    dbd0:	3f 81       	ldd	r19, Y+7	; 0x07
    dbd2:	2f 5f       	subi	r18, 0xFF	; 255
    dbd4:	3f 4f       	sbci	r19, 0xFF	; 255
    dbd6:	2e 83       	std	Y+6, r18	; 0x06
    dbd8:	3f 83       	std	Y+7, r19	; 0x07
    dbda:	99 27       	eor	r25, r25
    dbdc:	02 c0       	rjmp	.+4      	; 0xdbe2 <fgetc+0x76>
    dbde:	8f ef       	ldi	r24, 0xFF	; 255
    dbe0:	9f ef       	ldi	r25, 0xFF	; 255
    dbe2:	df 91       	pop	r29
    dbe4:	cf 91       	pop	r28
    dbe6:	08 95       	ret

0000dbe8 <fputc>:
    dbe8:	0f 93       	push	r16
    dbea:	1f 93       	push	r17
    dbec:	cf 93       	push	r28
    dbee:	df 93       	push	r29
    dbf0:	fb 01       	movw	r30, r22
    dbf2:	23 81       	ldd	r18, Z+3	; 0x03
    dbf4:	21 fd       	sbrc	r18, 1
    dbf6:	03 c0       	rjmp	.+6      	; 0xdbfe <fputc+0x16>
    dbf8:	8f ef       	ldi	r24, 0xFF	; 255
    dbfa:	9f ef       	ldi	r25, 0xFF	; 255
    dbfc:	2c c0       	rjmp	.+88     	; 0xdc56 <fputc+0x6e>
    dbfe:	22 ff       	sbrs	r18, 2
    dc00:	16 c0       	rjmp	.+44     	; 0xdc2e <fputc+0x46>
    dc02:	46 81       	ldd	r20, Z+6	; 0x06
    dc04:	57 81       	ldd	r21, Z+7	; 0x07
    dc06:	24 81       	ldd	r18, Z+4	; 0x04
    dc08:	35 81       	ldd	r19, Z+5	; 0x05
    dc0a:	42 17       	cp	r20, r18
    dc0c:	53 07       	cpc	r21, r19
    dc0e:	44 f4       	brge	.+16     	; 0xdc20 <fputc+0x38>
    dc10:	a0 81       	ld	r26, Z
    dc12:	b1 81       	ldd	r27, Z+1	; 0x01
    dc14:	9d 01       	movw	r18, r26
    dc16:	2f 5f       	subi	r18, 0xFF	; 255
    dc18:	3f 4f       	sbci	r19, 0xFF	; 255
    dc1a:	20 83       	st	Z, r18
    dc1c:	31 83       	std	Z+1, r19	; 0x01
    dc1e:	8c 93       	st	X, r24
    dc20:	26 81       	ldd	r18, Z+6	; 0x06
    dc22:	37 81       	ldd	r19, Z+7	; 0x07
    dc24:	2f 5f       	subi	r18, 0xFF	; 255
    dc26:	3f 4f       	sbci	r19, 0xFF	; 255
    dc28:	26 83       	std	Z+6, r18	; 0x06
    dc2a:	37 83       	std	Z+7, r19	; 0x07
    dc2c:	14 c0       	rjmp	.+40     	; 0xdc56 <fputc+0x6e>
    dc2e:	8b 01       	movw	r16, r22
    dc30:	ec 01       	movw	r28, r24
    dc32:	fb 01       	movw	r30, r22
    dc34:	00 84       	ldd	r0, Z+8	; 0x08
    dc36:	f1 85       	ldd	r31, Z+9	; 0x09
    dc38:	e0 2d       	mov	r30, r0
    dc3a:	19 95       	eicall
    dc3c:	89 2b       	or	r24, r25
    dc3e:	e1 f6       	brne	.-72     	; 0xdbf8 <fputc+0x10>
    dc40:	d8 01       	movw	r26, r16
    dc42:	16 96       	adiw	r26, 0x06	; 6
    dc44:	8d 91       	ld	r24, X+
    dc46:	9c 91       	ld	r25, X
    dc48:	17 97       	sbiw	r26, 0x07	; 7
    dc4a:	01 96       	adiw	r24, 0x01	; 1
    dc4c:	16 96       	adiw	r26, 0x06	; 6
    dc4e:	8d 93       	st	X+, r24
    dc50:	9c 93       	st	X, r25
    dc52:	17 97       	sbiw	r26, 0x07	; 7
    dc54:	ce 01       	movw	r24, r28
    dc56:	df 91       	pop	r29
    dc58:	cf 91       	pop	r28
    dc5a:	1f 91       	pop	r17
    dc5c:	0f 91       	pop	r16
    dc5e:	08 95       	ret

0000dc60 <ungetc>:
    dc60:	fb 01       	movw	r30, r22
    dc62:	23 81       	ldd	r18, Z+3	; 0x03
    dc64:	20 ff       	sbrs	r18, 0
    dc66:	12 c0       	rjmp	.+36     	; 0xdc8c <ungetc+0x2c>
    dc68:	26 fd       	sbrc	r18, 6
    dc6a:	10 c0       	rjmp	.+32     	; 0xdc8c <ungetc+0x2c>
    dc6c:	8f 3f       	cpi	r24, 0xFF	; 255
    dc6e:	3f ef       	ldi	r19, 0xFF	; 255
    dc70:	93 07       	cpc	r25, r19
    dc72:	61 f0       	breq	.+24     	; 0xdc8c <ungetc+0x2c>
    dc74:	82 83       	std	Z+2, r24	; 0x02
    dc76:	2f 7d       	andi	r18, 0xDF	; 223
    dc78:	20 64       	ori	r18, 0x40	; 64
    dc7a:	23 83       	std	Z+3, r18	; 0x03
    dc7c:	26 81       	ldd	r18, Z+6	; 0x06
    dc7e:	37 81       	ldd	r19, Z+7	; 0x07
    dc80:	21 50       	subi	r18, 0x01	; 1
    dc82:	31 09       	sbc	r19, r1
    dc84:	26 83       	std	Z+6, r18	; 0x06
    dc86:	37 83       	std	Z+7, r19	; 0x07
    dc88:	99 27       	eor	r25, r25
    dc8a:	08 95       	ret
    dc8c:	8f ef       	ldi	r24, 0xFF	; 255
    dc8e:	9f ef       	ldi	r25, 0xFF	; 255
    dc90:	08 95       	ret

0000dc92 <__ultoa_invert>:
    dc92:	fa 01       	movw	r30, r20
    dc94:	aa 27       	eor	r26, r26
    dc96:	28 30       	cpi	r18, 0x08	; 8
    dc98:	51 f1       	breq	.+84     	; 0xdcee <__ultoa_invert+0x5c>
    dc9a:	20 31       	cpi	r18, 0x10	; 16
    dc9c:	81 f1       	breq	.+96     	; 0xdcfe <__ultoa_invert+0x6c>
    dc9e:	e8 94       	clt
    dca0:	6f 93       	push	r22
    dca2:	6e 7f       	andi	r22, 0xFE	; 254
    dca4:	6e 5f       	subi	r22, 0xFE	; 254
    dca6:	7f 4f       	sbci	r23, 0xFF	; 255
    dca8:	8f 4f       	sbci	r24, 0xFF	; 255
    dcaa:	9f 4f       	sbci	r25, 0xFF	; 255
    dcac:	af 4f       	sbci	r26, 0xFF	; 255
    dcae:	b1 e0       	ldi	r27, 0x01	; 1
    dcb0:	3e d0       	rcall	.+124    	; 0xdd2e <__ultoa_invert+0x9c>
    dcb2:	b4 e0       	ldi	r27, 0x04	; 4
    dcb4:	3c d0       	rcall	.+120    	; 0xdd2e <__ultoa_invert+0x9c>
    dcb6:	67 0f       	add	r22, r23
    dcb8:	78 1f       	adc	r23, r24
    dcba:	89 1f       	adc	r24, r25
    dcbc:	9a 1f       	adc	r25, r26
    dcbe:	a1 1d       	adc	r26, r1
    dcc0:	68 0f       	add	r22, r24
    dcc2:	79 1f       	adc	r23, r25
    dcc4:	8a 1f       	adc	r24, r26
    dcc6:	91 1d       	adc	r25, r1
    dcc8:	a1 1d       	adc	r26, r1
    dcca:	6a 0f       	add	r22, r26
    dccc:	71 1d       	adc	r23, r1
    dcce:	81 1d       	adc	r24, r1
    dcd0:	91 1d       	adc	r25, r1
    dcd2:	a1 1d       	adc	r26, r1
    dcd4:	20 d0       	rcall	.+64     	; 0xdd16 <__ultoa_invert+0x84>
    dcd6:	09 f4       	brne	.+2      	; 0xdcda <__ultoa_invert+0x48>
    dcd8:	68 94       	set
    dcda:	3f 91       	pop	r19
    dcdc:	2a e0       	ldi	r18, 0x0A	; 10
    dcde:	26 9f       	mul	r18, r22
    dce0:	11 24       	eor	r1, r1
    dce2:	30 19       	sub	r19, r0
    dce4:	30 5d       	subi	r19, 0xD0	; 208
    dce6:	31 93       	st	Z+, r19
    dce8:	de f6       	brtc	.-74     	; 0xdca0 <__ultoa_invert+0xe>
    dcea:	cf 01       	movw	r24, r30
    dcec:	08 95       	ret
    dcee:	46 2f       	mov	r20, r22
    dcf0:	47 70       	andi	r20, 0x07	; 7
    dcf2:	40 5d       	subi	r20, 0xD0	; 208
    dcf4:	41 93       	st	Z+, r20
    dcf6:	b3 e0       	ldi	r27, 0x03	; 3
    dcf8:	0f d0       	rcall	.+30     	; 0xdd18 <__ultoa_invert+0x86>
    dcfa:	c9 f7       	brne	.-14     	; 0xdcee <__ultoa_invert+0x5c>
    dcfc:	f6 cf       	rjmp	.-20     	; 0xdcea <__ultoa_invert+0x58>
    dcfe:	46 2f       	mov	r20, r22
    dd00:	4f 70       	andi	r20, 0x0F	; 15
    dd02:	40 5d       	subi	r20, 0xD0	; 208
    dd04:	4a 33       	cpi	r20, 0x3A	; 58
    dd06:	18 f0       	brcs	.+6      	; 0xdd0e <__ultoa_invert+0x7c>
    dd08:	49 5d       	subi	r20, 0xD9	; 217
    dd0a:	31 fd       	sbrc	r19, 1
    dd0c:	40 52       	subi	r20, 0x20	; 32
    dd0e:	41 93       	st	Z+, r20
    dd10:	02 d0       	rcall	.+4      	; 0xdd16 <__ultoa_invert+0x84>
    dd12:	a9 f7       	brne	.-22     	; 0xdcfe <__ultoa_invert+0x6c>
    dd14:	ea cf       	rjmp	.-44     	; 0xdcea <__ultoa_invert+0x58>
    dd16:	b4 e0       	ldi	r27, 0x04	; 4
    dd18:	a6 95       	lsr	r26
    dd1a:	97 95       	ror	r25
    dd1c:	87 95       	ror	r24
    dd1e:	77 95       	ror	r23
    dd20:	67 95       	ror	r22
    dd22:	ba 95       	dec	r27
    dd24:	c9 f7       	brne	.-14     	; 0xdd18 <__ultoa_invert+0x86>
    dd26:	00 97       	sbiw	r24, 0x00	; 0
    dd28:	61 05       	cpc	r22, r1
    dd2a:	71 05       	cpc	r23, r1
    dd2c:	08 95       	ret
    dd2e:	9b 01       	movw	r18, r22
    dd30:	ac 01       	movw	r20, r24
    dd32:	0a 2e       	mov	r0, r26
    dd34:	06 94       	lsr	r0
    dd36:	57 95       	ror	r21
    dd38:	47 95       	ror	r20
    dd3a:	37 95       	ror	r19
    dd3c:	27 95       	ror	r18
    dd3e:	ba 95       	dec	r27
    dd40:	c9 f7       	brne	.-14     	; 0xdd34 <__ultoa_invert+0xa2>
    dd42:	62 0f       	add	r22, r18
    dd44:	73 1f       	adc	r23, r19
    dd46:	84 1f       	adc	r24, r20
    dd48:	95 1f       	adc	r25, r21
    dd4a:	a0 1d       	adc	r26, r0
    dd4c:	08 95       	ret

0000dd4e <__ctype_isfalse>:
    dd4e:	99 27       	eor	r25, r25
    dd50:	88 27       	eor	r24, r24

0000dd52 <__ctype_istrue>:
    dd52:	08 95       	ret

0000dd54 <_exit>:
    dd54:	f8 94       	cli

0000dd56 <__stop_program>:
    dd56:	ff cf       	rjmp	.-2      	; 0xdd56 <__stop_program>
