/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [8:0] _05_;
  reg [30:0] _06_;
  wire [8:0] _07_;
  wire [17:0] _08_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [16:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_60z;
  wire [6:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_69z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_79z;
  wire [30:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_85z;
  wire [5:0] celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [5:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = !(celloutsig_0_18z ? celloutsig_0_63z[2] : celloutsig_0_18z);
  assign celloutsig_0_79z = !(celloutsig_0_72z ? celloutsig_0_62z[5] : celloutsig_0_48z[14]);
  assign celloutsig_0_8z = !(celloutsig_0_2z ? in_data[53] : celloutsig_0_1z[3]);
  assign celloutsig_1_19z = !(celloutsig_1_10z[1] ? celloutsig_1_16z[1] : celloutsig_1_14z);
  assign celloutsig_0_40z = ~(celloutsig_0_16z | celloutsig_0_24z);
  assign celloutsig_0_16z = ~(celloutsig_0_1z[4] | _00_);
  assign celloutsig_1_0z = ~in_data[151];
  assign celloutsig_1_8z = ~celloutsig_1_4z[2];
  assign celloutsig_1_12z = ~celloutsig_1_9z;
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_1z[0]) & (celloutsig_0_8z | celloutsig_0_5z));
  assign celloutsig_0_14z = ~((_01_ | celloutsig_0_5z) & (in_data[89] | _02_));
  assign celloutsig_0_15z = ~((in_data[66] | celloutsig_0_4z[4]) & (celloutsig_0_5z | celloutsig_0_12z[1]));
  assign celloutsig_0_18z = ~((celloutsig_0_5z | celloutsig_0_7z[7]) & (celloutsig_0_5z | _03_));
  assign celloutsig_0_65z = celloutsig_0_13z | ~(celloutsig_0_7z[7]);
  assign celloutsig_0_71z = celloutsig_0_65z | ~(celloutsig_0_16z);
  assign celloutsig_1_9z = celloutsig_1_2z[3] | ~(celloutsig_1_8z);
  assign celloutsig_1_15z = celloutsig_1_11z | ~(celloutsig_1_4z[3]);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_1z[0]);
  assign celloutsig_0_19z = _04_ | ~(celloutsig_0_1z[3]);
  assign celloutsig_0_26z = celloutsig_0_24z | ~(celloutsig_0_15z);
  assign celloutsig_0_0z = in_data[25:8] + in_data[22:5];
  assign celloutsig_0_29z = { in_data[45:41], celloutsig_0_15z, celloutsig_0_1z } + { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_36z = celloutsig_0_1z[4:1] + { celloutsig_0_33z[7:5], celloutsig_0_19z };
  assign celloutsig_0_39z = { celloutsig_0_7z[25:23], celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_25z } + { _05_[8:6], _01_, _05_[4:2], _04_, _05_[0] };
  assign celloutsig_0_54z = { in_data[87], celloutsig_0_31z, celloutsig_0_32z } + celloutsig_0_49z;
  assign celloutsig_0_60z = { celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_38z, celloutsig_0_42z } + { celloutsig_0_4z[5:2], celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:0] + celloutsig_1_1z[5:1];
  assign celloutsig_1_5z = { in_data[128:118], celloutsig_1_0z, celloutsig_1_3z } + { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  reg [8:0] _37_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _37_ <= 9'h000;
    else _37_ <= { in_data[66:64], celloutsig_0_1z };
  assign { _07_[8:6], _02_, _07_[4:2], _00_, _07_[0] } = _37_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 31'h00000000;
    else _06_ <= { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_4z };
  reg [17:0] _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _39_ <= 18'h00000;
    else _39_ <= celloutsig_0_0z;
  assign { _05_[8:6], _01_, _05_[4:2], _04_, _05_[0], _08_[8:4], _03_, _08_[2:0] } = _39_;
  assign celloutsig_0_63z = { celloutsig_0_31z, celloutsig_0_47z, celloutsig_0_8z } & celloutsig_0_39z[2:0];
  assign celloutsig_0_91z = { celloutsig_0_64z, celloutsig_0_36z, celloutsig_0_16z } & { celloutsig_0_85z[11], celloutsig_0_56z, celloutsig_0_54z, celloutsig_0_37z };
  assign celloutsig_0_27z = { celloutsig_0_6z[9:7], celloutsig_0_11z } & { celloutsig_0_6z[5:3], celloutsig_0_8z };
  assign celloutsig_0_67z = { celloutsig_0_23z[5:3], celloutsig_0_37z } / { 1'h1, celloutsig_0_28z[3:1] };
  assign celloutsig_0_69z = { celloutsig_0_60z[9:3], celloutsig_0_26z } / { 1'h1, celloutsig_0_22z[5:4], celloutsig_0_27z, celloutsig_0_47z };
  assign celloutsig_0_85z = celloutsig_0_29z / { 1'h1, celloutsig_0_59z[4:0], celloutsig_0_43z, celloutsig_0_31z, celloutsig_0_67z };
  assign celloutsig_0_37z = { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_32z } === { celloutsig_0_6z[12:10], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, _05_[8:6], _01_, _05_[4:2], _04_, _05_[0], _08_[8:4], _03_, _08_[2:0], celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_0_46z = celloutsig_0_21z[7:0] === { celloutsig_0_33z[12:6], celloutsig_0_19z };
  assign celloutsig_1_6z = { celloutsig_1_5z[10:1], celloutsig_1_0z } === in_data[120:110];
  assign celloutsig_1_11z = celloutsig_1_5z[9:4] === celloutsig_1_1z[6:1];
  assign celloutsig_0_2z = in_data[65:42] === { celloutsig_0_0z[12:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_6z[2:1], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_27z } >= { _06_[29:1], celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_38z, celloutsig_0_26z };
  assign celloutsig_0_56z = _06_[30:12] <= { celloutsig_0_7z[26:15], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_0_45z = ! celloutsig_0_6z[12:8];
  assign celloutsig_1_18z = ! { celloutsig_1_16z[11:9], celloutsig_1_2z };
  assign celloutsig_0_13z = ! { in_data[68:48], _05_[8:6], _01_, _05_[4:2], _04_, _05_[0], _08_[8:4], _03_, _08_[2:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_17z = ! { in_data[74:71], celloutsig_0_16z };
  assign celloutsig_0_24z = ! { _07_[7:6], _02_, _07_[4:3], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_25z = ! { in_data[26:3], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_38z = celloutsig_0_22z[4:0] * celloutsig_0_4z[4:0];
  assign celloutsig_1_16z = { in_data[145:134], celloutsig_1_3z } * { celloutsig_1_5z[2:0], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_6z[5:2] * { in_data[78:76], celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_21z[8] ? { celloutsig_0_28z[4:1], celloutsig_0_13z } : { celloutsig_0_4z[4:1], celloutsig_0_9z };
  assign celloutsig_1_4z = in_data[191] ? { celloutsig_1_1z[8], celloutsig_1_2z } : in_data[159:154];
  assign celloutsig_1_7z = in_data[159] ? celloutsig_1_5z[5:1] : { in_data[158:155], celloutsig_1_3z };
  assign celloutsig_0_22z = celloutsig_0_2z ? { celloutsig_0_0z[10:5], celloutsig_0_13z } : { celloutsig_0_21z[7:4], 1'h0, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_23z = celloutsig_0_9z ? { celloutsig_0_22z[5:2], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_11z } : { _07_[7:6], _02_, _07_[4:2], _00_, _07_[0] };
  assign celloutsig_0_33z = - celloutsig_0_7z[15:2];
  assign celloutsig_0_35z = | { _06_[10:7], celloutsig_0_11z };
  assign celloutsig_1_3z = | celloutsig_1_1z[10:7];
  assign celloutsig_0_20z = | { _05_[7:6], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_31z = | { celloutsig_0_26z, celloutsig_0_7z[12:7] };
  assign celloutsig_0_32z = | { celloutsig_0_12z[3:1], celloutsig_0_8z };
  assign celloutsig_0_42z = { celloutsig_0_7z[27:19], celloutsig_0_25z } >> { celloutsig_0_33z[8:1], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_4z = { _07_[8:6], _02_, _07_[4:3] } >> celloutsig_0_1z;
  assign celloutsig_0_49z = { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_45z } >> celloutsig_0_33z[10:8];
  assign celloutsig_0_59z = { celloutsig_0_22z[4:3], celloutsig_0_54z, celloutsig_0_8z } >> celloutsig_0_6z[9:4];
  assign celloutsig_0_62z = celloutsig_0_60z[14:8] >> { _07_[8:6], _02_, _07_[4:2] };
  assign celloutsig_0_6z = { in_data[85:80], celloutsig_0_1z, celloutsig_0_5z } >> { in_data[81:70], celloutsig_0_2z };
  assign celloutsig_0_44z = { celloutsig_0_39z[6], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_24z } >> { celloutsig_0_39z[6:2], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_1_1z = in_data[141:130] >> { in_data[160:151], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_23z[6:3], celloutsig_0_24z } >> in_data[9:5];
  assign celloutsig_0_88z = { celloutsig_0_79z, celloutsig_0_54z, celloutsig_0_35z, celloutsig_0_71z } <<< celloutsig_0_69z[6:1];
  assign celloutsig_0_21z = { _05_[2], _04_, _05_[0], _08_[8:4], _03_, _08_[2] } <<< { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_48z = { celloutsig_0_21z[7:5], celloutsig_0_6z, celloutsig_0_14z } - { celloutsig_0_29z[9:1], celloutsig_0_23z };
  assign celloutsig_0_7z = { celloutsig_0_4z[4:1], celloutsig_0_0z, _07_[8:6], _02_, _07_[4:2], _00_, _07_[0] } - { in_data[23:5], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_7z[2:0], celloutsig_1_6z } - in_data[171:168];
  assign celloutsig_0_1z = celloutsig_0_0z[6:1] - celloutsig_0_0z[12:7];
  assign celloutsig_0_47z = ~((celloutsig_0_44z[6] & celloutsig_0_39z[3]) | celloutsig_0_30z[0]);
  assign celloutsig_0_90z = ~((celloutsig_0_88z[5] & celloutsig_0_69z[0]) | celloutsig_0_46z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[0] & celloutsig_0_2z) | (celloutsig_0_1z[5] & in_data[6]));
  assign celloutsig_0_64z = ~((celloutsig_0_37z & celloutsig_0_26z) | (celloutsig_0_35z & celloutsig_0_48z[16]));
  assign celloutsig_1_14z = ~((celloutsig_1_12z & celloutsig_1_11z) | (celloutsig_1_2z[3] & celloutsig_1_5z[6]));
  assign { _05_[5], _05_[1] } = { _01_, _04_ };
  assign { _07_[5], _07_[1] } = { _02_, _00_ };
  assign { _08_[17:9], _08_[3] } = { _05_[8:6], _01_, _05_[4:2], _04_, _05_[0], _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
