

================================================================
== Vitis HLS Report for 'arp_pkg_receiver'
================================================================
* Date:           Fri Sep  8 14:08:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.412 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.100 ns|  3.100 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress"   --->   Operation 4 'read' 'myIpAddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c11, i32 %myIpAddress_read"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c, i32 %myIpAddress_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %arpDataIn_V_data_V, i64 %arpDataIn_V_keep_V, i64 %arpDataIn_V_strb_V, i1 0, i1 %arpDataIn_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arpDataIn_V_last_V, i64 %arpDataIn_V_strb_V, i64 %arpDataIn_V_keep_V, i512 %arpDataIn_V_data_V, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataIn_V_data_V, i64 %arpDataIn_V_keep_V, i64 %arpDataIn_V_strb_V, i1 %arpDataIn_V_last_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:59]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_i, void %arp_pkg_receiver.exit, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:59]   --->   Operation 20 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataIn_V_data_V, i64 %arpDataIn_V_keep_V, i64 %arpDataIn_V_strb_V, i1 %arpDataIn_V_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:60]   --->   Operation 21 'read' 'empty' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_data = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:60]   --->   Operation 22 'extractvalue' 'currWord_data' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%currWord_last = extractvalue i641 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:60]   --->   Operation 23 'extractvalue' 'currWord_last' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wordCount_load = load i4 %wordCount" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:62]   --->   Operation 24 'load' 'wordCount_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln62 = icmp_eq  i4 %wordCount_load, i4 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:62]   --->   Operation 25 'icmp' 'icmp_ln62' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %if.end44.i, void %if.then2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:62]   --->   Operation 26 'br' 'br_ln62' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%meta_srcMac = partselect i48 @_ssdm_op_PartSelect.i48.i512.i32.i32, i512 %currWord_data, i32 48, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:63]   --->   Operation 27 'partselect' 'meta_srcMac' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%opCode = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %currWord_data, i32 160, i32 175" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:69]   --->   Operation 28 'partselect' 'opCode' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%meta_hwAddrSrc = partselect i48 @_ssdm_op_PartSelect.i48.i512.i32.i32, i512 %currWord_data, i32 176, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:70]   --->   Operation 29 'partselect' 'meta_hwAddrSrc' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%protoAddrDst = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data, i32 304, i32 335" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:72]   --->   Operation 30 'partselect' 'protoAddrDst' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln74 = icmp_eq  i16 %opCode, i16 256" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:74]   --->   Operation 31 'icmp' 'icmp_ln74' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln74_1 = icmp_eq  i32 %protoAddrDst, i32 %myIpAddress_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:74]   --->   Operation 32 'icmp' 'icmp_ln74_1' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns)   --->   "%and_ln74 = and i1 %icmp_ln74, i1 %icmp_ln74_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:74]   --->   Operation 33 'and' 'and_ln74' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %and_ln74, void %if.else.i, void %if.then33.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:74]   --->   Operation 34 'br' 'br_ln74' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln76 = icmp_eq  i16 %opCode, i16 512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:76]   --->   Operation 35 'icmp' 'icmp_ln76' <Predicate = (tmp_i & icmp_ln62 & !and_ln74)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%and_ln76 = and i1 %icmp_ln76, i1 %icmp_ln74_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:76]   --->   Operation 36 'and' 'and_ln76' <Predicate = (tmp_i & icmp_ln62 & !and_ln74)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %and_ln76, void %if.end.i, void %if.then37.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:76]   --->   Operation 37 'br' 'br_ln76' <Predicate = (tmp_i & icmp_ln62 & !and_ln74)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_15_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data, i32 224, i32 255" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:77]   --->   Operation 38 'partselect' 'tmp_15_i' <Predicate = (tmp_i & icmp_ln62 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end43.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = (tmp_i & icmp_ln62 & !and_ln74)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11_i = partselect i48 @_ssdm_op_PartSelect.i48.i512.i32.i32, i512 %currWord_data, i32 176, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 40 'partselect' 'tmp_11_i' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_12_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data, i32 224, i32 255" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 41 'partselect' 'tmp_12_i' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %currWord_data, i32 96, i32 159" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 42 'partselect' 'tmp_13_i' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln78 = br void %if.end44.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:78]   --->   Operation 43 'br' 'br_ln78' <Predicate = (tmp_i & icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln83 = add i4 %wordCount_load, i4 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:83]   --->   Operation 44 'add' 'add_ln83' <Predicate = (tmp_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.35ns)   --->   "%select_ln80 = select i1 %currWord_last, i4 0, i4 %add_ln83" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:80]   --->   Operation 45 'select' 'select_ln80' <Predicate = (tmp_i)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln81 = store i4 %select_ln80, i4 %wordCount" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:81]   --->   Operation 46 'store' 'store_ln81' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arp_pkg_receiver.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:84]   --->   Operation 47 'br' 'br_ln84' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln77_cast = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i32.i16.i48, i1 1, i32 %tmp_15_i, i16 0, i48 %meta_hwAddrSrc" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:77]   --->   Operation 48 'bitconcatenate' 'zext_ln77_cast' <Predicate = (tmp_i & icmp_ln62 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i97 %zext_ln77_cast" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:77]   --->   Operation 49 'zext' 'zext_ln77' <Predicate = (tmp_i & icmp_ln62 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.41ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpTableInsertFifo, i128 %zext_ln77" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:77]   --->   Operation 50 'write' 'write_ln77' <Predicate = (tmp_i & icmp_ln62 & !and_ln74 & and_ln76)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln77 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:77]   --->   Operation 51 'br' 'br_ln77' <Predicate = (tmp_i & icmp_ln62 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i16.i48.i64.i16.i48, i32 %tmp_12_i, i16 0, i48 %tmp_11_i, i64 %tmp_13_i, i16 0, i48 %meta_srcMac" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 52 'bitconcatenate' 'tmp_14_i' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i224 %tmp_14_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 53 'zext' 'zext_ln75' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.98ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %arpReplyFifo, i256 %zext_ln75" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 54 'write' 'write_ln75' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln75 = br void %if.end43.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 55 'br' 'br_ln75' <Predicate = (tmp_i & icmp_ln62 & and_ln74)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arpDataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ myIpAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ myIpAddress_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ myIpAddress_c11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wordCount]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpReplyFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface      ) [ 000]
myIpAddress_read        (read               ) [ 000]
write_ln0               (write              ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
write_ln0               (write              ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specpipeline_ln0        (specpipeline       ) [ 000]
tmp_i                   (nbreadreq          ) [ 011]
br_ln59                 (br                 ) [ 000]
empty                   (read               ) [ 000]
currWord_data           (extractvalue       ) [ 000]
currWord_last           (extractvalue       ) [ 000]
wordCount_load          (load               ) [ 000]
icmp_ln62               (icmp               ) [ 011]
br_ln62                 (br                 ) [ 000]
meta_srcMac             (partselect         ) [ 011]
opCode                  (partselect         ) [ 000]
meta_hwAddrSrc          (partselect         ) [ 011]
protoAddrDst            (partselect         ) [ 000]
icmp_ln74               (icmp               ) [ 000]
icmp_ln74_1             (icmp               ) [ 000]
and_ln74                (and                ) [ 011]
br_ln74                 (br                 ) [ 000]
icmp_ln76               (icmp               ) [ 000]
and_ln76                (and                ) [ 011]
br_ln76                 (br                 ) [ 000]
tmp_15_i                (partselect         ) [ 011]
br_ln0                  (br                 ) [ 000]
tmp_11_i                (partselect         ) [ 011]
tmp_12_i                (partselect         ) [ 011]
tmp_13_i                (partselect         ) [ 011]
br_ln78                 (br                 ) [ 000]
add_ln83                (add                ) [ 000]
select_ln80             (select             ) [ 000]
store_ln81              (store              ) [ 000]
br_ln84                 (br                 ) [ 000]
zext_ln77_cast          (bitconcatenate     ) [ 000]
zext_ln77               (zext               ) [ 000]
write_ln77              (write              ) [ 000]
br_ln77                 (br                 ) [ 000]
tmp_14_i                (bitconcatenate     ) [ 000]
zext_ln75               (zext               ) [ 000]
write_ln75              (write              ) [ 000]
br_ln75                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arpDataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arpDataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arpDataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arpDataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="myIpAddress">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="myIpAddress_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="myIpAddress_c11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_c11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wordCount">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpReplyFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpReplyFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i32.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i224.i32.i16.i48.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="myIpAddress_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_i_nbreadreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="512" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="0" index="3" bw="64" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="641" slack="0"/>
<pin id="152" dir="0" index="1" bw="512" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="0" index="3" bw="64" slack="0"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln77_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="0"/>
<pin id="165" dir="0" index="2" bw="97" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln75_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="256" slack="0"/>
<pin id="172" dir="0" index="2" bw="224" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="512" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="0" index="3" bw="9" slack="0"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_i/1 tmp_12_i/1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i tmp_12_i "/>
</bind>
</comp>

<comp id="189" class="1004" name="currWord_data_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="641" slack="0"/>
<pin id="191" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_data/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="currWord_last_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="641" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_last/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="wordCount_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wordCount_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln62_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="meta_srcMac_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="48" slack="0"/>
<pin id="210" dir="0" index="1" bw="512" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="0" index="3" bw="8" slack="0"/>
<pin id="213" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_srcMac/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="opCode_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="512" slack="0"/>
<pin id="221" dir="0" index="2" bw="9" slack="0"/>
<pin id="222" dir="0" index="3" bw="9" slack="0"/>
<pin id="223" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opCode/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="meta_hwAddrSrc_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="48" slack="0"/>
<pin id="230" dir="0" index="1" bw="512" slack="0"/>
<pin id="231" dir="0" index="2" bw="9" slack="0"/>
<pin id="232" dir="0" index="3" bw="9" slack="0"/>
<pin id="233" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_hwAddrSrc/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="protoAddrDst_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="512" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="0" index="3" bw="10" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="protoAddrDst/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln74_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln74_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln74_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln74/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln76_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln76_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_11_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="48" slack="0"/>
<pin id="280" dir="0" index="1" bw="512" slack="0"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="0" index="3" bw="9" slack="0"/>
<pin id="283" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_13_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="512" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="0" index="3" bw="9" slack="0"/>
<pin id="293" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln83_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln80_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln81_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln77_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="97" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="0" index="3" bw="1" slack="0"/>
<pin id="323" dir="0" index="4" bw="48" slack="1"/>
<pin id="324" dir="1" index="5" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln77_cast/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln77_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="97" slack="0"/>
<pin id="331" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_14_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="224" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="0" index="3" bw="48" slack="1"/>
<pin id="339" dir="0" index="4" bw="64" slack="1"/>
<pin id="340" dir="0" index="5" bw="1" slack="0"/>
<pin id="341" dir="0" index="6" bw="48" slack="1"/>
<pin id="342" dir="1" index="7" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln75_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="224" slack="0"/>
<pin id="349" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln62_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="360" class="1005" name="meta_srcMac_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="48" slack="1"/>
<pin id="362" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="meta_srcMac "/>
</bind>
</comp>

<comp id="365" class="1005" name="meta_hwAddrSrc_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="48" slack="1"/>
<pin id="367" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="meta_hwAddrSrc "/>
</bind>
</comp>

<comp id="370" class="1005" name="and_ln74_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln74 "/>
</bind>
</comp>

<comp id="374" class="1005" name="and_ln76_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln76 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_11_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="48" slack="1"/>
<pin id="380" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_13_i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="114" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="167"><net_src comp="108" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="112" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="182"><net_src comp="80" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="92" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="188"><net_src comp="176" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="150" pin="5"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="197"><net_src comp="150" pin="5"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="189" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="189" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="189" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="189" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="82" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="218" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="238" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="114" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="218" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="254" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="189" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="78" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="94" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="189" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="96" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="98" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="302"><net_src comp="198" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="100" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="194" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="298" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="102" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="104" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="185" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="106" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="5"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="343"><net_src comp="110" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="185" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="106" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="106" pin="0"/><net_sink comp="334" pin=5"/></net>

<net id="350"><net_src comp="334" pin="7"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="355"><net_src comp="136" pin="6"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="202" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="208" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="334" pin=6"/></net>

<net id="368"><net_src comp="228" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="373"><net_src comp="260" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="272" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="278" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="386"><net_src comp="288" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="334" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: myIpAddress_c | {1 }
	Port: myIpAddress_c11 | {1 }
	Port: wordCount | {1 }
	Port: arpReplyFifo | {2 }
	Port: arpTableInsertFifo | {2 }
 - Input state : 
	Port: arp_pkg_receiver : arpDataIn_V_data_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_keep_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_strb_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_last_V | {1 }
	Port: arp_pkg_receiver : myIpAddress | {1 }
	Port: arp_pkg_receiver : wordCount | {1 }
  - Chain level:
	State 1
		icmp_ln62 : 1
		br_ln62 : 2
		meta_srcMac : 1
		opCode : 1
		meta_hwAddrSrc : 1
		protoAddrDst : 1
		icmp_ln74 : 2
		icmp_ln74_1 : 2
		and_ln74 : 3
		br_ln74 : 3
		icmp_ln76 : 2
		and_ln76 : 3
		br_ln76 : 3
		tmp_15_i : 1
		tmp_11_i : 1
		tmp_12_i : 1
		tmp_13_i : 1
		add_ln83 : 1
		select_ln80 : 2
		store_ln81 : 3
	State 2
		zext_ln77 : 1
		write_ln77 : 2
		zext_ln75 : 1
		write_ln75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln62_fu_202       |    0    |    12   |
|   icmp   |       icmp_ln74_fu_248       |    0    |    23   |
|          |      icmp_ln74_1_fu_254      |    0    |    39   |
|          |       icmp_ln76_fu_266       |    0    |    23   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln83_fu_298       |    0    |    12   |
|----------|------------------------------|---------|---------|
|    and   |        and_ln74_fu_260       |    0    |    2    |
|          |        and_ln76_fu_272       |    0    |    2    |
|----------|------------------------------|---------|---------|
|  select  |      select_ln80_fu_304      |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | myIpAddress_read_read_fu_114 |    0    |    0    |
|          |       empty_read_fu_150      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_120    |    0    |    0    |
|   write  |    write_ln0_write_fu_128    |    0    |    0    |
|          |    write_ln77_write_fu_162   |    0    |    0    |
|          |    write_ln75_write_fu_169   |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|    tmp_i_nbreadreq_fu_136    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_176          |    0    |    0    |
|          |      meta_srcMac_fu_208      |    0    |    0    |
|          |         opCode_fu_218        |    0    |    0    |
|partselect|     meta_hwAddrSrc_fu_228    |    0    |    0    |
|          |      protoAddrDst_fu_238     |    0    |    0    |
|          |        tmp_11_i_fu_278       |    0    |    0    |
|          |        tmp_13_i_fu_288       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|     currWord_data_fu_189     |    0    |    0    |
|          |     currWord_last_fu_194     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|     zext_ln77_cast_fu_318    |    0    |    0    |
|          |        tmp_14_i_fu_334       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln77_fu_329       |    0    |    0    |
|          |       zext_ln75_fu_347       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   117   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln74_reg_370   |    1   |
|   and_ln76_reg_374   |    1   |
|   icmp_ln62_reg_356  |    1   |
|meta_hwAddrSrc_reg_365|   48   |
|  meta_srcMac_reg_360 |   48   |
|        reg_185       |   32   |
|   tmp_11_i_reg_378   |   48   |
|   tmp_13_i_reg_383   |   64   |
|     tmp_i_reg_352    |    1   |
+----------------------+--------+
|         Total        |   244  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   117  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   244  |    -   |
+-----------+--------+--------+
|   Total   |   244  |   117  |
+-----------+--------+--------+
