
---------- Begin Simulation Statistics ----------
final_tick                               2542177949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.13                       # Real time elapsed on the host
host_tick_rate                              671306234                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197283                       # Number of instructions simulated
sim_ops                                       4197283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012168                       # Number of seconds simulated
sim_ticks                                 12168104500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.897872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380935                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               812265                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2676                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115105                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            870840                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43423                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          281645                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238222                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1075882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71691                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32638                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197283                       # Number of instructions committed
system.cpu.committedOps                       4197283                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.794827                       # CPI: cycles per instruction
system.cpu.discardedOps                        296489                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621242                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478579                       # DTB hits
system.cpu.dtb.data_misses                       8571                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419117                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874325                       # DTB read hits
system.cpu.dtb.read_misses                       7637                       # DTB read misses
system.cpu.dtb.write_accesses                  202125                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604254                       # DTB write hits
system.cpu.dtb.write_misses                       934                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18165                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3656782                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1154522                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17083748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172568                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1007481                       # ITB accesses
system.cpu.itb.fetch_acv                          784                       # ITB acv
system.cpu.itb.fetch_hits                      999971                       # ITB hits
system.cpu.itb.fetch_misses                      7510                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11230380500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8748000      0.07%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19133000      0.16%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               914147500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12172409000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8179811000     67.20%     67.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3992598000     32.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24322529                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542210     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839632     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592751     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197283                       # Class of committed instruction
system.cpu.quiesceCycles                        13680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7238781                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22778458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22778458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22778458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22778458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116812.605128                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116812.605128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116812.605128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116812.605128                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13015492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13015492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13015492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13015492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66746.112821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66746.112821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66746.112821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66746.112821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22428961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22428961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116817.505208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116817.505208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12815995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12815995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66749.973958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66749.973958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.285242                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678423000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.285242                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205328                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205328                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131008                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34906                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89009                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34537                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28990                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28990                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41304                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11426752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11426752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18159609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160308                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002751                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052378                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159867     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160308                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837336537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378223500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475105750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5730176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10228608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5730176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5730176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470917718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369690448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840608165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470917718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470917718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183593427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183593427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183593427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470917718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369690448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024201592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000214888250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414438                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114305                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159822                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123697                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123697                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10556                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1966                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5850                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2052405000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4851142500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13749.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32499.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105472                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82133                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159822                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123697                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.027068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.898479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.701041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35405     42.48%     42.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24808     29.76%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10131     12.16%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4717      5.66%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2434      2.92%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1425      1.71%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          993      1.19%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          621      0.75%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83347                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.926702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.330392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.640086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1357     18.12%     18.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5641     75.31%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.15%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.15%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.742758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6652     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              517      6.90%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.28%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.63%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7788736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10228608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7916608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12168099500                       # Total gap between requests
system.mem_ctrls.avgGap                      42918.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7788736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417984575.987163782120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367102698.698881149292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640094437.058787584305                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123697                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584340250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2266802250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298621329500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28864.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32250.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414135.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320200440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170160210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569058000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315037440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5324890980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188433600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7847848350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.952412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437059250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11324925250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274989960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146141655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496701240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320231340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5261777730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7701491205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.924479                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    576140750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11185843750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12160904500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1712912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1712912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1712912                       # number of overall hits
system.cpu.icache.overall_hits::total         1712912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89600                       # number of overall misses
system.cpu.icache.overall_misses::total         89600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5514438500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5514438500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5514438500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5514438500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1802512                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1802512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1802512                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1802512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049708                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049708                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049708                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049708                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61545.072545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61545.072545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61545.072545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61545.072545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89009                       # number of writebacks
system.cpu.icache.writebacks::total             89009                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89600                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5424839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5424839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5424839500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5424839500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049708                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60545.083705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60545.083705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60545.083705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60545.083705                       # average overall mshr miss latency
system.cpu.icache.replacements                  89009                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1712912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1712912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5514438500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5514438500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1802512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1802512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049708                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61545.072545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61545.072545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5424839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5424839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60545.083705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60545.083705                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848532                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1768079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89087                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.846656                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848532                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3694623                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3694623                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335437                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105999                       # number of overall misses
system.cpu.dcache.overall_misses::total        105999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6803616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6803616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6803616000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6803616000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441436                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64185.662129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64185.662129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64185.662129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64185.662129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34730                       # number of writebacks
system.cpu.dcache.writebacks::total             34730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36580                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4427142500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4427142500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4427142500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4427142500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63774.218874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63774.218874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63774.218874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63774.218874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3318156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3318156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66960.406829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66960.406829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9138                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66805.732878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66805.732878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3485460000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3485460000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61749.667818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61749.667818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1727122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1727122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59549.770713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59549.770713                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64843500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64843500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079296                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73104.284104                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73104.284104                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63956500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63956500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72104.284104                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72104.284104                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542177949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.361205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.183111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.361205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997772                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997772                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3311208033000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246630                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   246630                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.55                       # Real time elapsed on the host
host_tick_rate                              431589081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   438150892                       # Number of instructions simulated
sim_ops                                     438150892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.766739                       # Number of seconds simulated
sim_ticks                                766739157500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.966877                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                67983128                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             95795575                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             167371                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10653774                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          86658337                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4860660                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14854666                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9994006                       # Number of indirect misses.
system.cpu.branchPred.lookups               125665135                       # Number of BP lookups
system.cpu.branchPred.usedRAS                11823971                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       660429                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   433214406                       # Number of instructions committed
system.cpu.committedOps                     433214406                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.539413                       # CPI: cycles per instruction
system.cpu.discardedOps                      20324743                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                119322243                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    123264407                       # DTB hits
system.cpu.dtb.data_misses                    1322271                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 81893909                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     82182592                       # DTB read hits
system.cpu.dtb.read_misses                    1289886                       # DTB read misses
system.cpu.dtb.write_accesses                37428334                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    41081815                       # DTB write hits
system.cpu.dtb.write_misses                     32385                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              395787                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          336181018                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          96998827                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43193439                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       716560681                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282533                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               238077457                       # ITB accesses
system.cpu.itb.fetch_acv                          472                       # ITB acv
system.cpu.itb.fetch_hits                   238075431                       # ITB hits
system.cpu.itb.fetch_misses                      2026                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 26217      6.84%      6.89% # number of callpals executed
system.cpu.kern.callpal::rdps                    1756      0.46%      7.35% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.35% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.35% # number of callpals executed
system.cpu.kern.callpal::rti                     3901      1.02%      8.37% # number of callpals executed
system.cpu.kern.callpal::callsys                  200      0.05%      8.42% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.42% # number of callpals executed
system.cpu.kern.callpal::rdunique              350915     91.58%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 383193                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1607024                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    11019     35.60%     35.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     785      2.54%     38.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   19099     61.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30955                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11018     48.17%     48.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      785      3.43%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11018     48.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22873                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             750229839500     97.91%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                88717000      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1056955000      0.14%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14830690500      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         766206202000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.576889                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738911                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3811                      
system.cpu.kern.mode_good::user                  3811                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4089                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3811                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.932013                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964810                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55657736000      7.26%      7.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         710548466000     92.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1533324550                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            33438164      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               261418723     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 230908      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                243132      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 49184      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 16400      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               84076175     19.41%     87.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              40900374      9.44%     97.04% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             50287      0.01%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            50307      0.01%     97.06% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12740752      2.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                433214406                       # Class of committed instruction
system.cpu.quiesceCycles                       153765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       816763869                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7534211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15068242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3858493345                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3858493345                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3858493345                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3858493345                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117931.821780                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117931.821780                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117931.821780                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117931.821780                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           133                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.777778                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2220748057                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2220748057                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2220748057                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2220748057                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67875.422000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67875.422000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67875.422000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67875.422000                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8991966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8991966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115281.615385                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115281.615385                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5091966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5091966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65281.615385                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65281.615385                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3849501379                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3849501379                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117938.154994                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117938.154994                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2215656091                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2215656091                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67881.620435                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67881.620435                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6990554                       # Transaction distribution
system.membus.trans_dist::WriteReq               1736                       # Transaction distribution
system.membus.trans_dist::WriteResp              1736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1101364                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4360094                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2072568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            512048                       # Transaction distribution
system.membus.trans_dist::ReadExResp           512048                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4360095                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2629247                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13080284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     13080284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9423655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9429563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22575283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    558092096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    558092096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    269436032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    269445742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               829626798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7536994                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004476                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7536843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7536994                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5529000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         38417929491                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17022928000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22668633750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      279046080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      201037696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          480083776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    279046080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     279046080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     70487296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70487296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4360095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3141214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7501309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1101364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1101364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         363938736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         262198290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             626137026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    363938736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        363938736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91931259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91931259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91931259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        363938736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        262198290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            718068285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5067305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2528034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3128857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153734250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       299115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       299115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16582987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4774093                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7501309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5461419                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7501309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5461419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1844418                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                394114                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            190751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            286828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            452852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            188763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            236551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            404300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            354249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            569797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            214591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            212975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           665952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           316951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           333304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           247467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           481282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           500278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            124156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            411887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            398676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            194075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            367141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            226867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            703541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             85603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           505455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           290815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           490574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           591127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  78520941250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28284455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            184587647500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13880.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32630.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       173                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3568399                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3582637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7501309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5461419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5431719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  219319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 105611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 113223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 284104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 306641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 302905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 301683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 305337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 320933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 302974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 302865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 302412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 300179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 299341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 299309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 299172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 299132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 299245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 299357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    575                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3573154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.084846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.684787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.490883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1307181     36.58%     36.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1417829     39.68%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       377347     10.56%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       187598      5.25%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121142      3.39%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41422      1.16%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28827      0.81%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18461      0.52%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        73347      2.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3573154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       299115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.912077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.606184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.083048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           17134      5.73%      5.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15         102800     34.37%     40.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        103316     34.54%     74.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         43135     14.42%     89.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24950      8.34%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5089      1.70%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           853      0.29%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           479      0.16%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           375      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           233      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           195      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           138      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          124      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           94      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           57      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           56      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           63      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           20      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        299115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       299115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.940969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.892744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           185414     61.99%     61.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5024      1.68%     63.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            67652     22.62%     86.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            25137      8.40%     94.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14550      4.86%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              895      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              207      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              140      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        299115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              362041024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               118042752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               324307072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               480083776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            349530816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       422.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    626.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  766739109000                       # Total gap between requests
system.mem_ctrls.avgGap                      59149.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    161794176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    200246848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    324307072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211015929.494901269674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 261166846.692579418421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 422969231.227766036987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4360095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3141214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5461419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  80269905250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 104317742250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18538392075750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18410.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33209.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3394427.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13187594280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7009361205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21226191840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13168139040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60526059360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     331512298680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15262416000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       461892060405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.410945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36786595250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25603240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 704356694250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12325260780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6551012490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19164759600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13283741160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60526059360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     329220013470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17192788320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       458263635180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.678664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41821502250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25603240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 699321857750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34376                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9710                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2173000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4166000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170570345                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1576000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1591500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    768948483500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    237231996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        237231996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    237231996                       # number of overall hits
system.cpu.icache.overall_hits::total       237231996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4360094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4360094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4360094                       # number of overall misses
system.cpu.icache.overall_misses::total       4360094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 207430249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 207430249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 207430249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 207430249500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    241592090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241592090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    241592090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241592090                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47574.719605                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47574.719605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47574.719605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47574.719605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4360094                       # number of writebacks
system.cpu.icache.writebacks::total           4360094                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4360094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4360094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4360094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4360094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 203070154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 203070154500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 203070154500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 203070154500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46574.719375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46574.719375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46574.719375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46574.719375                       # average overall mshr miss latency
system.cpu.icache.replacements                4360094                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    237231996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       237231996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4360094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4360094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 207430249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 207430249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    241592090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241592090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47574.719605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47574.719605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4360094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4360094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 203070154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 203070154500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46574.719375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46574.719375                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           241647998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4360606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.416150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         487544275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        487544275                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    115665825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        115665825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115665825                       # number of overall hits
system.cpu.dcache.overall_hits::total       115665825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3542013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3542013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3542013                       # number of overall misses
system.cpu.dcache.overall_misses::total       3542013                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 232530767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 232530767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 232530767500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 232530767500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    119207838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119207838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    119207838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119207838                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65649.326386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65649.326386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65649.326386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65649.326386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1068724                       # number of writebacks
system.cpu.dcache.writebacks::total           1068724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       409575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       409575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       409575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       409575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3132438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3132438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3132438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3132438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2951                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2951                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 204027833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 204027833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 204027833500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 204027833500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242938500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242938500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026277                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026277                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026277                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65133.877670                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65133.877670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65133.877670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65133.877670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82324.127414                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82324.127414                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3141214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     77421490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        77421490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2626549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2626549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 176081014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 176081014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     80048039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     80048039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67038.922365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67038.922365                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2620392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2620392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 173024027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 173024027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242938500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242938500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66029.825881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66029.825881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199949.382716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199949.382716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38244335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38244335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       915464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       915464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  56449753000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  56449753000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39159799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39159799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61662.449861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61662.449861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       403418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       403418                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       512046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       512046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31003806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31003806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60548.868656                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60548.868656                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1758726                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1758726                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8793                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8793                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    650026000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    650026000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1767519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1767519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004975                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004975                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73925.395201                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73925.395201                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8792                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8792                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    641158500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    641158500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004974                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72925.216106                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72925.216106                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1767223                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1767223                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1767223                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1767223                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 769030083500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122364500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3142238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.941831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          609                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         248626374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        248626374                       # Number of data accesses

---------- End Simulation Statistics   ----------
