// Seed: 1635752177
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_1;
  wire id_1;
  generate
    assign id_1 = id_1;
  endgenerate
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_5[1'b0] = id_5;
  wire id_6;
  supply0 id_7 = id_2 ? id_4 - id_3++ : 1'b0;
  wand id_8;
  assign id_8 = 1;
  wire id_9;
endmodule
