{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 10:21:37 2021 " "Info: Processing started: Sat Apr 24 10:21:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1~latch " "Warning: Node \"inst1~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst4~latch " "Warning: Node \"inst4~latch\" is a latch" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clr " "Info: Assuming node \"clr\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d1 " "Info: Assuming node \"d1\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -80 24 192 -64 "d1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "pre " "Info: Assuming node \"pre\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -248 24 192 -232 "pre" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pre" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d0 " "Info: Assuming node \"d0\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -24 24 192 -8 "d0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "d2 " "Info: Assuming node \"d2\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -136 24 192 -120 "d2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "d2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst~latch " "Info: Detected ripple clock \"inst~latch\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~latch " "Info: Detected ripple clock \"inst2~latch\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~latch " "Info: Detected ripple clock \"inst1~latch\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst~_emulated " "Info: Detected ripple clock \"inst~_emulated\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -8 520 584 40 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst~head_lut " "Info: Detected gated clock \"inst~head_lut\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst2~head_lut " "Info: Detected gated clock \"inst2~head_lut\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -128 520 584 -80 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst1~_emulated " "Info: Detected ripple clock \"inst1~_emulated\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -72 520 584 -24 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~head_lut " "Info: Detected gated clock \"inst1~head_lut\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst2~_emulated " "Info: Detected ripple clock \"inst2~_emulated\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clr register inst4~_emulated register inst4~_emulated 153.42 MHz 6.518 ns Internal " "Info: Clock \"clr\" has Internal fmax of 153.42 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\" (period= 6.518 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.322 ns + Longest register register " "Info: + Longest register to register delay is 1.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X24_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns inst4~head_lut 2 COMB LCCOMB_X24_Y2_N0 2 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.214 ns inst4~data_lut 3 COMB LCCOMB_X24_Y2_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X24_Y2_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.322 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.322 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.33 % ) " "Info: Total cell delay = 0.520 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 60.67 % ) " "Info: Total interconnect delay = 0.802 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.932 ns - Smallest " "Info: - Smallest clock skew is -4.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 4.604 ns + Shortest register " "Info: + Shortest clock path from clock \"clr\" to destination register is 4.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.623 ns) 2.984 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.387 ns) + CELL(0.623 ns) = 2.984 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { clr inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.580 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.580 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.604 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.604 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.469 ns ( 53.63 % ) " "Info: Total cell delay = 2.469 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 46.37 % ) " "Info: Total interconnect delay = 2.135 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.387ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.623ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 9.536 ns - Longest register " "Info: - Longest clock path from clock \"clr\" to source register is 9.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.206 ns) 2.908 ns inst11 2 COMB LCCOMB_X21_Y2_N4 3 " "Info: 2: + IC(1.728 ns) + CELL(0.206 ns) = 2.908 ns; Loc. = LCCOMB_X21_Y2_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { clr inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 3.610 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.383 ns) + CELL(0.319 ns) = 3.610 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 4.911 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 4.911 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 6.386 ns inst1~head_lut 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(1.109 ns) + CELL(0.366 ns) = 6.386 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 7.689 ns inst2~_emulated 6 REG LCFF_X24_Y2_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.689 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 8.512 ns inst2~head_lut 7 COMB LCCOMB_X24_Y2_N18 3 " "Info: 7: + IC(0.457 ns) + CELL(0.366 ns) = 8.512 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 9.536 ns inst4~_emulated 8 REG LCFF_X24_Y2_N7 1 " "Info: 8: + IC(0.358 ns) + CELL(0.666 ns) = 9.536 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.837 ns ( 50.72 % ) " "Info: Total cell delay = 4.837 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 49.28 % ) " "Info: Total interconnect delay = 4.699 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.728ns 0.383ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.387ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.623ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.728ns 0.383ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.387ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.623ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.728ns 0.383ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d1 register register inst2~_emulated inst2~_emulated 360.1 MHz Internal " "Info: Clock \"d1\" Internal fmax is restricted to 360.1 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.537 ns + Longest register register " "Info: + Longest register to register delay is 1.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X24_Y2_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 0.823 ns inst2~head_lut 2 COMB LCCOMB_X24_Y2_N18 3 " "Info: 2: + IC(0.457 ns) + CELL(0.366 ns) = 0.823 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.206 ns) 1.429 ns inst2~data_lut 3 COMB LCCOMB_X24_Y2_N8 1 " "Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 1.429 ns; Loc. = LCCOMB_X24_Y2_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.537 ns inst2~_emulated 4 REG LCFF_X24_Y2_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.537 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 44.24 % ) " "Info: Total cell delay = 0.680 ns ( 44.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.857 ns ( 55.76 % ) " "Info: Total interconnect delay = 0.857 ns ( 55.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.537 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.457ns 0.400ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.436 ns - Smallest " "Info: - Smallest clock skew is -0.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 destination 4.358 ns + Shortest register " "Info: + Shortest clock path from clock \"d1\" to destination register is 4.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns d1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -80 24 192 -64 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.370 ns) 2.754 ns inst12 2 COMB LCCOMB_X24_Y2_N2 3 " "Info: 2: + IC(1.400 ns) + CELL(0.370 ns) = 2.754 ns; Loc. = LCCOMB_X24_Y2_N2; Fanout = 3; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { d1 inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 344 352 416 392 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.206 ns) 3.359 ns inst1~head_lut 3 COMB LCCOMB_X24_Y2_N28 3 " "Info: 3: + IC(0.399 ns) + CELL(0.206 ns) = 3.359 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { inst12 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.358 ns inst2~_emulated 4 REG LCFF_X24_Y2_N9 1 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 4.358 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 51.08 % ) " "Info: Total cell delay = 2.226 ns ( 51.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 48.92 % ) " "Info: Total interconnect delay = 2.132 ns ( 48.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.358 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.400ns 0.399ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d1 source 4.794 ns - Longest register " "Info: - Longest clock path from clock \"d1\" to source register is 4.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns d1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'd1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -80 24 192 -64 "d1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.370 ns) 2.757 ns inst19 2 COMB LCCOMB_X24_Y2_N16 3 " "Info: 2: + IC(1.403 ns) + CELL(0.370 ns) = 2.757 ns; Loc. = LCCOMB_X24_Y2_N16; Fanout = 3; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { d1 inst19 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -72 520 584 -24 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.615 ns) 3.795 ns inst1~head_lut 3 COMB LCCOMB_X24_Y2_N28 3 " "Info: 3: + IC(0.423 ns) + CELL(0.615 ns) = 3.795 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst19 inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.794 ns inst2~_emulated 4 REG LCFF_X24_Y2_N9 1 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 4.794 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.635 ns ( 54.96 % ) " "Info: Total cell delay = 2.635 ns ( 54.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.159 ns ( 45.04 % ) " "Info: Total interconnect delay = 2.159 ns ( 45.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.423ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.358 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.400ns 0.399ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.423ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.615ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.537 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.457ns 0.400ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { d1 inst12 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.358 ns" { d1 {} d1~combout {} inst12 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.400ns 0.399ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { d1 inst19 inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { d1 {} d1~combout {} inst19 {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.403ns 0.423ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.615ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pre register inst4~_emulated register inst4~_emulated 138.95 MHz 7.197 ns Internal " "Info: Clock \"pre\" has Internal fmax of 138.95 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\" (period= 7.197 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.322 ns + Longest register register " "Info: + Longest register to register delay is 1.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X24_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns inst4~head_lut 2 COMB LCCOMB_X24_Y2_N0 2 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.214 ns inst4~data_lut 3 COMB LCCOMB_X24_Y2_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X24_Y2_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.322 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.322 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.33 % ) " "Info: Total cell delay = 0.520 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 60.67 % ) " "Info: Total interconnect delay = 0.802 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.611 ns - Smallest " "Info: - Smallest clock skew is -5.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 4.389 ns + Shortest register " "Info: + Shortest clock path from clock \"pre\" to destination register is 4.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -248 24 192 -232 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.370 ns) 2.769 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.435 ns) + CELL(0.370 ns) = 2.769 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { pre inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.365 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.365 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.389 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.389 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 50.26 % ) " "Info: Total cell delay = 2.206 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 49.74 % ) " "Info: Total interconnect delay = 2.183 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.389 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.435ns 0.390ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"pre\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -248 24 192 -232 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.370 ns) 3.070 ns inst18 2 COMB LCCOMB_X21_Y2_N26 3 " "Info: 2: + IC(1.736 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X21_Y2_N26; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { pre inst18 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -8 520 584 40 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 4.074 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.380 ns) + CELL(0.624 ns) = 4.074 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.375 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 5.375 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 6.850 ns inst1~head_lut 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(1.109 ns) + CELL(0.366 ns) = 6.850 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 8.153 ns inst2~_emulated 6 REG LCFF_X24_Y2_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 8.153 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 8.976 ns inst2~head_lut 7 COMB LCCOMB_X24_Y2_N18 3 " "Info: 7: + IC(0.457 ns) + CELL(0.366 ns) = 8.976 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 10.000 ns inst4~_emulated 8 REG LCFF_X24_Y2_N7 1 " "Info: 8: + IC(0.358 ns) + CELL(0.666 ns) = 10.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.296 ns ( 52.96 % ) " "Info: Total cell delay = 5.296 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 47.04 % ) " "Info: Total interconnect delay = 4.704 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.380ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.389 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.435ns 0.390ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.380ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.389 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.435ns 0.390ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.380ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register inst1~_emulated register inst1~_emulated 325.2 MHz 3.075 ns Internal " "Info: Clock \"clk\" has Internal fmax of 325.2 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\" (period= 3.075 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.811 ns + Longest register register " "Info: + Longest register to register delay is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X21_Y2_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 1.475 ns inst1~head_lut 2 COMB LCCOMB_X24_Y2_N28 3 " "Info: 2: + IC(1.109 ns) + CELL(0.366 ns) = 1.475 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.206 ns) 2.703 ns inst1~data_lut 3 COMB LCCOMB_X21_Y2_N8 1 " "Info: 3: + IC(1.022 ns) + CELL(0.206 ns) = 2.703 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.811 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.811 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 24.19 % ) " "Info: Total cell delay = 0.680 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 75.81 % ) " "Info: Total interconnect delay = 2.131 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.109ns 1.022ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.699 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.970 ns) 4.064 ns inst~_emulated 2 REG LCFF_X21_Y2_N19 1 " "Info: 2: + IC(1.944 ns) + CELL(0.970 ns) = 4.064 ns; Loc. = LCFF_X21_Y2_N19; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 4.702 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.432 ns) + CELL(0.206 ns) = 4.702 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.699 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.699 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 52.50 % ) " "Info: Total cell delay = 2.992 ns ( 52.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.707 ns ( 47.50 % ) " "Info: Total interconnect delay = 2.707 ns ( 47.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.699 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.970 ns) 4.064 ns inst~_emulated 2 REG LCFF_X21_Y2_N19 1 " "Info: 2: + IC(1.944 ns) + CELL(0.970 ns) = 4.064 ns; Loc. = LCFF_X21_Y2_N19; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 4.702 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.432 ns) + CELL(0.206 ns) = 4.702 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.699 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.699 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 52.50 % ) " "Info: Total cell delay = 2.992 ns ( 52.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.707 ns ( 47.50 % ) " "Info: Total interconnect delay = 2.707 ns ( 47.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.109ns 1.022ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { clk inst~_emulated inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "d0 register inst1~_emulated register inst1~_emulated 307.79 MHz 3.249 ns Internal " "Info: Clock \"d0\" has Internal fmax of 307.79 MHz between source register \"inst1~_emulated\" and destination register \"inst1~_emulated\" (period= 3.249 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.811 ns + Longest register register " "Info: + Longest register to register delay is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1~_emulated 1 REG LCFF_X21_Y2_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 1.475 ns inst1~head_lut 2 COMB LCCOMB_X24_Y2_N28 3 " "Info: 2: + IC(1.109 ns) + CELL(0.366 ns) = 1.475 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.206 ns) 2.703 ns inst1~data_lut 3 COMB LCCOMB_X21_Y2_N8 1 " "Info: 3: + IC(1.022 ns) + CELL(0.206 ns) = 2.703 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.811 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.811 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 24.19 % ) " "Info: Total cell delay = 0.680 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 75.81 % ) " "Info: Total interconnect delay = 2.131 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.109ns 1.022ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.174 ns - Smallest " "Info: - Smallest clock skew is -0.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 destination 4.908 ns + Shortest register " "Info: + Shortest clock path from clock \"d0\" to destination register is 4.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d0 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -24 24 192 -8 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.206 ns) 2.907 ns inst18 2 COMB LCCOMB_X21_Y2_N26 3 " "Info: 2: + IC(1.727 ns) + CELL(0.206 ns) = 2.907 ns; Loc. = LCCOMB_X21_Y2_N26; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { d0 inst18 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -8 520 584 40 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 3.911 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.380 ns) + CELL(0.624 ns) = 3.911 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 4.908 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 4.908 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.470 ns ( 50.33 % ) " "Info: Total cell delay = 2.470 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.438 ns ( 49.67 % ) " "Info: Total interconnect delay = 2.438 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.908 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.727ns 0.380ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d0 source 5.082 ns - Longest register " "Info: - Longest clock path from clock \"d0\" to source register is 5.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d0 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -24 24 192 -8 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.651 ns) 3.383 ns inst11 2 COMB LCCOMB_X21_Y2_N4 3 " "Info: 2: + IC(1.758 ns) + CELL(0.651 ns) = 3.383 ns; Loc. = LCCOMB_X21_Y2_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { d0 inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 4.085 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.383 ns) + CELL(0.319 ns) = 4.085 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.082 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.082 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 51.36 % ) " "Info: Total cell delay = 2.610 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 48.64 % ) " "Info: Total interconnect delay = 2.472 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.758ns 0.383ns 0.331ns } { 0.000ns 0.974ns 0.651ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.908 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.727ns 0.380ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.758ns 0.383ns 0.331ns } { 0.000ns 0.974ns 0.651ns 0.319ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { inst1~_emulated inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { inst1~_emulated {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 1.109ns 1.022ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { d0 inst18 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.908 ns" { d0 {} d0~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.727ns 0.380ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { d0 inst11 inst~head_lut inst1~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { d0 {} d0~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.758ns 0.383ns 0.331ns } { 0.000ns 0.974ns 0.651ns 0.319ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "d2 register register inst4~_emulated inst4~_emulated 360.1 MHz Internal " "Info: Clock \"d2\" Internal fmax is restricted to 360.1 MHz between source register \"inst4~_emulated\" and destination register \"inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.322 ns + Longest register register " "Info: + Longest register to register delay is 1.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X24_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns inst4~head_lut 2 COMB LCCOMB_X24_Y2_N0 2 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.214 ns inst4~data_lut 3 COMB LCCOMB_X24_Y2_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X24_Y2_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.322 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.322 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.33 % ) " "Info: Total cell delay = 0.520 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 60.67 % ) " "Info: Total interconnect delay = 0.802 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.384 ns - Smallest " "Info: - Smallest clock skew is -0.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 destination 4.177 ns + Shortest register " "Info: + Shortest clock path from clock \"d2\" to destination register is 4.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -136 24 192 -120 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.206 ns) 2.557 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.377 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { d2 inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.153 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.153 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.177 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 49.13 % ) " "Info: Total cell delay = 2.052 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 50.87 % ) " "Info: Total interconnect delay = 2.125 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 source 4.561 ns - Longest register " "Info: - Longest clock path from clock \"d2\" to source register is 4.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -136 24 192 -120 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.206 ns) 2.556 ns inst20 2 COMB LCCOMB_X24_Y2_N4 3 " "Info: 2: + IC(1.376 ns) + CELL(0.206 ns) = 2.556 ns; Loc. = LCCOMB_X24_Y2_N4; Fanout = 3; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { d2 inst20 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -128 520 584 -80 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.589 ns) 3.537 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.392 ns) + CELL(0.589 ns) = 3.537 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { inst20 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.561 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.561 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 53.39 % ) " "Info: Total cell delay = 2.435 ns ( 53.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 46.61 % ) " "Info: Total interconnect delay = 2.126 ns ( 46.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.392ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.589ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.392ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.589ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { d2 inst20 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { d2 {} d2~combout {} inst20 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.376ns 0.392ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.589ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst4~_emulated {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clr 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst4~_emulated inst4~_emulated clr 3.612 ns " "Info: Found hold time violation between source  pin or register \"inst4~_emulated\" and destination pin or register \"inst4~_emulated\" for clock \"clr\" (Hold time is 3.612 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.932 ns + Largest " "Info: + Largest clock skew is 4.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr destination 9.536 ns + Longest register " "Info: + Longest clock path from clock \"clr\" to destination register is 9.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.206 ns) 2.908 ns inst11 2 COMB LCCOMB_X21_Y2_N4 3 " "Info: 2: + IC(1.728 ns) + CELL(0.206 ns) = 2.908 ns; Loc. = LCCOMB_X21_Y2_N4; Fanout = 3; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { clr inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 280 200 264 328 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 3.610 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.383 ns) + CELL(0.319 ns) = 3.610 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { inst11 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 4.911 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 4.911 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 6.386 ns inst1~head_lut 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(1.109 ns) + CELL(0.366 ns) = 6.386 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 7.689 ns inst2~_emulated 6 REG LCFF_X24_Y2_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.689 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 8.512 ns inst2~head_lut 7 COMB LCCOMB_X24_Y2_N18 3 " "Info: 7: + IC(0.457 ns) + CELL(0.366 ns) = 8.512 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 9.536 ns inst4~_emulated 8 REG LCFF_X24_Y2_N7 1 " "Info: 8: + IC(0.358 ns) + CELL(0.666 ns) = 9.536 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.837 ns ( 50.72 % ) " "Info: Total cell delay = 4.837 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 49.28 % ) " "Info: Total interconnect delay = 4.699 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.728ns 0.383ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clr source 4.604 ns - Shortest register " "Info: - Shortest clock path from clock \"clr\" to source register is 4.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clr 1 CLK PIN_82 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 4; CLK Node = 'clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 304 8 176 320 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.623 ns) 2.984 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.387 ns) + CELL(0.623 ns) = 2.984 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { clr inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.580 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.580 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.604 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.604 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.469 ns ( 53.63 % ) " "Info: Total cell delay = 2.469 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 46.37 % ) " "Info: Total interconnect delay = 2.135 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.387ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.623ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.728ns 0.383ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.387ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.623ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.322 ns - Shortest register register " "Info: - Shortest register to register delay is 1.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X24_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns inst4~head_lut 2 COMB LCCOMB_X24_Y2_N0 2 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.214 ns inst4~data_lut 3 COMB LCCOMB_X24_Y2_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X24_Y2_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.322 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.322 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.33 % ) " "Info: Total cell delay = 0.520 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 60.67 % ) " "Info: Total interconnect delay = 0.802 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { clr inst11 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { clr {} clr~combout {} inst11 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.728ns 0.383ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.319ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.604 ns" { clr inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.604 ns" { clr {} clr~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.387ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.623ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pre 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"pre\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst4~_emulated inst4~_emulated pre 4.291 ns " "Info: Found hold time violation between source  pin or register \"inst4~_emulated\" and destination pin or register \"inst4~_emulated\" for clock \"pre\" (Hold time is 4.291 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.611 ns + Largest " "Info: + Largest clock skew is 5.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"pre\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -248 24 192 -232 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.370 ns) 3.070 ns inst18 2 COMB LCCOMB_X21_Y2_N26 3 " "Info: 2: + IC(1.736 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X21_Y2_N26; Fanout = 3; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { pre inst18 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -8 520 584 40 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.624 ns) 4.074 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.380 ns) + CELL(0.624 ns) = 4.074 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { inst18 inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.375 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 5.375 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 6.850 ns inst1~head_lut 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(1.109 ns) + CELL(0.366 ns) = 6.850 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 8.153 ns inst2~_emulated 6 REG LCFF_X24_Y2_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 8.153 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 8.976 ns inst2~head_lut 7 COMB LCCOMB_X24_Y2_N18 3 " "Info: 7: + IC(0.457 ns) + CELL(0.366 ns) = 8.976 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 10.000 ns inst4~_emulated 8 REG LCFF_X24_Y2_N7 1 " "Info: 8: + IC(0.358 ns) + CELL(0.666 ns) = 10.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.296 ns ( 52.96 % ) " "Info: Total cell delay = 5.296 ns ( 52.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 47.04 % ) " "Info: Total interconnect delay = 4.704 ns ( 47.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.380ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pre source 4.389 ns - Shortest register " "Info: - Shortest clock path from clock \"pre\" to source register is 4.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pre 1 CLK PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 8; CLK Node = 'pre'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -248 24 192 -232 "pre" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.370 ns) 2.769 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.435 ns) + CELL(0.370 ns) = 2.769 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { pre inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.365 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.365 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.389 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.389 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 50.26 % ) " "Info: Total cell delay = 2.206 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 49.74 % ) " "Info: Total interconnect delay = 2.183 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.389 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.435ns 0.390ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.380ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.389 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.435ns 0.390ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.322 ns - Shortest register register " "Info: - Shortest register to register delay is 1.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X24_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns inst4~head_lut 2 COMB LCCOMB_X24_Y2_N0 2 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.214 ns inst4~data_lut 3 COMB LCCOMB_X24_Y2_N6 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X24_Y2_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.322 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.322 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.33 % ) " "Info: Total cell delay = 0.520 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.802 ns ( 60.67 % ) " "Info: Total interconnect delay = 0.802 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { pre inst18 inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { pre {} pre~combout {} inst18 {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.736ns 0.380ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { pre inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.389 ns" { pre {} pre~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.435ns 0.390ns 0.358ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { inst4~_emulated inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.322 ns" { inst4~_emulated {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.442ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4~_emulated d3 d2 5.077 ns register " "Info: tsu for register \"inst4~_emulated\" (data pin = \"d3\", clock pin = \"d2\") is 5.077 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.294 ns + Longest pin register " "Info: + Longest pin to register delay is 9.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns d3 1 PIN PIN_44 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 2; PIN Node = 'd3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -200 24 192 -184 "d3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.245 ns) + CELL(0.370 ns) 7.610 ns inst22 2 COMB LCCOMB_X24_Y2_N14 3 " "Info: 2: + IC(6.245 ns) + CELL(0.370 ns) = 7.610 ns; Loc. = LCCOMB_X24_Y2_N14; Fanout = 3; COMB Node = 'inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { d3 inst22 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -200 536 600 -152 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 8.620 ns inst4~head_lut 3 COMB LCCOMB_X24_Y2_N0 2 " "Info: 3: + IC(0.387 ns) + CELL(0.623 ns) = 8.620 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst22 inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 9.186 ns inst4~data_lut 4 COMB LCCOMB_X24_Y2_N6 1 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 9.186 ns; Loc. = LCCOMB_X24_Y2_N6; Fanout = 1; COMB Node = 'inst4~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst4~head_lut inst4~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.294 ns inst4~_emulated 5 REG LCFF_X24_Y2_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.294 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 24.77 % ) " "Info: Total cell delay = 2.302 ns ( 24.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.992 ns ( 75.23 % ) " "Info: Total interconnect delay = 6.992 ns ( 75.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.294 ns" { d3 inst22 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.294 ns" { d3 {} d3~combout {} inst22 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 6.245ns 0.387ns 0.360ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.623ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d2 destination 4.177 ns - Shortest register " "Info: - Shortest clock path from clock \"d2\" to destination register is 4.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -136 24 192 -120 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.206 ns) 2.557 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.377 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { d2 inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.153 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.153 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 4.177 ns inst4~_emulated 4 REG LCFF_X24_Y2_N7 1 " "Info: 4: + IC(0.358 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 49.13 % ) " "Info: Total cell delay = 2.052 ns ( 49.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 50.87 % ) " "Info: Total interconnect delay = 2.125 ns ( 50.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.294 ns" { d3 inst22 inst4~head_lut inst4~data_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.294 ns" { d3 {} d3~combout {} inst22 {} inst4~head_lut {} inst4~data_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 6.245ns 0.387ns 0.360ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.623ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { d2 inst13 inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.358ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q3 inst4~_emulated 16.702 ns register " "Info: tco from clock \"clk\" to destination pin \"q3\" through register \"inst4~_emulated\" is 16.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.628 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.970 ns) 4.064 ns inst~_emulated 2 REG LCFF_X21_Y2_N19 1 " "Info: 2: + IC(1.944 ns) + CELL(0.970 ns) = 4.064 ns; Loc. = LCFF_X21_Y2_N19; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 4.702 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.432 ns) + CELL(0.206 ns) = 4.702 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.003 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.003 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 7.478 ns inst1~head_lut 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(1.109 ns) + CELL(0.366 ns) = 7.478 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 8.781 ns inst2~_emulated 6 REG LCFF_X24_Y2_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 8.781 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 9.604 ns inst2~head_lut 7 COMB LCCOMB_X24_Y2_N18 3 " "Info: 7: + IC(0.457 ns) + CELL(0.366 ns) = 9.604 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.666 ns) 10.628 ns inst4~_emulated 8 REG LCFF_X24_Y2_N7 1 " "Info: 8: + IC(0.358 ns) + CELL(0.666 ns) = 10.628 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.664 ns ( 53.29 % ) " "Info: Total cell delay = 5.664 ns ( 53.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.964 ns ( 46.71 % ) " "Info: Total interconnect delay = 4.964 ns ( 46.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.628 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.628 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.770 ns + Longest register pin " "Info: + Longest register to pin delay is 5.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4~_emulated 1 REG LCFF_X24_Y2_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N7; Fanout = 1; REG Node = 'inst4~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns inst4~head_lut 2 COMB LCCOMB_X24_Y2_N0 2 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst4~_emulated inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(3.126 ns) 5.770 ns q3 3 PIN PIN_106 0 " "Info: 3: + IC(1.996 ns) + CELL(3.126 ns) = 5.770 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { inst4~head_lut q3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 64 1208 1384 80 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 57.75 % ) " "Info: Total cell delay = 3.332 ns ( 57.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.438 ns ( 42.25 % ) " "Info: Total interconnect delay = 2.438 ns ( 42.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { inst4~_emulated inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.770 ns" { inst4~_emulated {} inst4~head_lut {} q3 {} } { 0.000ns 0.442ns 1.996ns } { 0.000ns 0.206ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.628 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated inst2~head_lut inst4~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.628 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} inst2~head_lut {} inst4~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns 1.109ns 0.333ns 0.457ns 0.358ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { inst4~_emulated inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.770 ns" { inst4~_emulated {} inst4~head_lut {} q3 {} } { 0.000ns 0.442ns 1.996ns } { 0.000ns 0.206ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d3 q3 13.742 ns Longest " "Info: Longest tpd from source pin \"d3\" to destination pin \"q3\" is 13.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns d3 1 PIN PIN_44 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_44; Fanout = 2; PIN Node = 'd3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -200 24 192 -184 "d3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.245 ns) + CELL(0.370 ns) 7.610 ns inst22 2 COMB LCCOMB_X24_Y2_N14 3 " "Info: 2: + IC(6.245 ns) + CELL(0.370 ns) = 7.610 ns; Loc. = LCCOMB_X24_Y2_N14; Fanout = 3; COMB Node = 'inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { d3 inst22 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -200 536 600 -152 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.623 ns) 8.620 ns inst4~head_lut 3 COMB LCCOMB_X24_Y2_N0 2 " "Info: 3: + IC(0.387 ns) + CELL(0.623 ns) = 8.620 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'inst4~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst22 inst4~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 864 928 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(3.126 ns) 13.742 ns q3 4 PIN PIN_106 0 " "Info: 4: + IC(1.996 ns) + CELL(3.126 ns) = 13.742 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { inst4~head_lut q3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 64 1208 1384 80 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.114 ns ( 37.21 % ) " "Info: Total cell delay = 5.114 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.628 ns ( 62.79 % ) " "Info: Total interconnect delay = 8.628 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.742 ns" { d3 inst22 inst4~head_lut q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.742 ns" { d3 {} d3~combout {} inst22 {} inst4~head_lut {} q3 {} } { 0.000ns 0.000ns 6.245ns 0.387ns 1.996ns } { 0.000ns 0.995ns 0.370ns 0.623ns 3.126ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2~_emulated d2 clk 4.916 ns register " "Info: th for register \"inst2~_emulated\" (data pin = \"d2\", clock pin = \"clk\") is 4.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.477 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns clk 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 208 24 192 224 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.970 ns) 4.064 ns inst~_emulated 2 REG LCFF_X21_Y2_N19 1 " "Info: 2: + IC(1.944 ns) + CELL(0.970 ns) = 4.064 ns; Loc. = LCFF_X21_Y2_N19; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clk inst~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 4.702 ns inst~head_lut 3 COMB LCCOMB_X21_Y2_N12 3 " "Info: 3: + IC(0.432 ns) + CELL(0.206 ns) = 4.702 ns; Loc. = LCCOMB_X21_Y2_N12; Fanout = 3; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.003 ns inst1~_emulated 4 REG LCFF_X21_Y2_N9 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.003 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst~head_lut inst1~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.366 ns) 7.478 ns inst1~head_lut 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(1.109 ns) + CELL(0.366 ns) = 7.478 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'inst1~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { inst1~_emulated inst1~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 424 488 256 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 8.477 ns inst2~_emulated 6 REG LCFF_X24_Y2_N9 1 " "Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 8.477 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.328 ns ( 51.06 % ) " "Info: Total cell delay = 4.328 ns ( 51.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.149 ns ( 48.94 % ) " "Info: Total interconnect delay = 4.149 ns ( 48.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.477 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns 1.109ns 0.333ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.867 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d2 1 CLK PIN_81 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 2; CLK Node = 'd2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { -136 24 192 -120 "d2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.206 ns) 2.557 ns inst13 2 COMB LCCOMB_X24_Y2_N22 3 " "Info: 2: + IC(1.377 ns) + CELL(0.206 ns) = 2.557 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 3; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { d2 inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 376 592 656 424 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.153 ns inst2~head_lut 3 COMB LCCOMB_X24_Y2_N18 3 " "Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 3.153 ns; Loc. = LCCOMB_X24_Y2_N18; Fanout = 3; COMB Node = 'inst2~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { inst13 inst2~head_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.206 ns) 3.759 ns inst2~data_lut 4 COMB LCCOMB_X24_Y2_N8 1 " "Info: 4: + IC(0.400 ns) + CELL(0.206 ns) = 3.759 ns; Loc. = LCCOMB_X24_Y2_N8; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.867 ns inst2~_emulated 5 REG LCFF_X24_Y2_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.867 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/wangyi/task/counter/counter.bdf" { { 176 624 688 256 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 43.96 % ) " "Info: Total cell delay = 1.700 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.167 ns ( 56.04 % ) " "Info: Total interconnect delay = 2.167 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { d2 inst13 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.867 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.400ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { clk inst~_emulated inst~head_lut inst1~_emulated inst1~head_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.477 ns" { clk {} clk~combout {} inst~_emulated {} inst~head_lut {} inst1~_emulated {} inst1~head_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.944ns 0.432ns 0.331ns 1.109ns 0.333ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.970ns 0.366ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { d2 inst13 inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.867 ns" { d2 {} d2~combout {} inst13 {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.000ns 1.377ns 0.390ns 0.400ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 10:21:38 2021 " "Info: Processing ended: Sat Apr 24 10:21:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
