

================================================================
== Vitis HLS Report for 'post_process_unit'
================================================================
* Date:           Tue Nov 19 23:11:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.205 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     381|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     381|    337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_16s_5ns_22_4_0_U11  |mul_mul_16s_5ns_22_4_0  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |p_Val2_11_fu_201_p2           |         +|   0|  0|  20|          15|          15|
    |p_Val2_8_fu_90_p2             |         +|   0|  0|  23|          16|          16|
    |ret_V_fu_76_p2                |         +|   0|  0|  24|          17|          17|
    |and_ln374_fu_191_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln891_fu_276_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln99_1_fu_311_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln99_fu_307_p2            |       and|   0|  0|   2|           1|           1|
    |carry_1_fu_237_p2             |       and|   0|  0|   2|           1|           1|
    |deleted_ones_fu_271_p2        |       and|   0|  0|   2|           1|           1|
    |overflow_fu_110_p2            |       and|   0|  0|   2|           1|           1|
    |r_fu_172_p2                   |      icmp|   0|  0|  10|           7|           1|
    |or_ln374_fu_185_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln890_1_fu_260_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_265_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln896_fu_287_p2            |        or|   0|  0|   2|           1|           1|
    |activated_output_V_fu_299_p3  |    select|   0|  0|  17|           1|          17|
    |biased_output_V_fu_130_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln346_fu_122_p3        |    select|   0|  0|  17|           1|          15|
    |select_ln99_1_fu_324_p3       |    select|   0|  0|  16|           1|          16|
    |select_ln99_fu_317_p3         |    select|   0|  0|  16|           1|          16|
    |underflow_fu_293_p2           |       xor|   0|  0|   2|           1|           1|
    |xor_ln302_fu_116_p2           |       xor|   0|  0|   2|           1|           1|
    |xor_ln890_1_fu_249_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_2_fu_255_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_fu_104_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_1_fu_232_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_fu_281_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 195|          78|         152|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Range2_all_ones_reg_391  |   1|   0|    1|          0|
    |ap_ce_reg                |   1|   0|    1|          0|
    |ap_return_int_reg        |  16|   0|   16|          0|
    |bias_en_int_reg          |   1|   0|    1|          0|
    |bias_en_read_reg_347     |   1|   0|    1|          0|
    |bias_int_reg             |  16|   0|   16|          0|
    |biased_output_V_reg_358  |  16|   0|   16|          0|
    |data_in_int_reg          |  16|   0|   16|          0|
    |data_in_read_reg_353     |  16|   0|   16|          0|
    |leaky_int_reg            |   1|   0|    1|          0|
    |leaky_read_reg_342       |   1|   0|    1|          0|
    |p_Result_11_reg_374      |   1|   0|    1|          0|
    |p_Val2_11_reg_380        |  15|   0|   15|          0|
    |r_V_reg_369              |  22|   0|   22|          0|
    |tmp_4_reg_385            |   1|   0|    1|          0|
    |bias_en_read_reg_347     |  64|  32|    1|          0|
    |biased_output_V_reg_358  |  64|  32|   16|          0|
    |data_in_read_reg_353     |  64|  32|   16|          0|
    |leaky_read_reg_342       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 381| 128|  159|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  post_process_unit|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  post_process_unit|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  post_process_unit|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  post_process_unit|  return value|
|data_in    |   in|   16|     ap_none|            data_in|        scalar|
|bias       |   in|   16|     ap_none|               bias|        scalar|
|bias_en    |   in|    1|     ap_none|            bias_en|        scalar|
|leaky      |   in|    1|     ap_none|              leaky|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

