// Library - 16nm_Tests, Cell - Compare22_Test, View - schematic
// LAST TIME SAVED: Apr 26 05:48:24 2015
// NETLIST TIME: Apr 26 06:59:43 2015
`timescale 1ps / 1ps 

module Compare22_Test ( Hit, Miss, Valid, a0, a1, b0, b1 );

output  Hit, Miss, Valid;


input [23:0]  a0;
input [23:0]  b1;
input [23:0]  a1;
input [23:0]  b0;

// Buses in the design

wire  [0:23]  net026;

wire  [0:23]  net030;

wire  [0:23]  net031;

wire  [0:23]  net033;

wire  [0:23]  net032;

wire  [0:23]  net029;

wire  [0:23]  net027;

wire  [0:23]  net028;

// begin interface element definitions

wire net23;
wire net22;
wire net21;
reg mixedNet99912;
reg mixedNet99911;
reg mixedNet99910;
assign net23 = mixedNet99912;
assign net22 = mixedNet99911;
assign net21 = mixedNet99910;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "Compare22_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

