m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maker/intelFPGA/20.1/modelsim_ase/bin
<<<<<<< HEAD
!s110 1756689286
Z1 =======
Z2 !s110 1756684263
R0
<<<<<<< HEAD
Z3 I9eNBISKmIMH]XSY0^Ui9F0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
Z5 d/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1
Z6 w1756682505
Z7 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv
Z8 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv
!i122 243
Z9 L0 3 21
Z10 OV;L;2020.1;71
r1
!s85 0
31
!s108 1756689286.000000
Z11 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv|
!i113 1
Z13 o-work work -sv
Z14 tCvgOpt 0
<<<<<<< HEAD
Z15 !s108 1756684263.000000
r1
!s85 0
31
R13
Z16 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv|
Z17 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv|
!i113 1
R14
Z18 !s110 1756682783
R0
<<<<<<< HEAD
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
Z19 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
!i122 30
R10
R15
r1
!s85 0
31
Z20 !s108 1756682452.000000
Z21 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
Z22 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
!i113 1
R14
R18
R1
R20
R19
!i122 30
R9
R10
r1
!s85 0
31
R20
R21
R22
!i113 1
R13
R14
R0
<<<<<<< HEAD
Z23 dC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1
Z24 w1756681773
R1
Z25 !s110 1756682452
R24
<<<<<<< HEAD
R15
r1
!s85 0
31
R13
Z26 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
!i113 1
R14
R18
R1
R10
r1
!s85 0
31
Z28 !s108 1756682783.000000
R26
R27
!i113 1
R13
R14
R0
<<<<<<< HEAD
R23
R24
R1
R25
R24
<<<<<<< HEAD
R15
r1
!s85 0
31
R13
Z29 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
Z30 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
!i113 1
R14
R18
R1
R10
r1
!s85 0
31
R28
R29
R30
!i113 1
R13
R14
R0
<<<<<<< HEAD
R15
r1
!s85 0
31
R13
Z31 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
Z32 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
!i113 1
R14
R18
R0
<<<<<<< HEAD
R23
Z33 w1756686493
Z34 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
Z35 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
!i122 234
Z36 L0 27 63
R15
r1
!s85 0
31
Z37 !s108 1756689285.000000
Z38 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
Z39 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
!i113 1
R14
R18
<<<<<<< HEAD
R23
R24
R1
R25
R24
<<<<<<< HEAD
R15
R1
R10
R0
<<<<<<< HEAD
R14
R18
R1
R13
R14
R0
<<<<<<< HEAD
Z40 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv
Z41 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv
!i122 246
Z42 L0 1 34
R15
r1
!s85 0
31
R13
Z43 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv|
Z44 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv|
!i113 1
R14
R18
R0
<<<<<<< HEAD
R23
R24
R1
R25
R24
<<<<<<< HEAD
R15
r1
!s85 0
31
R13
Z45 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
Z46 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
!i113 1
R14
R18
R1
R10
r1
!s85 0
31
R37
R45
R46
!i113 1
R13
R14
R0
<<<<<<< HEAD
R23
R24
R1
R25
R24
<<<<<<< HEAD
R15
r1
!s85 0
31
R13
Z47 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
Z48 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
!i113 1
R14
R18
R0
<<<<<<< HEAD
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
!i122 32
Z49 L0 1 30
R15
r1
!s85 0
31
R20
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!i113 1
R14
R18
R0
<<<<<<< HEAD
R23
R24
R1
R25
R24
<<<<<<< HEAD
R15
R1
R10
R0
<<<<<<< HEAD
R14
R18
R0
<<<<<<< HEAD
R23
R24
R1
R25
R24
<<<<<<< HEAD
R15
R1
R10
R0
<<<<<<< HEAD
R14
R18
R1
R13
R14
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 KiQeoPdF?9]AJg[6AjzAZ0
Z50 !s11b Dg1SIo80bB@j0V0VzS_@n1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 Il6fba4bkJJIcG<eNRBQk0
R50
I8U01ciOf`22@=KO8EgEW?3
R4
S1
R25
w1756682256
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z51 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
Z52 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
!i122 238
Z53 L0 18 9
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z54 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
Z55 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
!i122 239
Z56 L0 26 44
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z57 !s100 LfT1GQmNzNH[C>8fF^YkJ3
R50
Z58 I`JfQ1b[eIGmJfSA?E[GLc1
R4
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z59 !s100 `JXbamhLIcN<JEZYYVMXV1
R50
Z60 IG]mO:f5o3OmiMZ]C3>I=;3
R4
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z61 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
Z62 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
!i122 235
Z63 L0 29 56
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R37
Z64 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
Z65 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z66 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
Z67 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
!i122 240
Z68 L0 13 33
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z69 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
Z70 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
!i122 241
Z71 L0 22 31
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 Z=ckRYd1;AGV2N8W12@8Z1
R50
Iz0Yo[dfWGE98[Q3X0J_`L1
R4
S1
R25
w1756682421
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z72 !s100 HFcjQ1e?RPH@BmXAAfMTX1
R50
Z73 IH]c;hIT6?U_9HWYH4OfZi3
R4
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z74 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
Z75 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
!i122 236
Z76 L0 21 31
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R37
Z77 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
Z78 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z79 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R2
!i10b 1
Z80 !s100 IPHL9=[iYDM4`A217Gm]j2
R50
I5kL1o;fbel6C]2f7C<Qg83
R4
S1
R23
w1756684236
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
!i122 72
Z81 L0 11 58
R10
r1
!s85 0
31
R15
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!i113 1
R13
R14
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z82 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
Z83 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
!i122 237
Z84 L0 18 50
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R37
Z85 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
Z86 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
valu
R79
Z87 !s110 1756802441
!i10b 1
!s100 kJT17gSjR@bTYOg9?7[XC2
R50
IgR:C8=bVYiG?5=4k]S7_?3
R4
S1
R5
w1756801536
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv
!i122 430
L0 1 53
R10
r1
!s85 0
31
Z88 !s108 1756802440.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv|
!i113 1
R13
R14
valu_tb
R79
!s110 1756800449
!i10b 1
!s100 7R9AmR]<R[4BjomRkm;<V3
R50
IoE>BMe:mRBE=29c`S3BlB2
R4
S1
R5
w1756800432
Z89 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv
Z90 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv
!i122 379
Z91 L0 3 46
R10
r1
!s85 0
31
!s108 1756800449.000000
Z92 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv|
Z93 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv|
!i113 1
R13
R14
vinstruction_classifier
R79
Z94 !s110 1756802440
!i10b 1
!s100 VbJXL;bJfB_Tlm;E8cYZZ3
R50
IUW[fh0U2QQB@WQ[cUDO1z2
R4
S1
R5
w1756798728
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv
!i122 428
R49
R10
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv|
!i113 1
R13
R14
vlogic_unit
R79
R94
!i10b 1
!s100 Vi[T5VG;ond>ZG>LmI4eD2
R50
I^b1[1BFQ<k:^hQCb]HdUd3
R4
S1
R5
Z95 w1756690629
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv
!i122 425
L0 20 29
R10
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv|
!i113 1
R13
R14
vlong_mult_8
R79
Z96 !s110 1756802439
!i10b 1
!s100 ja1^03g]4n^8XAQgzJe`L3
R50
R3
R4
S1
R5
R6
R7
R8
!i122 420
R9
R10
r1
!s85 0
31
Z97 !s108 1756802439.000000
R11
R12
!i113 1
R13
R14
vlong_mult_8_display
R79
R96
!i10b 1
!s100 oUggze?RamAoVca?9<>j<2
R50
Io8^`884`e_m=R8P_U0lcG3
R4
S1
R5
w1756689198
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv
!i122 421
L0 2 24
R10
r1
!s85 0
31
R97
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv|
!i113 1
R13
R14
vmuldiv_q8
R79
Z98 !s110 1756959825
!i10b 1
!s100 9L[mSWRil`gWI2H=@nh`^0
R50
IGTYZ1X9:c3fn?;1IlfdGf1
R4
S1
R23
w1756959693
8C:\Users\kyeen\Documents\ELEC4720\modelsim_projects\Assignment_1\muldiv.sv
FC:\Users\kyeen\Documents\ELEC4720\modelsim_projects\Assignment_1\muldiv.sv
!i122 437
L0 18 69
R10
r1
!s85 0
31
Z99 !s108 1756959825.000000
!s107 C:\Users\kyeen\Documents\ELEC4720\modelsim_projects\Assignment_1\muldiv.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\Users\kyeen\Documents\ELEC4720\modelsim_projects\Assignment_1\muldiv.sv|
!i113 1
R13
R14
vmult4
R79
R96
!i10b 1
!s100 oaIcJoLlfcU[gY]^ELzdD3
R50
I2i;`GcS1KoN>GVKkZbEaY1
R4
S1
R5
w1756682308
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv
!i122 419
L0 2 17
R10
r1
!s85 0
31
R97
R16
R17
!i113 1
R13
R14
vmult8
R79
R25
R1
R10
r1
!s85 0
31
R28
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!i113 1
R13
R14
R0
vmult8
R79
R25
R0
vmult_4
R79
Z100 !s110 1756802438
!i10b 1
!s100 fbhGeINELHBGHNjQzGU:_2
R50
ID`l:HDf0N1g8gG6=z>7ok3
R4
S1
R5
R24
R51
R52
!i122 415
R53
R10
r1
!s85 0
31
Z101 !s108 1756802438.000000
R26
R27
!i113 1
R13
R14
vmult_4_display
R79
R100
!i10b 1
!s100 DHlj@i?lj`c7Q?Ae6>U5_3
R50
IVOX8ZS10M;17]eOk`OW;d3
R4
S1
R5
R24
R54
R55
!i122 416
R56
R10
r1
!s85 0
31
R101
R29
R30
!i113 1
R13
R14
vmult_8
R79
R96
!i10b 1
!s100 g`^R4f4d7aa;DfhQfl4Z42
R50
I2a>NNBDkoUX^jJeI>?oVb2
R4
S1
R5
w1755483780
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
!i122 422
L0 1 7
R10
r1
!s85 0
31
R97
R31
R32
!i113 1
R13
R14
vmult_8_display
R79
R94
!i10b 1
!s100 h9J@=O=le;NX6DlOKNf_62
R50
IDkiG`j3T4XPh1Y^KQ`e6I2
R4
S1
R5
w1756691715
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv
!i122 427
L0 1 24
R10
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv|
!i113 1
R13
R14
vmulti_digit_display
R79
!s110 1756802437
!i10b 1
R57
R50
R58
R4
S1
R5
R33
R34
R35
!i122 411
R36
R10
r1
!s85 0
31
Z102 !s108 1756802437.000000
R38
R39
!i113 1
R13
R14
vmulti_digit_display
R79
!s110 1756798731
!i10b 1
R57
R50
R58
R4
S1
R5
R33
R34
R35
!i122 359
R36
R10
r1
!s85 0
31
Z103 !s108 1756798731.000000
R38
R39
!i113 1
R13
R14
vq8_board_top
R79
R98
!i10b 1
!s100 XR]@i^6m1ok^F]GiI8Xi[2
R50
I;zjFN0NRKmKcBmgTHi]aB1
R4
S1
R23
w1756959821
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv
!i122 440
L0 8 50
R10
r1
!s85 0
31
R99
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv|
!i113 1
R13
R14
vseven_segment_decoder
R79
R98
!i10b 1
!s100 ^^ECIIRh]4HD[jD5^fU<A2
R50
I@f9R5f=<=OEU_=26OAb4z3
R4
S1
R23
w1756959818
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/seven_seg.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/seven_seg.sv
!i122 439
L0 10 35
R10
r1
!s85 0
31
R99
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/seven_seg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/seven_seg.sv|
!i113 1
R13
R14
vseven_segment_decoder
R79
R100
!i10b 1
R59
R50
R60
R4
S1
R5
R24
R61
R62
!i122 412
R63
R10
r1
!s85 0
31
R102
R64
R65
!i113 1
R13
R14
vtb_alu
R79
R87
!i10b 1
!s100 fjEGG>FPmO:QJnVbS14d=0
R50
IO^[<IACD3[3lL=12YAIbd3
R4
S1
R5
w1756800579
R89
R90
!i122 431
R91
R10
r1
!s85 0
31
!s108 1756802441.000000
R92
R93
!i113 1
R13
R14
vtb_instr_classifier
R79
!s110 1756694992
!i10b 1
!s100 icFIhOYMJmB9hCa;ScKH>1
R50
ISPCkoJMIHG6:2N6egSf1S0
R4
S1
R5
w1756694789
Z104 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv
Z105 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv
!i122 302
Z106 L0 1 19
R10
r1
!s85 0
31
!s108 1756694992.000000
Z107 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv|
Z108 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv|
!i113 1
R13
R14
vtb_instruction_classifier
R79
R94
!i10b 1
!s100 :[z`V6;6>H74Ckkj]SHGM1
R50
I02`U1DoK<X<@iJNLno=c?0
R4
S1
R5
w1756695040
R104
R105
!i122 429
R106
R10
r1
!s85 0
31
R88
R107
R108
!i113 1
R13
R14
vtb_long_mult_8
R79
R96
!i10b 1
!s100 ;B:4Kb3zAnWa1>KmVTM^V2
R50
IbTZWME^<hZemY_<ggE1_51
R4
S1
R5
w1756682775
R40
R41
!i122 423
R42
R10
r1
!s85 0
31
R97
R43
R44
!i113 1
R13
R14
vtb_long_mult_8_display
R79
R94
!i10b 1
!s100 4Uh_?lzDMdX>edHiS2B9g2
R50
IlQZ>O;;RaSY;f;nNL:DSk3
R4
S1
R5
w1756688242
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv
!i122 424
R42
R10
r1
!s85 0
31
R97
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv|
!i113 1
R13
R14
vtb_muldiv_q8
R79
!s110 1756983581
!i10b 1
!s100 o]C[fnlZieWFGWh7n?=V23
R50
IYB[jD;6>olHJHL94MP6[N1
R4
S1
R23
w1756983572
Z109 8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv
Z110 FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv
!i122 449
L0 2 116
R10
r1
!s85 0
31
!s108 1756983581.000000
Z111 !s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv|
Z112 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv|
!i113 1
R13
R14
vtb_muldiv_q8_compat
R79
!s110 1756982228
!i10b 1
!s100 2m[SNjO;NMVB=H_Wlni8O2
R50
INb?U17_il;UL9ke^?BXF71
R4
S1
R23
w1756982225
R109
R110
!i122 445
L0 2 113
R10
r1
!s85 0
31
!s108 1756982227.000000
R111
R112
!i113 1
R13
R14
vtb_muldiv_q8_fixedfmt
R79
!s110 1756982724
!i10b 1
!s100 zUkAFh>;fajN`^m6DcJod3
R50
IAAJnHClEObz?>>Mka9G_T0
R4
S1
R23
w1756982721
R109
R110
!i122 447
L0 2 110
R10
r1
!s85 0
31
!s108 1756982724.000000
R111
R112
!i113 1
R13
R14
vtb_mult4
R79
R100
!i10b 1
!s100 CHJcLWa?h8Y9g30U_mkh@0
R50
I_J`HeI=CP39`jg8F@HIa53
R4
S1
R5
R24
R66
R67
!i122 417
R68
R10
r1
!s85 0
31
R101
R45
R46
!i113 1
R13
R14
vtb_mult4_display
R79
R96
!i10b 1
!s100 dg9LReBe>[]A126dnEG@i0
R50
IOQJ3;?mieOz::T4TbSHfh2
R4
S1
R5
R24
R69
R70
!i122 418
R71
R10
r1
!s85 0
31
R101
R47
R48
!i113 1
R13
R14
vtb_mult8
R79
R25
R1
R10
r1
!s85 0
31
R37
R47
R48
!i113 1
R13
R14
R0
vtb_mult8
R79
R25
R0
vtb_multi_digit_display
R79
R100
!i10b 1
R72
R50
R73
R4
S1
R5
R24
R74
R75
!i122 413
R76
R10
r1
!s85 0
31
R101
R77
R78
!i113 1
R13
R14
vtb_multi_digit_display
R79
Z113 !s110 1756798732
!i10b 1
R72
R50
R73
R4
S1
R5
R24
R74
R75
!i122 361
R76
R10
r1
!s85 0
31
R103
R77
R78
!i113 1
R13
R14
vtb_q4_logic
R79
R94
!i10b 1
R80
R50
IFlIK@4oU_:Ji>Fn=IY7P;0
R4
S1
R5
R95
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv
!i122 426
R81
R10
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv|
!i113 1
R13
R14
vtb_seven_segment_decoder
R79
R113
!i10b 1
Z114 !s100 5GVBf99<MUPSFXhAMM4gC3
R50
Z115 I=Y>Mjak<Wo43]VZNba5DP1
R4
S1
R5
R24
R82
R83
!i122 362
R84
R10
r1
!s85 0
31
!s108 1756798732.000000
R85
R86
!i113 1
R13
R14
vtb_seven_segment_decoder
R79
R100
!i10b 1
R114
R50
R115
R4
S1
R5
R24
R82
R83
!i122 414
R84
R10
r1
!s85 0
31
R101
R85
R86
!i113 1
R13
R14
vtop_alu_fpga
R79
!s110 1756803802
!i10b 1
!s100 O[QB3UabU=W65dV@Lb4f;0
R50
I48eDZ;>RgDVE7Y<b33kRS0
R4
S1
R5
w1756803419
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv
!i122 434
L0 1 31
R10
r1
!s85 0
31
!s108 1756803802.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv|
!i113 1
R13
R14
