# 1 "arch/arm/boot/dts/sunny.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sunny.dts"







/dts-v1/;
# 1 "arch/arm/boot/dts/at91-sama5d27_som1.dtsi" 1
# 46 "arch/arm/boot/dts/at91-sama5d27_som1.dtsi"
# 1 "arch/arm/boot/dts/sama5d2.dtsi" 1
# 46 "arch/arm/boot/dts/sama5d2.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 47 "arch/arm/boot/dts/sama5d2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/at91.h" 1
# 48 "arch/arm/boot/dts/sama5d2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 49 "arch/arm/boot/dts/sama5d2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/at91.h" 1
# 50 "arch/arm/boot/dts/sama5d2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/adc/at91-sama5d2_adc.h" 1
# 51 "arch/arm/boot/dts/sama5d2.dtsi" 2

/ {
 model = "Atmel SAMA5D2 family SoC";
 compatible = "atmel,sama5d2";
 interrupt-parent = <&aic>;

 aliases {
  serial0 = &uart1;
  serial1 = &uart3;
  tcb0 = &tcb0;
  tcb1 = &tcb1;
  i2s0 = &i2s0;
  i2s1 = &i2s1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a5";
   reg = <0>;
   next-level-cache = <&L2>;
  };
 };

 pmu {
  compatible = "arm,cortex-a5-pmu";
  interrupts = <2 4 0>;
 };

 etb {
  compatible = "arm,coresight-etb10", "arm,primecell";
  reg = <0x740000 0x1000>;

  clocks = <&mck>;
  clock-names = "apb_pclk";

  port {
   etb_in: endpoint {
    slave-mode;
    remote-endpoint = <&etm_out>;
   };
  };
 };

 etm {
  compatible = "arm,coresight-etm3x", "arm,primecell";
  reg = <0x73C000 0x1000>;

  clocks = <&mck>;
  clock-names = "apb_pclk";

  port {
   etm_out: endpoint {
    remote-endpoint = <&etb_in>;
   };
  };
 };

 memory {
  reg = <0x20000000 0x20000000>;
 };

 clocks {
  slow_xtal: slow_xtal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  main_xtal: main_xtal {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };
 };

 ns_sram: sram@200000 {
  compatible = "mmio-sram";
  reg = <0x00200000 0x20000>;
 };

 ahb {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  nfc_sram: sram@100000 {
   compatible = "mmio-sram";
   no-memory-wc;
   reg = <0x00100000 0x2400>;
  };

  usb0: gadget@300000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "atmel,sama5d3-udc";
   reg = <0x00300000 0x100000
          0xfc02c000 0x400>;
   interrupts = <42 4 2>;
   clocks = <&udphs_clk>, <&utmi>;
   clock-names = "pclk", "hclk";
   status = "disabled";

   ep@0 {
    reg = <0>;
    atmel,fifo-size = <64>;
    atmel,nb-banks = <1>;
   };

   ep@1 {
    reg = <1>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <3>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@2 {
    reg = <2>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <3>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@3 {
    reg = <3>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@4 {
    reg = <4>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@5 {
    reg = <5>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@6 {
    reg = <6>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@7 {
    reg = <7>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-dma;
    atmel,can-isoc;
   };

   ep@8 {
    reg = <8>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@9 {
    reg = <9>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@10 {
    reg = <10>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@11 {
    reg = <11>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@12 {
    reg = <12>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@13 {
    reg = <13>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@14 {
    reg = <14>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };

   ep@15 {
    reg = <15>;
    atmel,fifo-size = <1024>;
    atmel,nb-banks = <2>;
    atmel,can-isoc;
   };
  };

  usb1: ohci@400000 {
   compatible = "atmel,at91rm9200-ohci", "usb-ohci";
   reg = <0x00400000 0x100000>;
   interrupts = <41 4 2>;
   clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>;
   clock-names = "ohci_clk", "hclk", "uhpck";
   status = "disabled";
  };

  usb2: ehci@500000 {
   compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
   reg = <0x00500000 0x100000>;
   interrupts = <41 4 2>;
   clocks = <&utmi>, <&uhphs_clk>;
   clock-names = "usb_clk", "ehci_clk";
   status = "disabled";
  };

  L2: cache-controller@a00000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a00000 0x1000>;
   interrupts = <63 4 4>;
   cache-unified;
   cache-level = <2>;
  };

  ebi: ebi@10000000 {
   compatible = "atmel,sama5d3-ebi";
   #address-cells = <2>;
   #size-cells = <1>;
   atmel,smc = <&hsmc>;
   reg = <0x10000000 0x10000000
          0x60000000 0x30000000>;
   ranges = <0x0 0x0 0x10000000 0x10000000
      0x1 0x0 0x60000000 0x10000000
      0x2 0x0 0x70000000 0x10000000
      0x3 0x0 0x80000000 0x10000000>;
   clocks = <&h32ck>;
   status = "disabled";

   nand_controller: nand-controller {
    compatible = "atmel,sama5d3-nand-controller";
    atmel,nfc-sram = <&nfc_sram>;
    atmel,nfc-io = <&nfc_io>;
    ecc-engine = <&pmecc>;
    #address-cells = <2>;
    #size-cells = <1>;
    ranges;
    status = "disabled";
   };
  };

  nand0: nand@80000000 {
   compatible = "atmel,sama5d2-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = <
    0x80000000 0x08000000

    0xf8014070 0x00000490

    0xf8014500 0x00000200

    0x00040000 0x00018000
    >;
   interrupts = <17 4 6>;
   atmel,nand-addr-offset = <21>;
   atmel,nand-cmd-offset = <22>;
   atmel,nand-has-dma;
   atmel,has-pmecc;
   atmel,pmecc-lookup-table-offset = <0x0 0x8000>;
   status = "disabled";

   nfc@c0000000 {
    compatible = "atmel,sama5d3-nfc";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <
     0xc0000000 0x08000000

     0xf8014000 0x00000070

     0x00100000 0x00100000
     >;
    clocks = <&hsmc_clk>;
    atmel,write-by-sram;
   };
  };

  sdmmc0: sdio-host@a0000000 {
   compatible = "atmel,sama5d2-sdhci";
   reg = <0xa0000000 0x300>;
   interrupts = <31 4 0>;
   clocks = <&sdmmc0_hclk>, <&sdmmc0_gclk>, <&main>;
   clock-names = "hclock", "multclk", "baseclk";
   status = "disabled";
  };

  sdmmc1: sdio-host@b0000000 {
   compatible = "atmel,sama5d2-sdhci";
   reg = <0xb0000000 0x300>;
   interrupts = <32 4 0>;
   clocks = <&sdmmc1_hclk>, <&sdmmc1_gclk>, <&main>;
   clock-names = "hclock", "multclk", "baseclk";
   status = "disabled";
  };

  nfc_io: nfc-io@c0000000 {
   compatible = "atmel,sama5d3-nfc-io", "syscon";
   reg = <0xc0000000 0x8000000>;
  };

  apb {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   hlcdc: hlcdc@f0000000 {
    compatible = "atmel,sama5d2-hlcdc";
    reg = <0xf0000000 0x2000>;
    interrupts = <45 4 0>;
    clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>;
    clock-names = "periph_clk","sys_clk", "slow_clk";
    status = "disabled";

    hlcdc-display-controller {
     compatible = "atmel,hlcdc-display-controller";
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      #address-cells = <1>;
      #size-cells = <0>;
      reg = <0>;
     };
    };

    hlcdc_pwm: hlcdc-pwm {
     compatible = "atmel,hlcdc-pwm";
     #pwm-cells = <3>;
    };
   };

   isc: isc@f0008000 {
    compatible = "atmel,sama5d2-isc";
    reg = <0xf0008000 0x4000>;
    interrupts = <46 4 5>;
    clocks = <&isc_clk>, <&iscck>, <&isc_gclk>;
    clock-names = "hclock", "iscck", "gck";
    #clock-cells = <0>;
    clock-output-names = "isc-mck";
    status = "disabled";
   };

   ramc0: ramc@f000c000 {
    compatible = "atmel,sama5d3-ddramc";
    reg = <0xf000c000 0x200>;
    clocks = <&ddrck>, <&mpddr_clk>;
    clock-names = "ddrck", "mpddr";
   };

   dma0: dma-controller@f0010000 {
    compatible = "atmel,sama5d4-dma";
    reg = <0xf0010000 0x1000>;
    interrupts = <6 4 0>;
    #dma-cells = <1>;
    clocks = <&dma0_clk>;
    clock-names = "dma_clk";
   };


   dma1: dma-controller@f0004000 {
    compatible = "atmel,sama5d4-dma";
    reg = <0xf0004000 0x1000>;
    interrupts = <7 4 0>;
    #dma-cells = <1>;
    clocks = <&dma1_clk>;
    clock-names = "dma_clk";
   };

   pmc: pmc@f0014000 {
    compatible = "atmel,sama5d2-pmc", "syscon";
    reg = <0xf0014000 0x160>;
    interrupts = <74 4 7>;
    interrupt-controller;
    #address-cells = <1>;
    #size-cells = <0>;
    #interrupt-cells = <1>;

    main_rc_osc: main_rc_osc {
     compatible = "atmel,at91sam9x5-clk-main-rc-osc";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <17>;
     clock-frequency = <12000000>;
     clock-accuracy = <100000000>;
    };

    main_osc: main_osc {
     compatible = "atmel,at91rm9200-clk-main-osc";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <0>;
     clocks = <&main_xtal>;
    };

    main: mainck {
     compatible = "atmel,at91sam9x5-clk-main";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <16>;
     clocks = <&main_rc_osc &main_osc>;
    };

    plla: pllack {
     compatible = "atmel,sama5d3-clk-pll";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <1>;
     clocks = <&main>;
     reg = <0>;
     atmel,clk-input-range = <12000000 12000000>;
     #atmel,pll-clk-output-range-cells = <4>;
     atmel,pll-clk-output-ranges = <600000000 1200000000 0 0>;
    };

    plladiv: plladivck {
     compatible = "atmel,at91sam9x5-clk-plldiv";
     #clock-cells = <0>;
     clocks = <&plla>;
    };

    audio_pll_frac: audiopll_fracck {
     compatible = "atmel,sama5d2-clk-audio-pll-frac";
     #clock-cells = <0>;
     clocks = <&main>;
    };

    audio_pll_pad: audiopll_padck {
     compatible = "atmel,sama5d2-clk-audio-pll-pad";
     #clock-cells = <0>;
     clocks = <&audio_pll_frac>;
    };

    audio_pll_pmc: audiopll_pmcck {
     compatible = "atmel,sama5d2-clk-audio-pll-pmc";
     #clock-cells = <0>;
     clocks = <&audio_pll_frac>;
    };

    utmi: utmick {
     compatible = "atmel,at91sam9x5-clk-utmi";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <6>;
     clocks = <&main>;
    };

    mck: masterck {
     compatible = "atmel,at91sam9x5-clk-master";
     #clock-cells = <0>;
     interrupt-parent = <&pmc>;
     interrupts = <3>;
     clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>;
     atmel,clk-output-range = <124000000 166000000>;
     atmel,clk-divisors = <1 2 4 3>;
    };

    h32ck: h32mxck {
     #clock-cells = <0>;
     compatible = "atmel,sama5d4-clk-h32mx";
     clocks = <&mck>;
    };

    usb: usbck {
     compatible = "atmel,at91sam9x5-clk-usb";
     #clock-cells = <0>;
     clocks = <&plladiv>, <&utmi>;
    };

    prog: progck {
     compatible = "atmel,sama5d2-clk-programmable";
     #address-cells = <1>;
     #size-cells = <0>;
     interrupt-parent = <&pmc>;
     clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>, <&audio_pll_pmc>;

     prog0: prog0 {
      #clock-cells = <0>;
      reg = <0>;
      interrupts = <(8 + (0))>;
     };

     prog1: prog1 {
      #clock-cells = <0>;
      reg = <1>;
      interrupts = <(8 + (1))>;
     };

     prog2: prog2 {
      #clock-cells = <0>;
      reg = <2>;
      interrupts = <(8 + (2))>;
     };
    };

    systemck {
     compatible = "atmel,at91rm9200-clk-system";
     #address-cells = <1>;
     #size-cells = <0>;

     ddrck: ddrck {
      #clock-cells = <0>;
      reg = <2>;
      clocks = <&mck>;
     };

     lcdck: lcdck {
      #clock-cells = <0>;
      reg = <3>;
      clocks = <&mck>;
     };

     uhpck: uhpck {
      #clock-cells = <0>;
      reg = <6>;
      clocks = <&usb>;
     };

     udpck: udpck {
      #clock-cells = <0>;
      reg = <7>;
      clocks = <&usb>;
     };

     pck0: pck0 {
      #clock-cells = <0>;
      reg = <8>;
      clocks = <&prog0>;
     };

     pck1: pck1 {
      #clock-cells = <0>;
      reg = <9>;
      clocks = <&prog1>;
     };

     pck2: pck2 {
      #clock-cells = <0>;
      reg = <10>;
      clocks = <&prog2>;
     };

     iscck: iscck {
      #clock-cells = <0>;
      reg = <18>;
      clocks = <&mck>;
     };
    };

    periph32ck {
     compatible = "atmel,at91sam9x5-clk-peripheral";
     #address-cells = <1>;
     #size-cells = <0>;
     clocks = <&h32ck>;

     macb0_clk: macb0_clk {
      #clock-cells = <0>;
      reg = <5>;
      atmel,clk-output-range = <0 83000000>;
     };

     tdes_clk: tdes_clk {
      #clock-cells = <0>;
      reg = <11>;
      atmel,clk-output-range = <0 83000000>;
     };

     matrix1_clk: matrix1_clk {
      #clock-cells = <0>;
      reg = <14>;
     };

     hsmc_clk: hsmc_clk {
      #clock-cells = <0>;
      reg = <17>;
     };

     pioA_clk: pioA_clk {
      #clock-cells = <0>;
      reg = <18>;
      atmel,clk-output-range = <0 83000000>;
     };

     flx0_clk: flx0_clk {
      #clock-cells = <0>;
      reg = <19>;
      atmel,clk-output-range = <0 83000000>;
     };

     flx1_clk: flx1_clk {
      #clock-cells = <0>;
      reg = <20>;
      atmel,clk-output-range = <0 83000000>;
     };

     flx2_clk: flx2_clk {
      #clock-cells = <0>;
      reg = <21>;
      atmel,clk-output-range = <0 83000000>;
     };

     flx3_clk: flx3_clk {
      #clock-cells = <0>;
      reg = <22>;
      atmel,clk-output-range = <0 83000000>;
     };

     flx4_clk: flx4_clk {
      #clock-cells = <0>;
      reg = <23>;
      atmel,clk-output-range = <0 83000000>;
     };

     uart0_clk: uart0_clk {
      #clock-cells = <0>;
      reg = <24>;
      atmel,clk-output-range = <0 83000000>;
     };

     uart1_clk: uart1_clk {
      #clock-cells = <0>;
      reg = <25>;
      atmel,clk-output-range = <0 83000000>;
     };

     uart2_clk: uart2_clk {
      #clock-cells = <0>;
      reg = <26>;
      atmel,clk-output-range = <0 83000000>;
     };

     uart3_clk: uart3_clk {
      #clock-cells = <0>;
      reg = <27>;
      atmel,clk-output-range = <0 83000000>;
     };

     uart4_clk: uart4_clk {
      #clock-cells = <0>;
      reg = <28>;
      atmel,clk-output-range = <0 83000000>;
     };

     twi0_clk: twi0_clk {
      reg = <29>;
      #clock-cells = <0>;
      atmel,clk-output-range = <0 83000000>;
     };

     twi1_clk: twi1_clk {
      #clock-cells = <0>;
      reg = <30>;
      atmel,clk-output-range = <0 83000000>;
     };

     spi0_clk: spi0_clk {
      #clock-cells = <0>;
      reg = <33>;
      atmel,clk-output-range = <0 83000000>;
     };

     spi1_clk: spi1_clk {
      #clock-cells = <0>;
      reg = <34>;
      atmel,clk-output-range = <0 83000000>;
     };

     tcb0_clk: tcb0_clk {
      #clock-cells = <0>;
      reg = <35>;
      atmel,clk-output-range = <0 83000000>;
     };

     tcb1_clk: tcb1_clk {
      #clock-cells = <0>;
      reg = <36>;
      atmel,clk-output-range = <0 83000000>;
     };

     pwm_clk: pwm_clk {
      #clock-cells = <0>;
      reg = <38>;
      atmel,clk-output-range = <0 83000000>;
     };

     adc_clk: adc_clk {
      #clock-cells = <0>;
      reg = <40>;
      atmel,clk-output-range = <0 83000000>;
     };

     uhphs_clk: uhphs_clk {
      #clock-cells = <0>;
      reg = <41>;
      atmel,clk-output-range = <0 83000000>;
     };

     udphs_clk: udphs_clk {
      #clock-cells = <0>;
      reg = <42>;
      atmel,clk-output-range = <0 83000000>;
     };

     ssc0_clk: ssc0_clk {
      #clock-cells = <0>;
      reg = <43>;
      atmel,clk-output-range = <0 83000000>;
     };

     ssc1_clk: ssc1_clk {
      #clock-cells = <0>;
      reg = <44>;
      atmel,clk-output-range = <0 83000000>;
     };

     trng_clk: trng_clk {
      #clock-cells = <0>;
      reg = <47>;
      atmel,clk-output-range = <0 83000000>;
     };

     pdmic_clk: pdmic_clk {
      #clock-cells = <0>;
      reg = <48>;
      atmel,clk-output-range = <0 83000000>;
     };

     securam_clk: securam_clk {
      #clock-cells = <0>;
      reg = <51>;
     };

     i2s0_clk: i2s0_clk {
      #clock-cells = <0>;
      reg = <54>;
      atmel,clk-output-range = <0 83000000>;
     };

     i2s1_clk: i2s1_clk {
      #clock-cells = <0>;
      reg = <55>;
      atmel,clk-output-range = <0 83000000>;
     };

     can0_clk: can0_clk {
      #clock-cells = <0>;
      reg = <56>;
      atmel,clk-output-range = <0 83000000>;
     };

     can1_clk: can1_clk {
      #clock-cells = <0>;
      reg = <57>;
      atmel,clk-output-range = <0 83000000>;
     };

     ptc_clk: ptc_clk {
      #clock-cells = <0>;
      reg = <58>;
      atmel,clk-output-range = <0 83000000>;
     };

     classd_clk: classd_clk {
      #clock-cells = <0>;
      reg = <59>;
      atmel,clk-output-range = <0 83000000>;
     };
    };

    periph64ck {
     compatible = "atmel,at91sam9x5-clk-peripheral";
     #address-cells = <1>;
     #size-cells = <0>;
     clocks = <&mck>;

     dma0_clk: dma0_clk {
      #clock-cells = <0>;
      reg = <6>;
     };

     dma1_clk: dma1_clk {
      #clock-cells = <0>;
      reg = <7>;
     };

     aes_clk: aes_clk {
      #clock-cells = <0>;
      reg = <9>;
     };

     aesb_clk: aesb_clk {
      #clock-cells = <0>;
      reg = <10>;
     };

     sha_clk: sha_clk {
      #clock-cells = <0>;
      reg = <12>;
     };

     mpddr_clk: mpddr_clk {
      #clock-cells = <0>;
      reg = <13>;
     };

     matrix0_clk: matrix0_clk {
      #clock-cells = <0>;
      reg = <15>;
     };

     sdmmc0_hclk: sdmmc0_hclk {
      #clock-cells = <0>;
      reg = <31>;
     };

     sdmmc1_hclk: sdmmc1_hclk {
      #clock-cells = <0>;
      reg = <32>;
     };

     lcdc_clk: lcdc_clk {
      #clock-cells = <0>;
      reg = <45>;
     };

     isc_clk: isc_clk {
      #clock-cells = <0>;
      reg = <46>;
     };

     qspi0_clk: qspi0_clk {
      #clock-cells = <0>;
      reg = <52>;
     };

     qspi1_clk: qspi1_clk {
      #clock-cells = <0>;
      reg = <53>;
     };
    };

    gck {
     compatible = "atmel,sama5d2-clk-generated";
     #address-cells = <1>;
     #size-cells = <0>;
     interrupt-parent = <&pmc>;
     clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>, <&audio_pll_pmc>;

     sdmmc0_gclk: sdmmc0_gclk {
      #clock-cells = <0>;
      reg = <31>;
     };

     sdmmc1_gclk: sdmmc1_gclk {
      #clock-cells = <0>;
      reg = <32>;
     };

     tcb0_gclk: tcb0_gclk {
      #clock-cells = <0>;
      reg = <35>;
      atmel,clk-output-range = <0 83000000>;
     };

     tcb1_gclk: tcb1_gclk {
      #clock-cells = <0>;
      reg = <36>;
      atmel,clk-output-range = <0 83000000>;
     };

     pwm_gclk: pwm_gclk {
      #clock-cells = <0>;
      reg = <38>;
      atmel,clk-output-range = <0 83000000>;
     };

     isc_gclk: isc_gclk {
      #clock-cells = <0>;
      reg = <46>;
     };

     pdmic_gclk: pdmic_gclk {
      #clock-cells = <0>;
      reg = <48>;
     };

     i2s0_gclk: i2s0_gclk {
      #clock-cells = <0>;
      reg = <54>;
     };

     i2s1_gclk: i2s1_gclk {
      #clock-cells = <0>;
      reg = <55>;
     };

     can0_gclk: can0_gclk {
      #clock-cells = <0>;
      reg = <56>;
      atmel,clk-output-range = <0 80000000>;
     };

     can1_gclk: can1_gclk {
      #clock-cells = <0>;
      reg = <57>;
      atmel,clk-output-range = <0 80000000>;
     };

     classd_gclk: classd_gclk {
      #clock-cells = <0>;
      reg = <59>;
      atmel,clk-output-range = <0 100000000>;
     };
    };

    i2s_clkmux {
     compatible = "atmel,sama5d2-clk-i2s-mux";
     #address-cells = <1>;
     #size-cells = <0>;

     i2s0muxck: i2s0_muxclk {
      clocks = <&i2s0_clk>, <&i2s0_gclk>;
      #clock-cells = <0>;
      reg = <0>;
     };

     i2s1muxck: i2s1_muxclk {
      clocks = <&i2s1_clk>, <&i2s1_gclk>;
      #clock-cells = <0>;
      reg = <1>;
     };
    };
   };

   qspi0: spi@f0020000 {
    compatible = "atmel,sama5d2-qspi";
    reg = <0xf0020000 0x100>, <0xd0000000 0x08000000>;
    reg-names = "qspi_base", "qspi_mmap";
    interrupts = <52 4 7>;
    clocks = <&qspi0_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   qspi1: spi@f0024000 {
    compatible = "atmel,sama5d2-qspi";
    reg = <0xf0024000 0x100>, <0xd8000000 0x08000000>;
    reg-names = "qspi_base", "qspi_mmap";
    interrupts = <53 4 7>;
    clocks = <&qspi1_clk>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   sha@f0028000 {
    compatible = "atmel,at91sam9g46-sha";
    reg = <0xf0028000 0x100>;
    interrupts = <12 4 0>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((30) & (0x7f)) << (24)))>;
    dma-names = "tx";
    clocks = <&sha_clk>;
    clock-names = "sha_clk";
    status = "okay";
   };

   aes@f002c000 {
    compatible = "atmel,at91sam9g46-aes";
    reg = <0xf002c000 0x100>;
    interrupts = <9 4 0>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((26) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((27) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&aes_clk>;
    clock-names = "aes_clk";
    status = "okay";
   };

   spi0: spi@f8000000 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0xf8000000 0x100>;
    interrupts = <33 4 7>;
    dma-names = "tx", "rx";
    clocks = <&spi0_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <16>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   ssc0: ssc@f8004000 {
    compatible = "atmel,at91sam9g45-ssc";
    reg = <0xf8004000 0x4000>;
    interrupts = <43 4 4>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
     (((21) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
     (((22) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&ssc0_clk>;
    clock-names = "pclk";
    status = "disabled";
   };

   macb0: ethernet@f8008000 {
    compatible = "atmel,sama5d2-gem";
    reg = <0xf8008000 0x1000>;
    interrupts = <5 4 3
           66 4 3
           67 4 3>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&macb0_clk>, <&macb0_clk>;
    clock-names = "hclk", "pclk";
    status = "disabled";
   };

   tcb0: timer@f800c000 {
    compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0xf800c000 0x100>;
    interrupts = <35 4 0>;
    clocks = <&tcb0_clk>, <&clk32k>;
    clock-names = "t0_clk", "slow_clk";
   };

   tcb1: timer@f8010000 {
    compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0xf8010000 0x100>;
    interrupts = <36 4 0>;
    clocks = <&tcb1_clk>, <&clk32k>;
    clock-names = "t0_clk", "slow_clk";
   };

   hsmc: hsmc@f8014000 {
    compatible = "atmel,sama5d2-smc", "syscon", "simple-mfd";
    reg = <0xf8014000 0x1000>;
    interrupts = <17 4 6>;
    clocks = <&hsmc_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    pmecc: ecc-engine@f8014070 {
     compatible = "atmel,sama5d2-pmecc";
     reg = <0xf8014070 0x490>,
           <0xf8014500 0x100>;
    };
   };

   pdmic: pdmic@f8018000 {
    compatible = "atmel,sama5d2-pdmic";
    reg = <0xf8018000 0x124>;
    interrupts = <48 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14))
     | (((50) & (0x7f)) << (24)))>;
    dma-names = "rx";
    clocks = <&pdmic_clk>, <&pdmic_gclk>;
    clock-names = "pclk", "gclk";
    status = "disabled";
   };

   uart0: serial@f801c000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf801c000 0x100>;
    interrupts = <24 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((35) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((36) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&uart0_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   uart1: serial@f8020000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8020000 0x100>;
    interrupts = <25 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((37) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((38) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&uart1_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   uart2: serial@f8024000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xf8024000 0x100>;
    interrupts = <26 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((39) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((40) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&uart2_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   i2c0: i2c@f8028000 {
    compatible = "atmel,sama5d2-i2c";
    reg = <0xf8028000 0x100>;
    interrupts = <29 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((0) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((1) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&twi0_clk>;
    atmel,fifo-size = <16>;
    status = "disabled";
   };

   pwm0: pwm@f802c000 {
    compatible = "atmel,sama5d2-pwm";
    reg = <0xf802c000 0x4000>;
    interrupts = <38 4 7>;
    #pwm-cells = <3>;
    clocks = <&pwm_clk>;
   };

   sfr: sfr@f8030000 {
    compatible = "atmel,sama5d2-sfr", "syscon";
    reg = <0xf8030000 0x98>;
   };

   flx0: flexcom@f8034000 {
    compatible = "atmel,sama5d2-flexcom";
    reg = <0xf8034000 0x200>;
    clocks = <&flx0_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0xf8034000 0x800>;
    status = "disabled";
   };

   flx1: flexcom@f8038000 {
    compatible = "atmel,sama5d2-flexcom";
    reg = <0xf8038000 0x200>;
    clocks = <&flx1_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0xf8038000 0x800>;
    status = "disabled";
   };

   securam: sram@f8044000 {
    compatible = "atmel,sama5d2-securam", "mmio-sram";
    reg = <0xf8044000 0x1420>;
    clocks = <&securam_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0xf8044000 0x1420>;
   };

   rstc@f8048000 {
    compatible = "atmel,sama5d3-rstc";
    reg = <0xf8048000 0x10>;
    clocks = <&clk32k>;
   };

   shdwc@f8048010 {
    compatible = "atmel,sama5d2-shdwc";
    reg = <0xf8048010 0x10>;
    clocks = <&clk32k>;
    #address-cells = <1>;
    #size-cells = <0>;
    atmel,wakeup-rtc-timer;
   };

   pit: timer@f8048030 {
    compatible = "atmel,at91sam9260-pit";
    reg = <0xf8048030 0x10>;
    interrupts = <3 4 5>;
    clocks = <&h32ck>;
   };

   watchdog@f8048040 {
    compatible = "atmel,sama5d4-wdt";
    reg = <0xf8048040 0x10>;
    interrupts = <4 4 7>;
    clocks = <&clk32k>;
    status = "disabled";
   };

   clk32k: sckc@f8048050 {
    compatible = "atmel,sama5d4-sckc";
    reg = <0xf8048050 0x4>;

    clocks = <&slow_xtal>;
    #clock-cells = <0>;
   };

   rtc@f80480b0 {
    compatible = "atmel,at91rm9200-rtc";
    reg = <0xf80480b0 0x30>;
    interrupts = <74 4 7>;
    clocks = <&clk32k>;
   };

   i2s0: i2s@f8050000 {
    compatible = "atmel,sama5d2-i2s";
    reg = <0xf8050000 0x100>;
    interrupts = <54 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((31) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((32) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&i2s0_clk>, <&i2s0_gclk>;
    clock-names = "pclk", "gclk";
    assigned-clocks = <&i2s0muxck>;
    assigned-clock-parents = <&i2s0_gclk>;
    status = "disabled";
   };

   can0: can@f8054000 {
    compatible = "bosch,m_can";
    reg = <0xf8054000 0x4000>, <0x210000 0x4000>;
    reg-names = "m_can", "message_ram";
    interrupts = <56 4 7>,
          <64 4 7>;
    interrupt-names = "int0", "int1";
    clocks = <&can0_clk>, <&can0_gclk>;
    clock-names = "hclk", "cclk";
    assigned-clocks = <&can0_gclk>;
    assigned-clock-parents = <&utmi>;
    assigned-clock-rates = <40000000>;
    bosch,mram-cfg = <0x0 0 0 64 0 0 32 32>;
    status = "disabled";
   };

   spi1: spi@fc000000 {
    compatible = "atmel,at91rm9200-spi";
    reg = <0xfc000000 0x100>;
    interrupts = <34 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((8) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((9) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&spi1_clk>;
    clock-names = "spi_clk";
    atmel,fifo-size = <16>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart3: serial@fc008000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xfc008000 0x100>;
    interrupts = <27 4 7>;
    dmas = <&dma1
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((41) & (0x7f)) << (24)))>,
           <&dma1
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((42) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&uart3_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   uart4: serial@fc00c000 {
    compatible = "atmel,at91sam9260-usart";
    reg = <0xfc00c000 0x100>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((43) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((44) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    interrupts = <28 4 7>;
    clocks = <&uart4_clk>;
    clock-names = "usart";
    status = "disabled";
   };

   flx2: flexcom@fc010000 {
    compatible = "atmel,sama5d2-flexcom";
    reg = <0xfc010000 0x200>;
    clocks = <&flx2_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0xfc010000 0x800>;
    status = "disabled";
   };

   flx3: flexcom@fc014000 {
    compatible = "atmel,sama5d2-flexcom";
    reg = <0xfc014000 0x200>;
    clocks = <&flx3_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0xfc014000 0x800>;
    status = "disabled";
   };

   flx4: flexcom@fc018000 {
    compatible = "atmel,sama5d2-flexcom";
    reg = <0xfc018000 0x200>;
    clocks = <&flx4_clk>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0x0 0xfc018000 0x800>;
    status = "disabled";
   };

   trng@fc01c000 {
    compatible = "atmel,at91sam9g45-trng";
    reg = <0xfc01c000 0x100>;
    interrupts = <47 4 0>;
    clocks = <&trng_clk>;
   };

   aic: interrupt-controller@fc020000 {
    #interrupt-cells = <3>;
    compatible = "atmel,sama5d2-aic";
    interrupt-controller;
    reg = <0xfc020000 0x200>;
    atmel,external-irqs = <49>;
   };

   i2c1: i2c@fc028000 {
    compatible = "atmel,sama5d2-i2c";
    reg = <0xfc028000 0x100>;
    interrupts = <30 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((2) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((3) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&twi1_clk>;
    atmel,fifo-size = <16>;
    status = "disabled";
   };

   adc: adc@fc030000 {
    compatible = "atmel,sama5d2-adc";
    reg = <0xfc030000 0x100>;
    interrupts = <40 4 7>;
    clocks = <&adc_clk>;
    clock-names = "adc_clk";
    dmas = <&dma0 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((25) & (0x7f)) << (24)))>;
    dma-names = "rx";
    atmel,min-sample-rate-hz = <200000>;
    atmel,max-sample-rate-hz = <20000000>;
    atmel,startup-time-ms = <4>;
    atmel,trigger-edge-type = <1>;
    #io-channel-cells = <1>;
    status = "disabled";
   };

   resistive_touch: resistive-touch {
    compatible = "resistive-adc-touch";
    io-channels = <&adc 24>,
           <&adc 25>,
           <&adc 26>;
    io-channel-names = "x", "y", "pressure";
    touchscreen-min-pressure = <50000>;
    status = "disabled";
   };

   pioA: pinctrl@fc038000 {
    compatible = "atmel,sama5d2-pinctrl";
    reg = <0xfc038000 0x600>;
    interrupts = <18 4 7>,
          <68 4 7>,
          <69 4 7>,
          <70 4 7>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-controller;
    #gpio-cells = <2>;
    clocks = <&pioA_clk>;
   };

   secumod@fc040000 {
    compatible = "atmel,sama5d2-secumod", "syscon";
    reg = <0xfc040000 0x100>;
   };

   tdes@fc044000 {
    compatible = "atmel,at91sam9g46-tdes";
    reg = <0xfc044000 0x100>;
    interrupts = <11 4 0>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((28) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((29) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&tdes_clk>;
    clock-names = "tdes_clk";
    status = "okay";
   };

   classd: classd@fc048000 {
    compatible = "atmel,sama5d2-classd";
    reg = <0xfc048000 0x100>;
    interrupts = <59 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((47) & (0x7f)) << (24)))>;
    dma-names = "tx";
    clocks = <&classd_clk>, <&classd_gclk>;
    clock-names = "pclk", "gclk";
    status = "disabled";
   };

   i2s1: i2s@fc04c000 {
    compatible = "atmel,sama5d2-i2s";
    reg = <0xfc04c000 0x100>;
    interrupts = <55 4 7>;
    dmas = <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((33) & (0x7f)) << (24)))>,
           <&dma0
     ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) |
      (((34) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";
    clocks = <&i2s1_clk>, <&i2s1_gclk>;
    clock-names = "pclk", "gclk";
    assigned-clocks = <&i2s1muxck>;
    assigned-parrents = <&i2s1_gclk>;
    status = "disabled";
   };

   can1: can@fc050000 {
    compatible = "bosch,m_can";
    reg = <0xfc050000 0x4000>, <0x210000 0x4000>;
    reg-names = "m_can", "message_ram";
    interrupts = <57 4 7>,
          <65 4 7>;
    interrupt-names = "int0", "int1";
    clocks = <&can1_clk>, <&can1_gclk>;
    clock-names = "hclk", "cclk";
    assigned-clocks = <&can1_gclk>;
    assigned-clock-parents = <&utmi>;
    assigned-clock-rates = <40000000>;
    bosch,mram-cfg = <0x1100 0 0 64 0 0 32 32>;
    status = "disabled";
   };

   sfrbu: sfr@fc05c000 {
    compatible = "atmel,sama5d2-sfrbu", "syscon";
    reg = <0xfc05c000 0x20>;
   };

   ptc@fc060000 {
    compatible = "atmel,sama5d2-ptc";
    reg = <0x00800000 0x10000
           0xfc060000 0xcf>;
    interrupts = <58 4 7>;
    clocks = <&ptc_clk>, <&main>, <&clk32k>;
    clock-names = "ptc_clk", "ptc_int_osc", "slow_clk";
    status = "disabled";
   };

   chipid@fc069000 {
    compatible = "atmel,sama5d2-chipid";
    reg = <0xfc069000 0x8>;
   };
  };
 };
};
# 47 "arch/arm/boot/dts/at91-sama5d27_som1.dtsi" 2
# 1 "arch/arm/boot/dts/sama5d2-pinfunc.h" 1
# 48 "arch/arm/boot/dts/at91-sama5d27_som1.dtsi" 2

/ {
 model = "Atmel SAMA5D27 SoM1";
 compatible = "atmel,sama5d27-som1", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5";

 clocks {
  slow_xtal {
   clock-frequency = <32768>;
  };

  main_xtal {
   clock-frequency = <24000000>;
  };
 };

 ahb {
  apb {
   qspi1: spi@f0024000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_qspi1_default>;
# 102 "arch/arm/boot/dts/at91-sama5d27_som1.dtsi"
   };

   macb0: ethernet@f8008000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_macb0_default>;
    phy-mode = "rmii";

    ethernet-phy@7 {
     reg = <0x7>;
     interrupt-parent = <&pioA>;
     interrupts = <127 8>;
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_macb0_phy_irq>;
    };
   };

   i2c0: i2c@f8028000 {
    dmas = <0>, <0>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c0_default>;
    status = "disabled";

    at24@50 {
     compatible = "24c02";
     reg = <0x50>;
     pagesize = <8>;
    };
   };

   pinctrl@fc038000 {
    pinctrl_i2c0_default: i2c0_default {
     pinmux = <(((117) & 0xffff) | (((2) & 0xf) << 16) | (((4) & 0xff) << 20))>,
       <(((118) & 0xffff) | (((2) & 0xf) << 16) | (((4) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_qspi1_default: qspi1_default {
     sck_cs {
      pinmux = <(((37) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((38) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>;
      bias-disable;
     };

     data {
      pinmux = <(((39) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((40) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((41) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((42) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>;
      bias-pull-up;
     };
    };

    pinctrl_macb0_default: macb0_default {
     pinmux = <(((105) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((106) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((107) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((108) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((109) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((110) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((111) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((112) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((113) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((114) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_macb0_phy_irq: macb0_phy_irq {
     pinmux = <(((127) & 0xffff) | (((0) & 0xf) << 16) | (((0) & 0xff) << 20))>;
     bias-disable;
    };
   };
  };
 };
};
# 10 "arch/arm/boot/dts/sunny.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mfd/atmel-flexcom.h" 1
# 11 "arch/arm/boot/dts/sunny.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm/boot/dts/sunny.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/at91.h" 1
# 13 "arch/arm/boot/dts/sunny.dts" 2

/ {
 model = "Sunny Project";
 compatible = "atmel,sama5d27-som1", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5";

 aliases {
  serial0 = &uart1;
  serial1 = &uart5;
  serial2 = &uart4;
  serial3 = &uart3;
  serial4 = &uart0;
  serial5 = &uart2;
  serial6 = &uart6;
  serial7 = &uart7;
  serial8 = &uart8;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 ahb {
  sdmmc0: sdio-host@a0000000 {
   bus-width = <4>;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_sdmmc0>;
   no-1-8-v;
   non-removable;
   status = "okay";
  };


  usbh: ohci@400000 {
   num-ports = <3>;
   atmel,vbus-gpio = <&pioA 12 0
        &pioA 27 0
               0
       >;
   atmel,oc-gpio = <&pioA 11 0
      &pioA 13 0
      0
     >;
   pinctrl-names = "default";
   pinctrl-0 = <&pinctrl_usbh>;
   status = "okay";
  };
# 88 "arch/arm/boot/dts/sunny.dts"
  pwm_leds {
   compatible = "pwm-leds";


   red {
    label = "red";
    pwms = <&tcb1_pwm 3 10000000 0>;
    max-brightness = <255>;
    linux,default-trigger = "default-on";
   };

   green {
    label = "green";
    pwms = <&tcb1_pwm 4 10000000 0>;
    max-brightness = <255>;
    linux,default-trigger = "default-on";
   };

   blue {
    label = "blue";
    pwms = <&tcb1_pwm 1 10000000 0>;
    max-brightness = <255>;
    linux,default-trigger = "default-on";
   };

  };


  leds {
   compatible = "gpio-leds";
   pinctrl-names = "default";
   status = "okay";
# 137 "arch/arm/boot/dts/sunny.dts"
   en_5Vb {
    label = "en_5Vb";
    gpios = <&pioA 46 0>;
    default-state = "on";
   };

   en_16Vb {
    label = "en_16Vb";
    gpios = <&pioA 45 0>;
   };

   en_3V3b {
    label = "en_3V3b";
    gpios = <&pioA 51 0>;
   };

   en_rs422 {
    label = "en_rs422";
    gpios = <&pioA 26 0>;
   };


   led_a {
    label = "led_a";
    gpios = <&pioA 72 0>;
   };

   led_b {
    label = "led_b";
    gpios = <&pioA 73 0>;
   };
  };


  vddin_3v3: fixed-regulator-vddin_3v3 {
   compatible = "regulator-fixed";

   regulator-name = "VDDIN_3V3";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   status = "okay";
  };

  vddin_5v: fixed-regulator-vddin_5v {
   compatible = "regulator-fixed";

   regulator-name = "VDDIN_5V";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   regulator-always-on;
   regulator-boot-on;
   status = "okay";
  };

  vddana: fixed-regulator-vddana {
   compatible = "regulator-fixed";

   regulator-name = "VDDANA";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   vin-supply = <&vddin_3v3>;
   status = "okay";
  };

  advref: fixed-regulator-advref {
   compatible = "regulator-fixed";

   regulator-name = "advref";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-always-on;
   regulator-boot-on;
   vin-supply = <&vddana>;
   status = "okay";
  };

  apb {
   pmc: pmc@f0014000 {
    pmc_fast_restart {
     compatible = "atmel,sama5d2-pmc-fast-startup";
     #address-cells = <1>;
     #size-cells = <0>;

     atmel,wakeup-rtc-timer;

     wkpin: input@0 {
      reg = <0>;
     };

     gmac_wol: input@10 {
      reg = <10>;
      atmel,wakeup-active-high;
     };
    };
   };

   macb0: ethernet@f8008000 {
    status = "okay";
   };

   tcb0: timer@f800c000 {

    timer0: timer@0 {
     compatible = "atmel,tcb-timer";
     reg = <0>;
    };

    timer1: timer@1 {
     compatible = "atmel,tcb-timer";
     reg = <1>;
    };
   };

   tcb1: timer@f8010000 {

    tcb1_pwm: tcb1_pwm@0 {
     compatible = "atmel,tcb-pwm";
     #pwm-cells = <3>;
     tc-block = <1>;
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_tcb1_tiob3 &pinctrl_tcb1_tiob4 &pinctrl_tcb1_tioa5>;
    };

   };

   hlcdc: hlcdc@f0000000 {
    status = "okay";

    hlcdc-display-controller {
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_lcd_base &pinctrl_lcd_rgb>;
     port@0 {
      #address-cells = <1>;
      #size-cells = <0>;

      hlcdc_panel_output: endpoint@0 {
       reg = <0>;
       remote-endpoint = <&panel_input>;
      };
     };

    };

    hlcdc_pwm: hlcdc-pwm {
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_lcd_pwm>;
    };
   };

   backlight: backlight {
    compatible = "pwm-backlight";
    pwms = <&hlcdc_pwm 0 10000 0>;
    brightness-levels = <0 4 8 16 32 64 128 255>;
    default-brightness-level = <7>;
    power-supply = <&bl_reg>;
    status = "okay";
   };

   bl_reg: backlight_regulator {
    compatible = "regulator-fixed";
    regulator-name = "backlight-power-supply";
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5000000>;
    status = "okay";
   };

   panel: panel {
    compatible = "shelly,sca07010-bfn-lnn", "simple-panel";
    backlight = <&backlight>;
    power-supply = <&panel_reg>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     panel_input: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&hlcdc_panel_output>;
     };
    };
   };

   panel_reg: panel_regulator {
    compatible = "regulator-fixed";
    regulator-name = "panel-power-supply";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    status = "okay";
   };


   uart0: serial@f801c000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart0>;
    atmel,use-dma-rx;
    atmel,use-dma-tx;
    status = "okay";
   };

   uart1: serial@f8020000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart1>;
    atmel,use-dma-rx;
    atmel,use-dma-tx;
    status = "okay";
   };

   uart2: serial@f8024000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart2>;
    atmel,use-dma-rx;
    atmel,use-dma-tx;
    status = "okay";
   };

   uart3: serial@fc008000 {
    atmel,use-dma-rx;
    atmel,use-dma-tx;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart3>;
    status = "okay";
   };

   uart4: serial@fc00c000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart4>;
    atmel,use-dma-rx;
    atmel,use-dma-tx;
    status = "okay";
   };

   flx1: flexcom@f8038000 {
    atmel,flexcom-mode = <1>;
    status = "okay";

    uart5: serial@200 {
     compatible = "atmel,at91sam9260-usart";
     reg = <0x200 0x200>;
     interrupts = <20 4 7>;
     clocks = <&flx1_clk>;
     clock-names = "usart";


     atmel,use-dma-rx;
     atmel,use-dma-tx;
     dmas = <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((13) & (0x7f)) << (24)))>,
                  <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((14) & (0x7f)) << (24)))>;
     dma-names = "tx", "rx";


     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_flx1>;
     status = "okay";
    };
   };

   flx2: flexcom@fc010000 {
    atmel,flexcom-mode = <1>;
    status = "okay";

    uart6: serial@200 {
     compatible = "atmel,at91sam9260-usart";
     reg = <0x200 0x200>;
     interrupts = <21 4 7>;
     clocks = <&flx2_clk>;
     clock-names = "usart";


     atmel,use-dma-rx;
     atmel,use-dma-tx;
     dmas = <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((15) & (0x7f)) << (24)))>,
                  <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((16) & (0x7f)) << (24)))>;
     dma-names = "tx", "rx";


     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_flx2>;
     status = "okay";
    };
   };


   flx3: flexcom@fc014000 {
    atmel,flexcom-mode = <1>;
    status = "okay";

    uart7: serial@200 {
     compatible = "atmel,at91sam9260-usart";
     reg = <0x200 0x200>;
     interrupts = <22 4 7>;
     clocks = <&flx3_clk>;
     clock-names = "usart";

     atmel,use-dma-rx;
     atmel,use-dma-tx;
     dmas = <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((17) & (0x7f)) << (24)))>,
                  <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((18) & (0x7f)) << (24)))>;
     dma-names = "tx", "rx";

     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_flx3>;
     rtsgpio = <&pioA 57 0>;
     linux,rs485-enabled-at-boot-time;

     status = "okay";
    };
   };

   flx0: flexcom@f8034000 {
    atmel,flexcom-mode = <1>;
    status = "okay";

    uart8: serial@200 {
     compatible = "atmel,at91sam9260-usart";
     reg = <0x200 0x200>;
     interrupts = <19 4 7>;
     clocks = <&flx0_clk>;
     clock-names = "usart";


     atmel,use-dma-rx;
     atmel,use-dma-tx;
     dmas = <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((11) & (0x7f)) << (24)))>,
                  <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((12) & (0x7f)) << (24)))>;
     dma-names = "tx", "rx";


     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_flx0>;
     rtsgpio = <&pioA 64 0>;
     linux,rs485-enabled-at-boot-time;

     status = "okay";
    };
   };


   shdwc@f8048010 {
    atmel,shdwc-debouncer = <976>;
    atmel,wakeup-rtc-timer;

    input@0 {
     reg = <0>;
     atmel,wakeup-type = "low";
    };
   };

   watchdog@f8048040 {
    status = "okay";
   };

   qspi0: spi@f0020000 {


    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_qspi0_default>;
    status = "okay";

    flash@0 {
     #address-cells = <1>;
     #size-cells = <1>;
     compatible = "jedec,spi-nor";
     reg = <0>;
     spi-max-frequency = <80000000>;
     m25p,fast-read;

     data@00000000 {
      label = "data";
      reg = <0x00000000 0x00400000>;
     };
    };

   };

   qspi1: spi@f0024000 {
    status = "okay";

    flash@0 {
     #address-cells = <1>;
     #size-cells = <1>;
     compatible = "jedec,spi-nor";
     reg = <0>;
     spi-max-frequency = <80000000>;
     m25p,fast-read;

     at91bootstrap@00000000 {
      label = "at91bootstrap";
      reg = <0x00000000 0x00004000>;
     };

     u_boot@00004000 {
      label = "bootloader";
      reg = <0x00004000 0x00074000>;
     };

     dtb@00078000 {
      label = "device_tree";
      reg = <0x00078000 0x0000f000>;
     };

     kernel@00087000 {
      label = "kernel";
      reg = <0x00087000 0x003C4000>;
     };

     data@0044B000 {
      label = "data";
      reg = <0x0044B000 0x003b5000>;
     };
    };

   };

   spi1: spi@fc000000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_spi1 &pinctrl_spi1_cs_eeprom &pinctrl_spi1_cs_lcd &pinctrl_spi1_cs_rfid>;
    status = "okay";
# 570 "arch/arm/boot/dts/sunny.dts"
    eeprom@0 {
     compatible = "microchip,48LM01", "atmel,at25";
     reg = <0>;
     spi-max-frequency = <5000000>;
     pagesize = <128>;
     size = <131072>;
     address-width = <24>;
    };


    spidev@1 {
     compatible = "atmel,at91rm9200-spidev";
     reg = <1>;
     spi-max-frequency = <1000000>;
    };
# 594 "arch/arm/boot/dts/sunny.dts"
    nfc@2 {
     reg = <2>;
     compatible = "ti,trf7970a";
     spi-max-frequency = <2000000>;
     vin-supply = <&vddin_3v3>;
     clock-frequency = <13560000>;
     interrupt-parent = <&pioA>;
     interrupts = <103 0x0>;





    };

   };


   i2c1: i2c@fc028000 {

    #address-cells = <1>;
    #size-cells = <0>;

    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c1>;

    dmas = <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((2) & (0x7f)) << (24)))>,
           <&dma1 ((((0) & (0x1)) << (13)) | (((1) & (0x1)) << (14)) | (((3) & (0x7f)) << (24)))>;
    dma-names = "tx", "rx";

    status = "okay";

    stmpe811@41 {
     compatible = "st,stmpe811";
     reg = <0x41>;
     interrupt-parent = <&pioA>;
     interrupts = <102 0x0>;
     pinctrl-names = "default";
     pinctrl-0 = <&pinctrl_stmpe811>;

     stmpe_touchscreen {
      compatible = "st,stmpe-ts";
      st,sample-time = <4>;
      st,mod-12b = <1>;
      st,ref-sel = <0>;
      st,adc-freq = <2>;
      st,ave-ctrl = <3>;
      st,touch-det-delay = <4>;
      st,settling = <2>;
      st,fraction-z = <7>;
      st,i-drive = <0>;
     };
    };

   };

   classd: classd@fc048000 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_classd>;
    atmel,pwm-type = "diff";
    atmel,non-overlap-time = <10>;
    status = "okay";
   };

   pinctrl@fc038000 {


    pinctrl_spi1_cs_eeprom: spi1_cs_eeprom {
     pinmux = <(((68) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_spi1_cs_lcd: spi1_cs_lcd {
     pinmux = <(((69) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_spi1_cs_rfid: spi1_cs_rfid {
     pinmux = <(((70) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_spi1: spi1 {
     pinmux = <(((65) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((66) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((67) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_classd: classd {
     pinmux = <(((28) & 0xffff) | (((6) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((29) & 0xffff) | (((6) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((30) & 0xffff) | (((6) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((31) & 0xffff) | (((6) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-pull-up;
    };

    pinctrl_lcd_base: pinctrl_lcd_base {
     pinmux = <(((94) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((95) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((97) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((96) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
     atmel,drive-strength = <2>;
    };

    pinctrl_lcd_rgb: pinctrl_lcd_rgb {
     pinmux = <(((74) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((75) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((76) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((77) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((78) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((79) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((80) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((81) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((82) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((83) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((84) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((85) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((86) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((87) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((88) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((89) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((90) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((91) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_i2c1: i2c1 {
     pinmux = <(((100) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((101) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_lcd_pwm: pinctrl_lcd_pwm {
     pinmux = <(((92) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_sdmmc0: sdmmc0 {
     cmd_data {
      pinmux = <(((1) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
        <(((2) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
        <(((3) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
        <(((4) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
        <(((5) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>;
      bias-disable;
     };

     conf-ck_cd {
      pinmux = <(((0) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>;
      bias-disable;
     };
    };

    pinctrl_qspi0_default: qspi0_default {
     sck_cs {
      pinmux = <(((14) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((15) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>;
      bias-disable;
     };

     data {
      pinmux = <(((16) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((17) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((18) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>,
        <(((19) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>;
      bias-pull-up;
     };
    };

    pinctrl_uart0: uart0 {
     pinmux = <(((58) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((59) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_uart1: uart1 {
     pinmux = <(((98) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((99) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_uart2: uart2 {
     pinmux = <(((119) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((120) & 0xffff) | (((1) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
    };


    pinctrl_uart3: uart3 {
     pinmux = <(((43) & 0xffff) | (((3) & 0xf) << 16) | (((3) & 0xff) << 20))>,
       <(((44) & 0xffff) | (((3) & 0xf) << 16) | (((3) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_uart4: uart4 {
     pinmux = <(((35) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((36) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_flx1: flx1 {
     pinmux = <(((23) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((24) & 0xffff) | (((1) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_flx2: flx2 {
     pinmux = <(((123) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>,
       <(((122) & 0xffff) | (((3) & 0xf) << 16) | (((2) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_flx3: flx3 {
     pinmux = <(((55) & 0xffff) | (((5) & 0xf) << 16) | (((3) & 0xff) << 20))>,
       <(((54) & 0xffff) | (((5) & 0xf) << 16) | (((3) & 0xff) << 20))>,
       <(((53) & 0xffff) | (((5) & 0xf) << 16) | (((3) & 0xff) << 20))>,
       <(((56) & 0xffff) | (((5) & 0xf) << 16) | (((3) & 0xff) << 20))>,
       <(((57) & 0xffff) | (((5) & 0xf) << 16) | (((3) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_flx0: flx0 {
     pinmux = <(((60) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((61) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((62) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((63) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>,
       <(((64) & 0xffff) | (((3) & 0xf) << 16) | (((1) & 0xff) << 20))>;
     bias-disable;
    };

    pinctrl_usbh: usbh {
     pinmux = <(((12) & 0xffff) | (((0) & 0xf) << 16) | (((0) & 0xff) << 20))>,
       <(((11) & 0xffff) | (((0) & 0xf) << 16) | (((0) & 0xff) << 20))>,
                                                 <(((27) & 0xffff) | (((0) & 0xf) << 16) | (((0) & 0xff) << 20))>,
       <(((13) & 0xffff) | (((0) & 0xf) << 16) | (((0) & 0xff) << 20))>;
     bias-pull-up;
    };

    pinctrl_stmpe811: pinctrl_stmpe811 {
     pinmux = <(((102) & 0xffff) | (((0) & 0xf) << 16) | (((0) & 0xff) << 20))>;
     bias-pull-up;
     input-debounce = <1>;
    };

    pinctrl_tcb1_tiob4: red {
        pinmux = <(((10) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>;
        bias-disable;
    };


    pinctrl_tcb1_tioa5: green {
        pinmux = <(((6) & 0xffff) | (((4) & 0xf) << 16) | (((1) & 0xff) << 20))>;
        bias-disable;
    };

    pinctrl_tcb1_tiob3: blue {
        pinmux = <(((52) & 0xffff) | (((4) & 0xf) << 16) | (((2) & 0xff) << 20))>;
        bias-disable;
    };
# 863 "arch/arm/boot/dts/sunny.dts"
   };

  };
 };
};
