Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:15:19 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200/post_route_timing.rpt
| Design       : or1200_flat
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[60]/D
                                                              0.543         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[63]/D
                                                              0.571         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[61]/D
                                                              0.589         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[62]/D
                                                              0.632         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[56]/D
                                                              0.632         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[21]/D
                                                              0.632         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[25]/D
                                                              0.640         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[22]/D
                                                              0.641         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[55]/D
                                                              0.649         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[59]/D
                                                              0.655         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[57]/D
                                                              0.678         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[28]/D
                                                              0.678         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[29]/D
                                                              0.681         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[52]/D
                                                              0.715         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[58]/D
                                                              0.721         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[51]/D
                                                              0.738         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[26]/D
                                                              0.762         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[53]/D
                                                              0.767         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[32]/D
                                                              0.779         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[31]/D
                                                              0.779         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[24]/D
                                                              0.809         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[54]/D
                                                              0.810         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[48]/D
                                                              0.810         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[47]/D
                                                              0.811         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[19]/D
                                                              0.815         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[30]/D
                                                              0.845         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[49]/D
                                                              0.856         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[50]/D
                                                              0.899         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[44]/D
                                                              0.899         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[27]/D
                                                              0.911         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[43]/D
                                                              0.916         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[45]/D
                                                              0.945         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[40]/D
                                                              0.980         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[23]/D
                                                              0.982         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[46]/D
                                                              0.988         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[20]/D
                                                              1.000         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[39]/D
                                                              1.005         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[41]/D
                                                              1.034         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[42]/D
                                                              1.077         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[36]/D
                                                              1.077         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[35]/D
                                                              1.085         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[18]/D
                                                              1.098         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[33]/D
                                                              1.101         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[37]/D
                                                              1.123         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[34]/D
                                                              1.157         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[38]/D
                                                              1.166         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[17]/D
                                                              1.376         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/insn_saved_reg[0]/R  2.454         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[8]/R   2.460         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[27]/R  2.474         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[30]/R  2.474         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[31]/R  2.474         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/pre_branch_op_reg[1]/R
                                                              2.474         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/pre_branch_op_reg[2]/R
                                                              2.474         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[26]/S  2.533         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[28]/S  2.533         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[29]/R  2.533         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/pre_branch_op_reg[0]/R
                                                              2.533         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[2]/R   2.548         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[3]/R   2.548         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[9]/R   2.548         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[5]/R   2.563         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[6]/R   2.563         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/id_insn_reg[7]/R   2.563         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/alu_op_reg[1]_rep/R
                                                              2.567         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/alu_op_reg[2]/R    2.567         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[22]/R  2.577         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[23]/R  2.577         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[26]/R  2.577         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[27]/R  2.577         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[30]/R  2.577         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[31]/R  2.577         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/insn_saved_reg[27]/R 2.586         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/insn_saved_reg[31]/R 2.586         
or1200_ctrl/alu_op_reg[0]/C    or1200_mult_mac/mul_prod_r_reg[16]/D
                                                              2.610         
or1200_operandmuxes/operand_a_reg[0]/C
                               or1200_rf/rf_b/ram_reg_0_7_6_11/RAMA_D1/I
                                                              2.618         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/insn_saved_reg[26]/S 2.626         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/ex_pc_reg[16]/R  2.636         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/ex_pc_reg[22]/R  2.636         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/ex_pc_reg[31]/R  2.636         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_ctrl/alu_op_reg[0]/R    2.647         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/ex_pc_reg[27]/R  2.649         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/ex_pc_reg[29]/R  2.649         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[24]/R 2.658         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[25]/R 2.658         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[28]/R 2.658         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[29]/R 2.658         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[24]/R  2.659         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[25]/R  2.659         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[28]/R  2.659         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_pc_reg[29]/R  2.659         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_exceptflags_reg[0]/R
                                                              2.661         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_except/id_exceptflags_reg[1]/R
                                                              2.661         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[22]/R 2.681         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[23]/R 2.681         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[26]/R 2.681         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[27]/R 2.681         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[30]/R 2.681         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/addr_saved_reg[31]/R 2.681         
or1200_operandmuxes/operand_a_reg[13]/C
                               or1200_if/insn_saved_reg[23]/R 2.681         



