

================================================================
== Vitis HLS Report for 'Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2'
================================================================
* Date:           Mon Mar 10 15:35:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2367|     2367|  23.670 us|  23.670 us|  2367|  2367|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1_VITIS_LOOP_117_2  |     2365|     2365|         9|          1|          1|  2358|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:117]   --->   Operation 12 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_read = alloca i32 1" [tools.cpp:104]   --->   Operation 14 'alloca' 'current_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [tools.cpp:100]   --->   Operation 15 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [tools.cpp:100]   --->   Operation 16 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_block_write = alloca i32 1" [tools.cpp:103]   --->   Operation 17 'alloca' 'current_block_write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [tools.cpp:100]   --->   Operation 18 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [tools.cpp:110]   --->   Operation 19 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [tools.cpp:112]   --->   Operation 20 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [tools.cpp:101]   --->   Operation 21 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_line_w = alloca i32 1" [tools.cpp:108]   --->   Operation 22 'alloca' 'current_line_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [tools.cpp:100]   --->   Operation 23 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_line_simd = alloca i32 1" [tools.cpp:109]   --->   Operation 24 'alloca' 'current_line_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 25 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_50"   --->   Operation 26 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%K_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K_1"   --->   Operation 27 'read' 'K_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln95_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln95_1"   --->   Operation 28 'read' 'add_ln95_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty_49"   --->   Operation 29 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add63_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add63"   --->   Operation 30 'read' 'add63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cycles_write_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_write_block"   --->   Operation 31 'read' 'cycles_write_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_ln98_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln98"   --->   Operation 32 'read' 'add_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cycles_read_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_read_block"   --->   Operation 33 'read' 'cycles_read_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%max_cycles_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_cycles"   --->   Operation 34 'read' 'max_cycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln95_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln95"   --->   Operation 35 'read' 'add_ln95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln98"   --->   Operation 36 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%baseIter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baseIter"   --->   Operation 37 'read' 'baseIter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty_48"   --->   Operation 38 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%div42_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div42_cast"   --->   Operation 39 'read' 'div42_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub143_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub143"   --->   Operation 40 'read' 'sub143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mul_ln93_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln93"   --->   Operation 41 'read' 'mul_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i28 %zext_ln98_read"   --->   Operation 42 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp_4"   --->   Operation 43 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_samepad, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_sild, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%row_buffer = alloca i64 1" [tools.cpp:93]   --->   Operation 46 'alloca' 'row_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 0, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 47 'store' 'store_ln109' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %inp" [tools.cpp:100]   --->   Operation 48 'store' 'store_ln100' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 0, i32 %current_line_w" [tools.cpp:108]   --->   Operation 49 'store' 'store_ln108' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%store_ln101 = store i32 0, i32 %counter_internal_block" [tools.cpp:101]   --->   Operation 50 'store' 'store_ln101' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 51 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 51 'store' 'store_ln112' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 0, i32 %read_block" [tools.cpp:110]   --->   Operation 52 'store' 'store_ln110' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 53 'store' 'store_ln100' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 0, i4 %current_block_write" [tools.cpp:103]   --->   Operation 54 'store' 'store_ln103' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %ofm_x" [tools.cpp:100]   --->   Operation 55 'store' 'store_ln100' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 56 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %k_y" [tools.cpp:100]   --->   Operation 56 'store' 'store_ln100' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 57 [1/1] (0.39ns)   --->   "%store_ln104 = store i4 0, i4 %current_block_read" [tools.cpp:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 58 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 59 [1/1] (0.36ns)   --->   "%store_ln117 = store i32 0, i32 %rep" [tools.cpp:117]   --->   Operation 59 'store' 'store_ln117' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i60 %indvar_flatten" [tools.cpp:114]   --->   Operation 61 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%read_block_3 = load i32 %read_block" [tools.cpp:131]   --->   Operation 62 'load' 'read_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%counter_internal_block_3 = load i32 %counter_internal_block" [tools.cpp:182]   --->   Operation 63 'load' 'counter_internal_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%inp_2 = load i32 %inp" [tools.cpp:124]   --->   Operation 64 'load' 'inp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.94ns)   --->   "%icmp_ln114 = icmp_eq  i60 %indvar_flatten_load, i60 %mul_ln93_read" [tools.cpp:114]   --->   Operation 65 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.94ns)   --->   "%add_ln114 = add i60 %indvar_flatten_load, i60 1" [tools.cpp:114]   --->   Operation 66 'add' 'add_ln114' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc150.loopexit, void %return.loopexit.exitStub" [tools.cpp:114]   --->   Operation 67 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%rep_load = load i32 %rep" [tools.cpp:117]   --->   Operation 68 'load' 'rep_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [tools.cpp:117]   --->   Operation 69 'load' 'ofm_x_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [tools.cpp:117]   --->   Operation 70 'load' 'count_simd_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%cnt_load = load i32 %cnt" [tools.cpp:117]   --->   Operation 71 'load' 'cnt_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%current_line_w_load = load i32 %current_line_w" [tools.cpp:117]   --->   Operation 72 'load' 'current_line_w_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%current_line_simd_load = load i32 %current_line_simd" [tools.cpp:117]   --->   Operation 73 'load' 'current_line_simd_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_1_VITIS_LOOP_117_2_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2358, i64 2358, i64 2358"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln117 = icmp_ult  i32 %rep_load, i32 %baseIter_read" [tools.cpp:117]   --->   Operation 76 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.21ns)   --->   "%select_ln103 = select i1 %icmp_ln117, i32 %rep_load, i32 0" [tools.cpp:103]   --->   Operation 77 'select' 'select_ln103' <Predicate = (!icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %count_simd_load" [tools.cpp:117]   --->   Operation 78 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i32 %ofm_x_load" [tools.cpp:117]   --->   Operation 79 'trunc' 'trunc_ln117_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i32 %cnt_load" [tools.cpp:117]   --->   Operation 80 'trunc' 'trunc_ln117_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i32 %current_line_simd_load" [tools.cpp:117]   --->   Operation 81 'trunc' 'trunc_ln117_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i32 %current_line_w_load" [tools.cpp:117]   --->   Operation 82 'trunc' 'trunc_ln117_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:120]   --->   Operation 83 'specpipeline' 'specpipeline_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%icmp_ln121 = icmp_ult  i32 %inp_2, i32 %zext_ln98_cast" [tools.cpp:121]   --->   Operation 84 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %if.else, void %if.then41" [tools.cpp:121]   --->   Operation 85 'br' 'br_ln121' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln138 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_write_block_read" [tools.cpp:138]   --->   Operation 86 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.end104, void %if.then59" [tools.cpp:138]   --->   Operation 87 'br' 'br_ln138' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%current_block_read_load_1 = load i4 %current_block_read" [tools.cpp:140]   --->   Operation 88 'load' 'current_block_read_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [tools.cpp:140]   --->   Operation 89 'load' 'k_y_load' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%cnt_load_1 = load i32 %cnt" [tools.cpp:144]   --->   Operation 90 'load' 'cnt_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i32 %k_y_load" [tools.cpp:140]   --->   Operation 91 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.64ns)   --->   "%block_read_K = add i4 %current_block_read_load_1, i4 %trunc_ln140" [tools.cpp:140]   --->   Operation 92 'add' 'block_read_K' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %block_read_K" [tools.cpp:141]   --->   Operation 93 'zext' 'zext_ln141' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 94 [8/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 94 'urem' 'block_read_K_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.64ns)   --->   "%mul_ln143 = mul i12 %trunc_ln117_2, i12 %tmp_3" [tools.cpp:143]   --->   Operation 95 'mul' 'mul_ln143' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 1.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.64ns) (grouped into DSP with root node add_ln143)   --->   "%tmp = add i12 %trunc_ln117_1, i12 %mul_ln143" [tools.cpp:117]   --->   Operation 96 'add' 'tmp' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 1.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [3/3] (0.94ns) (grouped into DSP with root node add_ln143)   --->   "%tmp1 = mul i12 %tmp, i12 %div42_cast_read" [tools.cpp:117]   --->   Operation 97 'mul' 'tmp1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%cnt_1 = add i32 %cnt_load_1, i32 1" [tools.cpp:144]   --->   Operation 98 'add' 'cnt_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%icmp_ln144 = icmp_eq  i32 %cnt_1, i32 %add_ln95_1_read" [tools.cpp:144]   --->   Operation 99 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %if.then59.if.end104_crit_edge, void %if.then82" [tools.cpp:144]   --->   Operation 100 'br' 'br_ln144' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 %cnt_1, i32 %cnt" [tools.cpp:112]   --->   Operation 101 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & !icmp_ln144)> <Delay = 0.36>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end104" [tools.cpp:144]   --->   Operation 102 'br' 'br_ln144' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & !icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%count_simd_load_1 = load i32 %count_simd" [tools.cpp:147]   --->   Operation 103 'load' 'count_simd_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%count_simd_1 = add i32 %count_simd_load_1, i32 1" [tools.cpp:147]   --->   Operation 104 'add' 'count_simd_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.79ns)   --->   "%icmp_ln147 = icmp_eq  i32 %count_simd_1, i32 %p_cast" [tools.cpp:147]   --->   Operation 105 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %if.then82.if.end104_crit_edge, void %if.then86" [tools.cpp:147]   --->   Operation 106 'br' 'br_ln147' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 107 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & !icmp_ln147)> <Delay = 0.36>
ST_2 : Operation 108 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 %count_simd_1, i32 %count_simd" [tools.cpp:100]   --->   Operation 108 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & !icmp_ln147)> <Delay = 0.36>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln147 = br void %if.end104" [tools.cpp:147]   --->   Operation 109 'br' 'br_ln147' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ofm_x_load_1 = load i32 %ofm_x" [tools.cpp:150]   --->   Operation 110 'load' 'ofm_x_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.79ns)   --->   "%ofm_x_1 = add i32 %ofm_x_load_1, i32 1" [tools.cpp:150]   --->   Operation 111 'add' 'ofm_x_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%icmp_ln150 = icmp_eq  i32 %ofm_x_1, i32 %K_1_read" [tools.cpp:150]   --->   Operation 112 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %if.then86.if.end104_crit_edge, void %if.then89" [tools.cpp:150]   --->   Operation 113 'br' 'br_ln150' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 114 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 115 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 115 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 116 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 %ofm_x_1, i32 %ofm_x" [tools.cpp:100]   --->   Operation 116 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln150 = br void %if.end104" [tools.cpp:150]   --->   Operation 117 'br' 'br_ln150' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & !icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%k_y_load_1 = load i32 %k_y" [tools.cpp:153]   --->   Operation 118 'load' 'k_y_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.79ns)   --->   "%k_y_1 = add i32 %k_y_load_1, i32 1" [tools.cpp:153]   --->   Operation 119 'add' 'k_y_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%icmp_ln153 = icmp_eq  i32 %k_y_1, i32 %K_1_read" [tools.cpp:153]   --->   Operation 120 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %ofm_x" [tools.cpp:100]   --->   Operation 121 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.36>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %if.then89.if.end104_crit_edge, void %if.then92" [tools.cpp:153]   --->   Operation 122 'br' 'br_ln153' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 123 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 124 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 124 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 125 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 %k_y_1, i32 %k_y" [tools.cpp:100]   --->   Operation 125 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end104" [tools.cpp:153]   --->   Operation 126 'br' 'br_ln153' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & !icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%current_block_read_load = load i4 %current_block_read" [tools.cpp:156]   --->   Operation 127 'load' 'current_block_read_load' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.64ns)   --->   "%current_block_read_1 = add i4 %current_block_read_load, i4 %tmp_2" [tools.cpp:156]   --->   Operation 128 'add' 'current_block_read_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %current_block_read_1" [tools.cpp:157]   --->   Operation 129 'zext' 'zext_ln157' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%icmp_ln157 = icmp_ult  i32 %zext_ln157, i32 %add63_read" [tools.cpp:157]   --->   Operation 130 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node current_block_read_3)   --->   "%xor_ln157 = xor i1 %icmp_ln157, i1 1" [tools.cpp:157]   --->   Operation 131 'xor' 'xor_ln157' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.64ns)   --->   "%current_block_read_2 = sub i4 %current_block_read_1, i4 %tmp_1" [tools.cpp:158]   --->   Operation 132 'sub' 'current_block_read_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.17ns) (out node of the LUT)   --->   "%current_block_read_3 = select i1 %xor_ln157, i4 %current_block_read_2, i4 %current_block_read_1" [tools.cpp:157]   --->   Operation 133 'select' 'current_block_read_3' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.36ns)   --->   "%store_ln112 = store i32 0, i32 %cnt" [tools.cpp:112]   --->   Operation 134 'store' 'store_ln112' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 135 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %count_simd" [tools.cpp:100]   --->   Operation 135 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 136 [1/1] (0.36ns)   --->   "%store_ln100 = store i32 0, i32 %k_y" [tools.cpp:100]   --->   Operation 136 'store' 'store_ln100' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.36>
ST_2 : Operation 137 [1/1] (0.39ns)   --->   "%store_ln104 = store i4 %current_block_read_3, i4 %current_block_read" [tools.cpp:104]   --->   Operation 137 'store' 'store_ln104' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.39>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln159 = br void %if.end104" [tools.cpp:159]   --->   Operation 138 'br' 'br_ln159' <Predicate = (!icmp_ln114 & !icmp_ln121 & icmp_ln138 & icmp_ln144 & icmp_ln147 & icmp_ln150 & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.79ns)   --->   "%icmp_ln164 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_read_block_read" [tools.cpp:164]   --->   Operation 139 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.79ns)   --->   "%icmp_ln164_1 = icmp_ult  i32 %read_block_3, i32 %add_ln98_read" [tools.cpp:164]   --->   Operation 140 'icmp' 'icmp_ln164_1' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.11ns)   --->   "%and_ln164 = and i1 %icmp_ln164, i1 %icmp_ln164_1" [tools.cpp:164]   --->   Operation 141 'and' 'and_ln164' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %and_ln164, void %if.end137, void %if.then109" [tools.cpp:164]   --->   Operation 142 'br' 'br_ln164' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%current_line_simd_load_1 = load i32 %current_line_simd" [tools.cpp:168]   --->   Operation 143 'load' 'current_line_simd_load_1' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_2 : Operation 144 [3/3] (0.94ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:166]   --->   Operation 144 'mul' 'mul_ln166' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.79ns)   --->   "%current_line_simd_2 = add i32 %current_line_simd_load_1, i32 1" [tools.cpp:168]   --->   Operation 145 'add' 'current_line_simd_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln168 = icmp_eq  i32 %current_line_simd_2, i32 %p_cast" [tools.cpp:168]   --->   Operation 146 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %if.then109.if.end137_crit_edge, void %if.then121" [tools.cpp:168]   --->   Operation 147 'br' 'br_ln168' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 %current_line_simd_2, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 148 'store' 'store_ln109' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & !icmp_ln168)> <Delay = 0.39>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln168 = br void %if.end137" [tools.cpp:168]   --->   Operation 149 'br' 'br_ln168' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & !icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%current_line_w_load_2 = load i32 %current_line_w" [tools.cpp:171]   --->   Operation 150 'load' 'current_line_w_load_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.79ns)   --->   "%current_line_w_2 = add i32 %current_line_w_load_2, i32 1" [tools.cpp:171]   --->   Operation 151 'add' 'current_line_w_2' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%icmp_ln171 = icmp_eq  i32 %current_line_w_2, i32 %add_ln95_read" [tools.cpp:171]   --->   Operation 152 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 0, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 153 'store' 'store_ln109' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.39>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %if.then121.if.end137_crit_edge, void %if.then126" [tools.cpp:171]   --->   Operation 154 'br' 'br_ln171' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 %current_line_w_2, i32 %current_line_w" [tools.cpp:108]   --->   Operation 155 'store' 'store_ln108' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & !icmp_ln171)> <Delay = 0.39>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end137" [tools.cpp:171]   --->   Operation 156 'br' 'br_ln171' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & !icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.79ns)   --->   "%read_block_6 = add i32 %read_block_3, i32 1" [tools.cpp:174]   --->   Operation 157 'add' 'read_block_6' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 0, i32 %current_line_w" [tools.cpp:108]   --->   Operation 158 'store' 'store_ln108' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.39>
ST_2 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 %read_block_6, i32 %read_block" [tools.cpp:110]   --->   Operation 159 'store' 'store_ln110' <Predicate = (!icmp_ln114 & !icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.42>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%counter_internal_block_4 = add i32 %counter_internal_block_3, i32 1" [tools.cpp:182]   --->   Operation 160 'add' 'counter_internal_block_4' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.79ns)   --->   "%icmp_ln182 = icmp_eq  i32 %counter_internal_block_4, i32 %max_cycles_read" [tools.cpp:182]   --->   Operation 161 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.21ns)   --->   "%counter_internal_block_5 = select i1 %icmp_ln182, i32 0, i32 %counter_internal_block_4" [tools.cpp:182]   --->   Operation 162 'select' 'counter_internal_block_5' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.36ns)   --->   "%store_ln101 = store i32 %counter_internal_block_5, i32 %counter_internal_block" [tools.cpp:101]   --->   Operation 163 'store' 'store_ln101' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.36>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end142"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!icmp_ln114 & !icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 165 [3/3] (0.94ns) (grouped into DSP with root node add_ln123)   --->   "%mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:123]   --->   Operation 165 'mul' 'mul_ln123' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.79ns)   --->   "%inp_4 = add i32 %inp_2, i32 1" [tools.cpp:124]   --->   Operation 166 'add' 'inp_4' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.79ns)   --->   "%current_line_simd_1 = add i32 %current_line_simd_load, i32 1" [tools.cpp:125]   --->   Operation 167 'add' 'current_line_simd_1' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.79ns)   --->   "%icmp_ln125 = icmp_eq  i32 %current_line_simd_1, i32 %p_cast" [tools.cpp:125]   --->   Operation 168 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.then41.if.end142_crit_edge, void %if.then49" [tools.cpp:125]   --->   Operation 169 'br' 'br_ln125' <Predicate = (!icmp_ln114 & icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 %current_line_simd_1, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 170 'store' 'store_ln109' <Predicate = (!icmp_ln114 & icmp_ln121 & !icmp_ln125)> <Delay = 0.39>
ST_2 : Operation 171 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_4, i32 %inp" [tools.cpp:100]   --->   Operation 171 'store' 'store_ln100' <Predicate = (!icmp_ln114 & icmp_ln121 & !icmp_ln125)> <Delay = 0.39>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln125 = br void %if.end142" [tools.cpp:125]   --->   Operation 172 'br' 'br_ln125' <Predicate = (!icmp_ln114 & icmp_ln121 & !icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%current_line_w_load_1 = load i32 %current_line_w" [tools.cpp:128]   --->   Operation 173 'load' 'current_line_w_load_1' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.79ns)   --->   "%current_line_w_1 = add i32 %current_line_w_load_1, i32 1" [tools.cpp:128]   --->   Operation 174 'add' 'current_line_w_1' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.79ns)   --->   "%icmp_ln128 = icmp_eq  i32 %current_line_w_1, i32 %add_ln95_read" [tools.cpp:128]   --->   Operation 175 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.39ns)   --->   "%store_ln109 = store i32 0, i32 %current_line_simd" [tools.cpp:109]   --->   Operation 176 'store' 'store_ln109' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.39>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %if.then49.if.end142_crit_edge, void %if.then54" [tools.cpp:128]   --->   Operation 177 'br' 'br_ln128' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_4, i32 %inp" [tools.cpp:100]   --->   Operation 178 'store' 'store_ln100' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & !icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 179 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 %current_line_w_1, i32 %current_line_w" [tools.cpp:108]   --->   Operation 179 'store' 'store_ln108' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & !icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln128 = br void %if.end142" [tools.cpp:128]   --->   Operation 180 'br' 'br_ln128' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & !icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.79ns)   --->   "%read_block_4 = add i32 %read_block_3, i32 1" [tools.cpp:131]   --->   Operation 181 'add' 'read_block_4' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_4, i32 %inp" [tools.cpp:100]   --->   Operation 182 'store' 'store_ln100' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 183 [1/1] (0.39ns)   --->   "%store_ln108 = store i32 0, i32 %current_line_w" [tools.cpp:108]   --->   Operation 183 'store' 'store_ln108' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.39>
ST_2 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 %read_block_4, i32 %read_block" [tools.cpp:110]   --->   Operation 184 'store' 'store_ln110' <Predicate = (!icmp_ln114 & icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.42>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%current_block_read_4 = load i4 %current_block_read" [tools.cpp:187]   --->   Operation 185 'load' 'current_block_read_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%read_block_7 = load i32 %read_block" [tools.cpp:187]   --->   Operation 186 'load' 'read_block_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp" [tools.cpp:187]   --->   Operation 187 'load' 'inp_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.79ns)   --->   "%icmp_ln187 = icmp_eq  i32 %select_ln103, i32 %sub143_read" [tools.cpp:187]   --->   Operation 188 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.17ns)   --->   "%current_block_read_5 = select i1 %icmp_ln187, i4 0, i4 %current_block_read_4" [tools.cpp:187]   --->   Operation 189 'select' 'current_block_read_5' <Predicate = (!icmp_ln114)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.21ns)   --->   "%inp_6 = select i1 %icmp_ln187, i32 0, i32 %inp_5" [tools.cpp:187]   --->   Operation 190 'select' 'inp_6' <Predicate = (!icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.21ns)   --->   "%read_block_8 = select i1 %icmp_ln187, i32 0, i32 %read_block_7" [tools.cpp:187]   --->   Operation 191 'select' 'read_block_8' <Predicate = (!icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.79ns)   --->   "%rep_1 = add i32 %select_ln103, i32 1" [tools.cpp:117]   --->   Operation 192 'add' 'rep_1' <Predicate = (!icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %inp_6, i32 %inp" [tools.cpp:100]   --->   Operation 193 'store' 'store_ln100' <Predicate = (!icmp_ln114)> <Delay = 0.39>
ST_2 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln110 = store i32 %read_block_8, i32 %read_block" [tools.cpp:110]   --->   Operation 194 'store' 'store_ln110' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_2 : Operation 195 [1/1] (0.39ns)   --->   "%store_ln104 = store i4 %current_block_read_5, i4 %current_block_read" [tools.cpp:104]   --->   Operation 195 'store' 'store_ln104' <Predicate = (!icmp_ln114)> <Delay = 0.39>
ST_2 : Operation 196 [1/1] (0.36ns)   --->   "%store_ln114 = store i60 %add_ln114, i60 %indvar_flatten" [tools.cpp:114]   --->   Operation 196 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.36>
ST_2 : Operation 197 [1/1] (0.36ns)   --->   "%store_ln117 = store i32 %rep_1, i32 %rep" [tools.cpp:117]   --->   Operation 197 'store' 'store_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 198 [7/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 198 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [2/3] (0.94ns) (grouped into DSP with root node add_ln143)   --->   "%tmp1 = mul i12 %tmp, i12 %div42_cast_read" [tools.cpp:117]   --->   Operation 199 'mul' 'tmp1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [2/3] (0.94ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:166]   --->   Operation 200 'mul' 'mul_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [2/3] (0.94ns) (grouped into DSP with root node add_ln123)   --->   "%mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:123]   --->   Operation 201 'mul' 'mul_ln123' <Predicate = (icmp_ln121)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 202 [6/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 202 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln143)   --->   "%tmp1 = mul i12 %tmp, i12 %div42_cast_read" [tools.cpp:117]   --->   Operation 203 'mul' 'tmp1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln143 = add i12 %tmp1, i12 %trunc_ln117" [tools.cpp:143]   --->   Operation 204 'add' 'add_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%current_block_write_load_2 = load i4 %current_block_write" [tools.cpp:166]   --->   Operation 205 'load' 'current_block_write_load_2' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_4 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:166]   --->   Operation 206 'mul' 'mul_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln166 = add i12 %mul_ln166, i12 %trunc_ln117_3" [tools.cpp:166]   --->   Operation 207 'add' 'add_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%current_block_write_load42 = load i4 %current_block_write" [tools.cpp:176]   --->   Operation 208 'load' 'current_block_write_load42' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.64ns)   --->   "%current_block_write_2 = add i4 %current_block_write_load42, i4 1" [tools.cpp:176]   --->   Operation 209 'add' 'current_block_write_2' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i4 %current_block_write_2" [tools.cpp:177]   --->   Operation 210 'zext' 'zext_ln177' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.79ns)   --->   "%icmp_ln177 = icmp_ult  i32 %zext_ln177, i32 %add63_read" [tools.cpp:177]   --->   Operation 211 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node current_block_write_4)   --->   "%xor_ln177 = xor i1 %icmp_ln177, i1 1" [tools.cpp:177]   --->   Operation 212 'xor' 'xor_ln177' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.64ns)   --->   "%current_block_write_3 = sub i4 %current_block_write_2, i4 %tmp_1" [tools.cpp:178]   --->   Operation 213 'sub' 'current_block_write_3' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.17ns) (out node of the LUT)   --->   "%current_block_write_4 = select i1 %xor_ln177, i4 %current_block_write_3, i4 %current_block_write_2" [tools.cpp:177]   --->   Operation 214 'select' 'current_block_write_4' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 %current_block_write_4, i4 %current_block_write" [tools.cpp:103]   --->   Operation 215 'store' 'store_ln103' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.42>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln179 = br void %if.end137" [tools.cpp:179]   --->   Operation 216 'br' 'br_ln179' <Predicate = (!icmp_ln121 & and_ln164 & icmp_ln168 & icmp_ln171)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%current_block_write_load_1 = load i4 %current_block_write" [tools.cpp:123]   --->   Operation 217 'load' 'current_block_write_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln123)   --->   "%mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read" [tools.cpp:123]   --->   Operation 218 'mul' 'mul_ln123' <Predicate = (icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln123 = add i12 %mul_ln123, i12 %trunc_ln117_3" [tools.cpp:123]   --->   Operation 219 'add' 'add_ln123' <Predicate = (icmp_ln121)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%current_block_write_load = load i4 %current_block_write" [tools.cpp:132]   --->   Operation 220 'load' 'current_block_write_load' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.64ns)   --->   "%current_block_write_1 = add i4 %current_block_write_load, i4 1" [tools.cpp:132]   --->   Operation 221 'add' 'current_block_write_1' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 %current_block_write_1, i4 %current_block_write" [tools.cpp:103]   --->   Operation 222 'store' 'store_ln103' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.42>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln133 = br void %if.end142" [tools.cpp:133]   --->   Operation 223 'br' 'br_ln133' <Predicate = (icmp_ln121 & icmp_ln125 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%current_block_write_5 = load i4 %current_block_write" [tools.cpp:187]   --->   Operation 224 'load' 'current_block_write_5' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.17ns)   --->   "%current_block_write_6 = select i1 %icmp_ln187, i4 0, i4 %current_block_write_5" [tools.cpp:187]   --->   Operation 225 'select' 'current_block_write_6' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln103 = store i4 %current_block_write_6, i4 %current_block_write" [tools.cpp:103]   --->   Operation 226 'store' 'store_ln103' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body34" [tools.cpp:117]   --->   Operation 227 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 228 [5/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 228 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln143 = add i12 %tmp1, i12 %trunc_ln117" [tools.cpp:143]   --->   Operation 229 'add' 'add_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %current_block_write_load_2, i4 %current_block_write_load_2, i4 0" [tools.cpp:166]   --->   Operation 230 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_5 : Operation 231 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln166 = add i12 %mul_ln166, i12 %trunc_ln117_3" [tools.cpp:166]   --->   Operation 231 'add' 'add_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.68ns)   --->   "%add_ln166_1 = add i12 %or_ln1, i12 %add_ln166" [tools.cpp:166]   --->   Operation 232 'add' 'add_ln166_1' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %current_block_write_load_1, i4 %current_block_write_load_1, i4 0" [tools.cpp:123]   --->   Operation 233 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 234 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln123 = add i12 %mul_ln123, i12 %trunc_ln117_3" [tools.cpp:123]   --->   Operation 234 'add' 'add_ln123' <Predicate = (icmp_ln121)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (0.68ns)   --->   "%add_ln123_1 = add i12 %or_ln, i12 %add_ln123" [tools.cpp:123]   --->   Operation 235 'add' 'add_ln123_1' <Predicate = (icmp_ln121)> <Delay = 0.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 236 [4/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 236 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 237 [3/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 237 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 238 [2/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 238 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.76>
ST_9 : Operation 239 [1/8] (1.05ns)   --->   "%block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read" [tools.cpp:141]   --->   Operation 239 'urem' 'block_read_K_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.05> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i4 %block_read_K_1" [tools.cpp:105]   --->   Operation 240 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %trunc_ln105, i4 %trunc_ln105, i4 0" [tools.cpp:143]   --->   Operation 241 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.68ns)   --->   "%add_ln143_1 = add i12 %tmp_5, i12 %add_ln143" [tools.cpp:143]   --->   Operation 242 'add' 'add_ln143_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i12 %add_ln143_1" [tools.cpp:143]   --->   Operation 243 'zext' 'zext_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%row_buffer_addr_1 = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln143" [tools.cpp:143]   --->   Operation 244 'getelementptr' 'row_buffer_addr_1' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 0.00>
ST_9 : Operation 245 [2/2] (1.02ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr_1" [tools.cpp:143]   --->   Operation 245 'load' 'row_buffer_load' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_9 : Operation 246 [1/1] (1.36ns)   --->   "%conv3_samepad_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_samepad" [tools.cpp:166]   --->   Operation 246 'read' 'conv3_samepad_read_1' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i12 %add_ln166_1" [tools.cpp:166]   --->   Operation 247 'zext' 'zext_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%row_buffer_addr_2 = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln166" [tools.cpp:166]   --->   Operation 248 'getelementptr' 'row_buffer_addr_2' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (1.02ns)   --->   "%store_ln166 = store i512 %conv3_samepad_read_1, i12 %row_buffer_addr_2" [tools.cpp:166]   --->   Operation 249 'store' 'store_ln166' <Predicate = (!icmp_ln121 & and_ln164)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_9 : Operation 250 [1/1] (1.36ns)   --->   "%conv3_samepad_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_samepad" [tools.cpp:123]   --->   Operation 250 'read' 'conv3_samepad_read' <Predicate = (icmp_ln121)> <Delay = 1.36> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 8> <FIFO>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i12 %add_ln123_1" [tools.cpp:123]   --->   Operation 251 'zext' 'zext_ln123' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln123" [tools.cpp:123]   --->   Operation 252 'getelementptr' 'row_buffer_addr' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.02ns)   --->   "%store_ln123 = store i512 %conv3_samepad_read, i12 %row_buffer_addr" [tools.cpp:123]   --->   Operation 253 'store' 'store_ln123' <Predicate = (icmp_ln121)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 254 [1/2] (1.02ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr_1" [tools.cpp:143]   --->   Operation 254 'load' 'row_buffer_load' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2720> <RAM>
ST_10 : Operation 255 [1/1] (1.29ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %conv3_sild, i512 %row_buffer_load" [tools.cpp:143]   --->   Operation 255 'write' 'write_ln143' <Predicate = (!icmp_ln121 & icmp_ln138)> <Delay = 1.29> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.420ns
The critical path consists of the following:
	'alloca' operation 32 bit ('read_block', tools.cpp:110) [27]  (0.000 ns)
	'store' operation 0 bit ('store_ln110', tools.cpp:110) of constant 0 on local variable 'read_block', tools.cpp:110 [60]  (0.420 ns)

 <State 2>: 4.222ns
The critical path consists of the following:
	'load' operation 32 bit ('cnt_load', tools.cpp:117) on local variable 'cnt', tools.cpp:112 [81]  (0.000 ns)
	'mul' operation 12 bit ('mul_ln143', tools.cpp:143) [109]  (1.642 ns)
	'add' operation 12 bit of DSP[112] ('tmp', tools.cpp:117) [110]  (1.640 ns)
	'mul' operation 12 bit of DSP[112] ('tmp1', tools.cpp:117) [111]  (0.940 ns)

 <State 3>: 1.055ns
The critical path consists of the following:
	'urem' operation 4 bit ('block_read_K', tools.cpp:141) [106]  (1.055 ns)

 <State 4>: 2.626ns
The critical path consists of the following:
	'load' operation 4 bit ('current_block_write_load42', tools.cpp:176) on local variable 'current_block_write', tools.cpp:103 [199]  (0.000 ns)
	'add' operation 4 bit ('current_block_write', tools.cpp:176) [201]  (0.647 ns)
	'icmp' operation 1 bit ('icmp_ln177', tools.cpp:177) [203]  (0.793 ns)
	'xor' operation 1 bit ('xor_ln177', tools.cpp:177) [204]  (0.000 ns)
	'select' operation 4 bit ('current_block_write', tools.cpp:177) [206]  (0.173 ns)
	'store' operation 0 bit ('store_ln103', tools.cpp:103) of variable 'current_block_write', tools.cpp:177 on local variable 'current_block_write', tools.cpp:103 [209]  (0.420 ns)
	'load' operation 4 bit ('current_block_write', tools.cpp:187) on local variable 'current_block_write', tools.cpp:103 [256]  (0.000 ns)
	'select' operation 4 bit ('current_block_write', tools.cpp:187) [260]  (0.173 ns)
	'store' operation 0 bit ('store_ln103', tools.cpp:103) of variable 'current_block_write', tools.cpp:187 on local variable 'current_block_write', tools.cpp:103 [267]  (0.420 ns)

 <State 5>: 1.228ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[222] ('add_ln123', tools.cpp:123) [222]  (0.543 ns)
	'add' operation 12 bit ('add_ln123_1', tools.cpp:123) [223]  (0.684 ns)

 <State 6>: 1.055ns
The critical path consists of the following:
	'urem' operation 4 bit ('block_read_K', tools.cpp:141) [106]  (1.055 ns)

 <State 7>: 1.055ns
The critical path consists of the following:
	'urem' operation 4 bit ('block_read_K', tools.cpp:141) [106]  (1.055 ns)

 <State 8>: 1.055ns
The critical path consists of the following:
	'urem' operation 4 bit ('block_read_K', tools.cpp:141) [106]  (1.055 ns)

 <State 9>: 2.764ns
The critical path consists of the following:
	'urem' operation 4 bit ('block_read_K', tools.cpp:141) [106]  (1.055 ns)
	'add' operation 12 bit ('add_ln143_1', tools.cpp:143) [113]  (0.684 ns)
	'getelementptr' operation 12 bit ('row_buffer_addr_1', tools.cpp:143) [115]  (0.000 ns)
	'load' operation 512 bit ('row_buffer_load', tools.cpp:143) on array 'row_buffer', tools.cpp:93 [116]  (1.025 ns)

 <State 10>: 2.323ns
The critical path consists of the following:
	'load' operation 512 bit ('row_buffer_load', tools.cpp:143) on array 'row_buffer', tools.cpp:93 [116]  (1.025 ns)
	fifo write operation ('write_ln143', tools.cpp:143) on port 'conv3_sild' (tools.cpp:143) [117]  (1.298 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
