// Seed: 3392642583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wand id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri id_1;
  assign id_5 = 1;
  assign id_1 = id_4 == (id_3);
endmodule
module module_1 #(
    parameter id_0 = 32'd34
) (
    input wire _id_0,
    output uwire id_1,
    output wire id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    output supply0 id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    output supply1 id_13,
    output tri0 id_14,
    output tri1 id_15,
    input wor id_16
);
  supply0 id_18 = 1;
  logic [1  &  1 : id_0] id_19;
  wire id_20;
  parameter id_21 = 1;
  parameter id_22 = -1;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_18,
      id_21,
      id_20,
      id_19,
      id_20
  );
  wire id_24;
  wire id_25;
  wire id_26;
  wire id_27;
endmodule
