  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/DataTypes.h' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/DataTypes.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=zero_cross' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /home/admin/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb 18 03:48:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/hls_data.json outdir=/home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip srcdir=/home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/misc
INFO: Copied 12 verilog file(s) to /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/hdl/verilog
INFO: Copied 10 vhdl file(s) to /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/drivers
Generating 3 subcores in /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/hdl/ip.tmp:
impl/misc/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
impl/misc/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/hdl/verilog
INFO: Generating zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Generating zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/hdl/vhdl/zero_cross.vhd (zero_cross)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface blk_stream
INFO: Add axi4stream interface segment_length_stream
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/component.xml
INFO: Created IP archive /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/impl/ip/xilinx_com_hls_zero_cross_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 03:48:35 2025...
INFO: [HLS 200-802] Generated output file pack_stream_to_blk/zero_cross.zip
INFO: [HLS 200-112] Total CPU user time: 13.61 seconds. Total CPU system time: 0.88 seconds. Total elapsed time: 23.42 seconds; peak allocated memory: 273.027 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 27s
