# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:29 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs_valid index[0] index[1] index_valid

.latch        n54 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n59 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n64 control.tehb.dataReg[0]  0
.latch        n69 control.tehb.dataReg[1]  0
.latch        n74 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n43
01 1
.names control.tehb.control.fullReg new_n43 ins_ready[1]
01 1
.names ins_valid[0] new_n43 new_n45
00 1
.names ins_valid[2] new_n45 new_n46
11 1
.names control.tehb.control.fullReg new_n46 ins_ready[2]
01 1
.names ins_valid[3] new_n45 new_n48
11 1
.names new_n46 new_n48 new_n49
01 1
.names control.tehb.control.fullReg new_n49 ins_ready[3]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n51
11 1
.names new_n43 new_n49 new_n52
00 1
.names control.tehb.control.fullReg new_n52 new_n53
00 1
.names new_n51 new_n53 index[0]
00 0
.names ins[0] index[0] new_n55
10 1
.names ins[2] index[0] new_n56
11 1
.names new_n55 new_n56 new_n57
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n58
11 1
.names new_n46 new_n49 new_n59_1
00 1
.names control.tehb.control.fullReg new_n59_1 new_n60
00 1
.names new_n58 new_n60 index[1]
00 0
.names new_n57 index[1] new_n62
00 1
.names ins[4] index[0] new_n63
10 1
.names ins[6] index[0] new_n64_1
11 1
.names new_n63 new_n64_1 new_n65
00 1
.names index[1] new_n65 new_n66
10 1
.names new_n62 new_n66 outs[0]
00 0
.names ins[1] index[0] new_n68
10 1
.names ins[3] index[0] new_n69_1
11 1
.names new_n68 new_n69_1 new_n70
00 1
.names index[1] new_n70 new_n71
00 1
.names ins[5] index[0] new_n72
10 1
.names ins[7] index[0] new_n73
11 1
.names new_n72 new_n73 new_n74_1
00 1
.names index[1] new_n74_1 new_n75
10 1
.names new_n71 new_n75 outs[1]
00 0
.names new_n45 new_n59_1 new_n77
11 1
.names control.tehb.control.fullReg new_n77 new_n78
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n78 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n78 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n81
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n82
01 1
.names new_n81 new_n82 new_n83
00 1
.names rst new_n83 new_n84
00 1
.names new_n78 new_n84 n74
01 1
.names new_n81 n74 n54
01 0
.names new_n82 n74 n59
01 0
.names control.tehb.control.fullReg new_n83 new_n88
00 1
.names new_n77 new_n88 new_n89
01 1
.names control.tehb.dataReg[0] new_n89 new_n90
10 1
.names new_n52 new_n89 new_n91
01 1
.names new_n90 new_n91 new_n92
00 1
.names rst new_n92 n64
00 1
.names control.tehb.dataReg[1] new_n89 new_n94
10 1
.names new_n59_1 new_n89 new_n95
01 1
.names new_n94 new_n95 new_n96
00 1
.names rst new_n96 n69
00 1
.end
