v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 610 50 610 80 {lab=vn1}
N 760 160 760 190 {lab=vmem}
N 610 50 760 50 {lab=vn1}
N 610 10 610 50 {lab=vn1}
N 760 50 760 80 {lab=vn1}
N 610 -80 610 -50 {lab=VDD}
N 820 110 920 110 {lab=vmem}
N 820 110 820 160 {lab=vmem}
N 800 110 820 110 {lab=vmem}
N 760 160 820 160 {lab=vmem}
N 760 140 760 160 {lab=vmem}
N 540 220 720 220 {lab=VLK}
N 540 280 540 310 {lab=GND}
N 360 -80 360 140 {lab=VDD}
N 360 200 360 310 {lab=GND}
N 360 -80 610 -80 {lab=VDD}
N 480 110 480 170 {lab=VTHR}
N 480 230 480 310 {lab=GND}
N 360 310 480 310 {lab=GND}
N 480 110 570 110 {lab=VTHR}
N 760 310 760 340 {lab=GND}
N 1480 240 1480 330 {lab=GND}
N 480 310 540 310 {lab=GND}
N 920 140 920 180 {lab=vmem}
N 1150 300 1150 310 {lab=GND}
N 1270 300 1270 310 {lab=GND}
N 1150 310 1270 310 {lab=GND}
N 1080 240 1080 310 {lab=GND}
N 1080 310 1150 310 {lab=GND}
N 1120 210 1150 210 {lab=vp}
N 1150 210 1150 240 {lab=vp}
N 1270 210 1270 240 {lab=vp}
N 1150 210 1270 210 {lab=vp}
N 1310 50 1330 50 {lab=vp}
N 1270 100 1270 210 {lab=vp}
N 1080 80 1080 100 {lab=GND}
N 1330 50 1330 100 {lab=vp}
N 1270 100 1330 100 {lab=vp}
N 1270 80 1270 100 {lab=vp}
N 1180 -40 1180 -20 {lab=#net1}
N 1080 -20 1080 20 {lab=#net1}
N 1270 -20 1270 20 {lab=#net1}
N 1180 -20 1270 -20 {lab=#net1}
N 1080 -20 1180 -20 {lab=#net1}
N 1080 140 1080 180 {lab=vmem}
N 920 140 1080 140 {lab=vmem}
N 920 110 920 140 {lab=vmem}
N 1080 140 1480 140 {lab=vmem}
N 1080 310 1080 340 {lab=GND}
N 1180 -120 1180 -100 {lab=#net2}
N 1180 -210 1180 -180 {lab=VDD}
N 1620 -120 1620 -100 {lab=#net3}
N 1480 -210 1480 -180 {lab=VDD}
N 1620 -210 1620 -180 {lab=VDD}
N 1480 -210 1620 -210 {lab=VDD}
N 1550 -150 1580 -150 {lab=#net3}
N 1550 -150 1550 -100 {lab=#net3}
N 1550 -100 1620 -100 {lab=#net3}
N 1520 -150 1550 -150 {lab=#net3}
N 1480 -120 1480 -90 {lab=#net4}
N 1530 -60 1740 -60 {lab=REQ}
N 1220 -150 1340 -150 {lab=REQ}
N 1340 -150 1340 -100 {lab=REQ}
N 1480 20 1480 140 {lab=vmem}
N 1480 140 1480 180 {lab=vmem}
N 1550 -20 1580 -20 {lab=vmem}
N 1620 20 1620 30 {lab=REQ}
N 1620 100 1620 110 {lab=#net5}
N 1620 170 1620 330 {lab=GND}
N 1620 -100 1620 -50 {lab=#net3}
N 1550 20 1550 60 {lab=vmem}
N 1550 60 1580 60 {lab=vmem}
N 1550 100 1620 100 {lab=#net5}
N 1620 90 1620 100 {lab=#net5}
N 1550 100 1550 140 {lab=#net5}
N 1550 140 1580 140 {lab=#net5}
N 1480 20 1550 20 {lab=vmem}
N 1480 -30 1480 20 {lab=vmem}
N 1550 -20 1550 20 {lab=vmem}
N 1620 20 1740 20 {lab=REQ}
N 1620 10 1620 20 {lab=REQ}
N 1740 -60 1740 20 {lab=REQ}
N 1340 -100 1530 -100 {lab=REQ}
N 1530 -100 1530 -60 {lab=REQ}
N 1520 -60 1530 -60 {lab=REQ}
N 1120 540 1120 570 {lab=GND}
N 1040 540 1040 570 {lab=GND}
N 970 540 970 570 {lab=GND}
N 1770 -20 1800 -20 {lab=REQ}
N 1840 20 1840 30 {lab=RST}
N 1770 60 1800 60 {lab=REQ}
N 1930 20 1960 20 {lab=RST}
N 1840 10 1840 20 {lab=RST}
N 1770 20 1770 60 {lab=REQ}
N 1740 20 1770 20 {lab=REQ}
N 1770 -20 1770 20 {lab=REQ}
N 1840 90 1840 110 {lab=#net6}
N 1840 170 1840 330 {lab=GND}
N 1520 210 1930 210 {lab=RST}
N 1930 20 1930 210 {lab=RST}
N 1840 20 1930 20 {lab=RST}
N 1960 110 1960 330 {lab=GND}
N 1960 20 1960 50 {lab=RST}
N 1770 -100 1800 -100 {lab=#net7}
N 1770 -60 1840 -60 {lab=#net7}
N 1840 -60 1840 -50 {lab=#net7}
N 1770 -100 1770 -60 {lab=#net7}
N 1840 -70 1840 -60 {lab=#net7}
N 1840 -150 1840 -130 {lab=#net8}
N 1780 -180 1800 -180 {lab=ACK}
N 1780 140 1800 140 {lab=VREF}
N 1200 540 1200 570 {lab=GND}
N 1280 540 1280 570 {lab=GND}
N 920 240 920 340 {lab=GND}
N 610 140 610 310 {lab=GND}
N 610 310 760 310 {lab=GND}
N 760 250 760 310 {lab=GND}
N 540 310 540 340 {lab=GND}
C {devices/code_shown.sym} 0 20 0 0 {name=MODEL only_toplevel=true
format="tcleval( @value )"
value="
.include diodes.lib
.include sg13g2_bondpad.lib
"}
C {devices/code_shown.sym} 0 120 0 0 {name=NGSPICE only_toplevel=true 
value="
.param temp=127
.control
save all 
tran 500p 2000n
write tran_neuron.raw
plot vp VLK
plot REQ RST ACK vmem
.endc
"}
C {simulator_commands_shown.sym} 0 -120 0 0 {
name=Libs_Ngspice
simulator=ngspice
only_toplevel=false
value="
.lib cornerMOSlv.lib mos_tt
.lib cornerMOShv.lib mos_tt
.lib cornerHBT.lib hbt_typ
.lib cornerRES.lib res_typ
"
      }
C {isource.sym} 610 -20 0 0 {name=I0 value=0.2u}
C {sg13g2_pr/sg13_lv_nmos.sym} 740 220 0 0 {name=M3
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 590 110 0 0 {name=M1
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 780 110 0 1 {name=M4
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {devices/gnd.sym} 760 340 0 0 {name=l3 lab=GND}
C {vdd.sym} 610 -80 0 0 {name=l1 lab=VDD}
C {capa.sym} 920 210 0 0 {name=C1
m=1
value=0.5p
footprint=1206
device="ceramic capacitor"}
C {lab_wire.sym} 870 110 0 0 {name=p1 sig_type=std_logic lab=vmem}
C {devices/vsource.sym} 360 170 0 0 {name=Vdd value=1.65}
C {devices/vsource.sym} 540 250 0 0 {name=Vlk value=0.25}
C {devices/vsource.sym} 480 200 0 0 {name=Vthr value=0.75}
C {lab_pin.sym} 760 110 0 0 {name=p2 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 610 110 0 1 {name=p3 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 760 220 0 1 {name=p4 sig_type=std_logic lab=GND}
C {lab_wire.sym} 720 50 0 0 {name=p5 sig_type=std_logic lab=vn1}
C {sg13g2_pr/sg13_lv_nmos.sym} 1500 210 0 1 {name=M2
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_pin.sym} 1480 210 0 0 {name=p6 sig_type=std_logic lab=GND}
C {sg13g2_pr/sg13_lv_nmos.sym} 1100 210 0 1 {name=M5
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {capa.sym} 1150 270 0 0 {name=C2
m=1
value=0.1p
footprint=1206
device="ceramic capacitor"}
C {sg13g2_pr/sg13_lv_nmos.sym} 1290 270 0 1 {name=M6
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 1290 50 0 1 {name=M8
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1270 50 0 0 {name=p7 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1080 50 0 1 {name=p8 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 1080 100 0 0 {name=l2 lab=GND}
C {sg13g2_pr/sg13_lv_pmos.sym} 1060 50 0 0 {name=M9
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1180 -70 0 1 {name=p9 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_pmos.sym} 1160 -70 0 0 {name=M10
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {devices/gnd.sym} 1080 340 0 0 {name=l4 lab=GND}
C {devices/gnd.sym} 1480 330 0 0 {name=l5 lab=GND}
C {lab_pin.sym} 1080 210 0 0 {name=p10 sig_type=std_logic lab=GND}
C {lab_pin.sym} 1270 270 0 0 {name=p11 sig_type=std_logic lab=GND}
C {lab_pin.sym} 1180 -150 0 0 {name=p12 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_pmos.sym} 1200 -150 0 1 {name=M11
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {vdd.sym} 1180 -210 0 0 {name=l6 lab=VDD}
C {lab_pin.sym} 1140 -70 0 0 {name=p14 sig_type=std_logic lab=VAHP}
C {lab_pin.sym} 1040 50 0 0 {name=p15 sig_type=std_logic lab=VTHRAHP}
C {lab_pin.sym} 1310 270 0 1 {name=p16 sig_type=std_logic lab=VLKAHP}
C {lab_wire.sym} 670 220 0 0 {name=p17 sig_type=std_logic lab=VLK}
C {lab_wire.sym} 530 110 0 0 {name=p18 sig_type=std_logic lab=VTHR}
C {sg13g2_pr/sg13_lv_pmos.sym} 1500 -150 0 1 {name=M13
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {vdd.sym} 1620 -210 0 0 {name=l7 lab=VDD}
C {lab_pin.sym} 1620 -150 0 1 {name=p19 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1480 -150 0 0 {name=p20 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_pmos.sym} 1500 -60 0 1 {name=M14
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1480 -60 0 0 {name=p21 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_pmos.sym} 1600 -150 0 0 {name=M15
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 1600 -20 0 0 {name=M16
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1620 -20 0 1 {name=p13 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_nmos.sym} 1600 60 0 0 {name=M17
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_pin.sym} 1620 60 0 1 {name=p22 sig_type=std_logic lab=GND}
C {sg13g2_pr/sg13_lv_nmos.sym} 1600 140 0 0 {name=M18
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_pin.sym} 1620 140 0 1 {name=p23 sig_type=std_logic lab=GND}
C {devices/gnd.sym} 1620 330 0 0 {name=l8 lab=GND}
C {lab_wire.sym} 1300 -150 0 0 {name=p24 sig_type=std_logic lab=REQ}
C {devices/vsource.sym} 1120 510 0 0 {name=Vlkahp value=0.06}
C {devices/gnd.sym} 1120 570 0 0 {name=l9 lab=GND}
C {lab_pin.sym} 1120 480 3 1 {name=p25 sig_type=std_logic lab=VLKAHP}
C {lab_pin.sym} 1040 480 1 0 {name=p26 sig_type=std_logic lab=VTHRAHP}
C {devices/vsource.sym} 1040 510 0 0 {name=Vthrahp1 value=0.16}
C {devices/gnd.sym} 1040 570 0 0 {name=l10 lab=GND}
C {lab_pin.sym} 970 480 1 0 {name=p27 sig_type=std_logic lab=VAHP}
C {devices/vsource.sym} 970 510 0 0 {name=Vahp value=1.45}
C {devices/gnd.sym} 970 570 0 0 {name=l11 lab=GND}
C {lab_wire.sym} 1190 210 0 0 {name=p28 sig_type=std_logic lab=vp}
C {sg13g2_pr/sg13_lv_pmos.sym} 1820 -20 0 0 {name=M7
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1840 -20 0 1 {name=p29 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_nmos.sym} 1820 60 0 0 {name=M12
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_pin.sym} 1840 60 0 1 {name=p30 sig_type=std_logic lab=GND}
C {sg13g2_pr/sg13_lv_nmos.sym} 1820 140 0 0 {name=M19
l=0.15u
w=0.6u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_pin.sym} 1840 140 0 1 {name=p31 sig_type=std_logic lab=GND}
C {devices/gnd.sym} 1840 330 0 0 {name=l12 lab=GND}
C {capa.sym} 1960 80 0 0 {name=C3
m=1
value=0.5p
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 1960 330 0 0 {name=l13 lab=GND}
C {lab_wire.sym} 1750 210 0 0 {name=p32 sig_type=std_logic lab=RST}
C {sg13g2_pr/sg13_lv_pmos.sym} 1820 -100 0 0 {name=M20
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1840 -100 0 1 {name=p33 sig_type=std_logic lab=VDD}
C {sg13g2_pr/sg13_lv_pmos.sym} 1820 -180 0 0 {name=M21
l=0.15u
w=1.2u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_pin.sym} 1840 -180 0 1 {name=p34 sig_type=std_logic lab=VDD}
C {vdd.sym} 1840 -210 0 0 {name=l14 lab=VDD}
C {lab_pin.sym} 1780 -180 0 0 {name=p35 sig_type=std_logic lab=ACK}
C {lab_pin.sym} 1780 140 0 0 {name=p36 sig_type=std_logic lab=VREF}
C {lab_pin.sym} 1200 480 1 0 {name=p37 sig_type=std_logic lab=VREF}
C {devices/vsource.sym} 1200 510 0 0 {name=Vahp1 value=1}
C {devices/gnd.sym} 1200 570 0 0 {name=l15 lab=GND}
C {lab_pin.sym} 1280 480 1 0 {name=p38 sig_type=std_logic lab=ACK}
C {devices/vsource.sym} 1280 510 0 0 {name=Vahp2 value="PULSE(0 1.65 0 1ns 1ns 50ns 1s)"}
C {devices/gnd.sym} 1280 570 0 0 {name=l16 lab=GND}
C {devices/gnd.sym} 920 340 0 0 {name=l17 lab=GND}
C {devices/gnd.sym} 540 340 0 0 {name=l18 lab=GND}
