<stg><name>aes_encrypt</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:0  %block = alloca [16 x i8], align 16

]]></Node>
<StgValue><ssdm name="block"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit1:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="3">
<![CDATA[
.loopexit1:1  %zext_ln47 = zext i3 %i_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1:2  %icmp_ln47 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit1:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1:4  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1:5  br i1 %icmp_ln47, label %2, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="3">
<![CDATA[
.preheader1.preheader:0  %trunc_ln52 = trunc i3 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1.preheader:1  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  call fastcc void @aes_main([16 x i8]* %block)

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="3">
<![CDATA[
.preheader1:1  %zext_ln50 = zext i3 %j_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2  %icmp_ln50 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:4  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln50, label %.loopexit1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln52 = add i4 %zext_ln50, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln52 = zext i4 %add_ln52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %input_addr = getelementptr [16 x i8]* %input_r, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:3  %input_load = load i8* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="3">
<![CDATA[
:4  %trunc_ln52_1 = trunc i3 %j_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  %shl_ln52_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln52_1 = add i4 %shl_ln52_1, %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.loopexit:0  br label %.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:3  %input_load = load i8* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln52_1 = zext i4 %add_ln52_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="block_addr"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:9  store i8 %input_load, i8* %block_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
:0  call fastcc void @aes_main([16 x i8]* %block)

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_1 = phi i3 [ 0, %2 ], [ %i_15, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="3">
<![CDATA[
.loopexit:1  %zext_ln63 = zext i3 %i_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %icmp_ln63 = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %i_15 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln63, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %trunc_ln68 = trunc i3 %i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln68, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i3 [ %j_4, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="3">
<![CDATA[
.preheader:1  %zext_ln66 = zext i3 %j_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %icmp_ln66 = icmp eq i3 %j_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %j_4 = add i3 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln66, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln68_1 = trunc i3 %j_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %shl_ln68_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln68_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln68 = add i4 %shl_ln68_1, %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln68 = zext i4 %add_ln68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="block_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:5  %block_load = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln68_1 = add i4 %zext_ln66, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:5  %block_load = load i8* %block_addr_1, align 1

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="4">
<![CDATA[
:7  %zext_ln68_1 = zext i4 %add_ln68_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:9  store i8 %block_load, i8* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="expandedKey" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="sbox" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="block" fromId="89" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="i_0" fromId="91" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln47" to="i_0" fromId="10" toId="11">
</dataflow>
<dataflow id="94" from="i" to="i_0" fromId="15" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln0" to="i_0" fromId="34" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="96" from="i_0" to="zext_ln47" fromId="11" toId="12">
</dataflow>
<dataflow id="97" from="i_0" to="icmp_ln47" fromId="11" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln47" fromId="98" toId="13">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="100" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_102" to="empty" fromId="102" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_102" to="empty" fromId="102" toId="14">
</dataflow>
<dataflow id="106" from="i_0" to="i" fromId="11" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_107" to="i" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="icmp_ln47" to="br_ln47" fromId="13" toId="16">
</dataflow>
<dataflow id="110" from="i_0" to="trunc_ln52" fromId="11" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="trunc_ln52" to="shl_ln" fromId="17" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_114" to="shl_ln" fromId="114" toId="18">
</dataflow>
<dataflow id="117" from="aes_main" to="call_ln60" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="block" to="call_ln60" fromId="9" toId="20">
</dataflow>
<dataflow id="119" from="expandedKey" to="call_ln60" fromId="87" toId="20">
</dataflow>
<dataflow id="120" from="sbox" to="call_ln60" fromId="88" toId="20">
</dataflow>
<dataflow id="121" from="j" to="j_0" fromId="25" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="br_ln50" to="j_0" fromId="39" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="123" from="StgValue_91" to="j_0" fromId="91" toId="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln50" to="j_0" fromId="19" toId="21">
</dataflow>
<dataflow id="125" from="j_0" to="zext_ln50" fromId="21" toId="22">
</dataflow>
<dataflow id="126" from="j_0" to="icmp_ln50" fromId="21" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_98" to="icmp_ln50" fromId="98" toId="23">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="100" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_102" to="empty_45" fromId="102" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_102" to="empty_45" fromId="102" toId="24">
</dataflow>
<dataflow id="131" from="StgValue_102" to="empty_45" fromId="102" toId="24">
</dataflow>
<dataflow id="132" from="j_0" to="j" fromId="21" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_107" to="j" fromId="107" toId="25">
</dataflow>
<dataflow id="134" from="icmp_ln50" to="br_ln50" fromId="23" toId="26">
</dataflow>
<dataflow id="135" from="zext_ln50" to="add_ln52" fromId="22" toId="27">
</dataflow>
<dataflow id="136" from="shl_ln" to="add_ln52" fromId="18" toId="27">
</dataflow>
<dataflow id="137" from="add_ln52" to="zext_ln52" fromId="27" toId="28">
</dataflow>
<dataflow id="138" from="input_r" to="input_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_139" to="input_addr" fromId="139" toId="29">
</dataflow>
<dataflow id="141" from="zext_ln52" to="input_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="142" from="input_addr" to="input_load" fromId="29" toId="30">
</dataflow>
<dataflow id="143" from="j_0" to="trunc_ln52_1" fromId="21" toId="31">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln52_1" fromId="111" toId="32">
</dataflow>
<dataflow id="145" from="trunc_ln52_1" to="shl_ln52_1" fromId="31" toId="32">
</dataflow>
<dataflow id="146" from="StgValue_114" to="shl_ln52_1" fromId="114" toId="32">
</dataflow>
<dataflow id="147" from="shl_ln52_1" to="add_ln52_1" fromId="32" toId="33">
</dataflow>
<dataflow id="148" from="zext_ln47" to="add_ln52_1" fromId="12" toId="33">
</dataflow>
<dataflow id="149" from="input_addr" to="input_load" fromId="29" toId="35">
</dataflow>
<dataflow id="150" from="add_ln52_1" to="zext_ln52_1" fromId="33" toId="36">
</dataflow>
<dataflow id="151" from="block" to="block_addr" fromId="9" toId="37">
</dataflow>
<dataflow id="152" from="StgValue_139" to="block_addr" fromId="139" toId="37">
</dataflow>
<dataflow id="153" from="zext_ln52_1" to="block_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="154" from="input_load" to="store_ln52" fromId="35" toId="38">
</dataflow>
<dataflow id="155" from="block_addr" to="store_ln52" fromId="37" toId="38">
</dataflow>
<dataflow id="156" from="aes_main" to="call_ln60" fromId="116" toId="40">
</dataflow>
<dataflow id="157" from="block" to="call_ln60" fromId="9" toId="40">
</dataflow>
<dataflow id="158" from="expandedKey" to="call_ln60" fromId="87" toId="40">
</dataflow>
<dataflow id="159" from="sbox" to="call_ln60" fromId="88" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_91" to="i_1" fromId="91" toId="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln63" to="i_1" fromId="41" toId="42">
</dataflow>
<dataflow id="162" from="i_15" to="i_1" fromId="46" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln0" to="i_1" fromId="65" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="164" from="i_1" to="zext_ln63" fromId="42" toId="43">
</dataflow>
<dataflow id="165" from="i_1" to="icmp_ln63" fromId="42" toId="44">
</dataflow>
<dataflow id="166" from="StgValue_98" to="icmp_ln63" fromId="98" toId="44">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="100" toId="45">
</dataflow>
<dataflow id="168" from="StgValue_102" to="empty_46" fromId="102" toId="45">
</dataflow>
<dataflow id="169" from="StgValue_102" to="empty_46" fromId="102" toId="45">
</dataflow>
<dataflow id="170" from="StgValue_102" to="empty_46" fromId="102" toId="45">
</dataflow>
<dataflow id="171" from="i_1" to="i_15" fromId="42" toId="46">
</dataflow>
<dataflow id="172" from="StgValue_107" to="i_15" fromId="107" toId="46">
</dataflow>
<dataflow id="173" from="icmp_ln63" to="br_ln63" fromId="44" toId="47">
</dataflow>
<dataflow id="174" from="i_1" to="trunc_ln68" fromId="42" toId="48">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln3" fromId="111" toId="49">
</dataflow>
<dataflow id="176" from="trunc_ln68" to="shl_ln3" fromId="48" toId="49">
</dataflow>
<dataflow id="177" from="StgValue_114" to="shl_ln3" fromId="114" toId="49">
</dataflow>
<dataflow id="178" from="j_4" to="j_1" fromId="56" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="br_ln66" to="j_1" fromId="70" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="180" from="StgValue_91" to="j_1" fromId="91" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln66" to="j_1" fromId="50" toId="52">
</dataflow>
<dataflow id="182" from="j_1" to="zext_ln66" fromId="52" toId="53">
</dataflow>
<dataflow id="183" from="j_1" to="icmp_ln66" fromId="52" toId="54">
</dataflow>
<dataflow id="184" from="StgValue_98" to="icmp_ln66" fromId="98" toId="54">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="100" toId="55">
</dataflow>
<dataflow id="186" from="StgValue_102" to="empty_47" fromId="102" toId="55">
</dataflow>
<dataflow id="187" from="StgValue_102" to="empty_47" fromId="102" toId="55">
</dataflow>
<dataflow id="188" from="StgValue_102" to="empty_47" fromId="102" toId="55">
</dataflow>
<dataflow id="189" from="j_1" to="j_4" fromId="52" toId="56">
</dataflow>
<dataflow id="190" from="StgValue_107" to="j_4" fromId="107" toId="56">
</dataflow>
<dataflow id="191" from="icmp_ln66" to="br_ln66" fromId="54" toId="57">
</dataflow>
<dataflow id="192" from="j_1" to="trunc_ln68_1" fromId="52" toId="58">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln68_1" fromId="111" toId="59">
</dataflow>
<dataflow id="194" from="trunc_ln68_1" to="shl_ln68_1" fromId="58" toId="59">
</dataflow>
<dataflow id="195" from="StgValue_114" to="shl_ln68_1" fromId="114" toId="59">
</dataflow>
<dataflow id="196" from="shl_ln68_1" to="add_ln68" fromId="59" toId="60">
</dataflow>
<dataflow id="197" from="zext_ln63" to="add_ln68" fromId="43" toId="60">
</dataflow>
<dataflow id="198" from="add_ln68" to="zext_ln68" fromId="60" toId="61">
</dataflow>
<dataflow id="199" from="block" to="block_addr_1" fromId="9" toId="62">
</dataflow>
<dataflow id="200" from="StgValue_139" to="block_addr_1" fromId="139" toId="62">
</dataflow>
<dataflow id="201" from="zext_ln68" to="block_addr_1" fromId="61" toId="62">
</dataflow>
<dataflow id="202" from="block_addr_1" to="block_load" fromId="62" toId="63">
</dataflow>
<dataflow id="203" from="zext_ln66" to="add_ln68_1" fromId="53" toId="64">
</dataflow>
<dataflow id="204" from="shl_ln3" to="add_ln68_1" fromId="49" toId="64">
</dataflow>
<dataflow id="205" from="block_addr_1" to="block_load" fromId="62" toId="66">
</dataflow>
<dataflow id="206" from="add_ln68_1" to="zext_ln68_1" fromId="64" toId="67">
</dataflow>
<dataflow id="207" from="output_r" to="output_addr" fromId="86" toId="68">
</dataflow>
<dataflow id="208" from="StgValue_139" to="output_addr" fromId="139" toId="68">
</dataflow>
<dataflow id="209" from="zext_ln68_1" to="output_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="210" from="block_load" to="store_ln68" fromId="66" toId="69">
</dataflow>
<dataflow id="211" from="output_addr" to="store_ln68" fromId="68" toId="69">
</dataflow>
<dataflow id="212" from="icmp_ln47" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="213" from="icmp_ln50" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="214" from="icmp_ln63" to="StgValue_6" fromId="44" toId="6">
</dataflow>
<dataflow id="215" from="icmp_ln66" to="StgValue_7" fromId="54" toId="7">
</dataflow>
</dataflows>


</stg>
