#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 19 10:13:56 2020
# Process ID: 19797
# Current directory: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs
# Command line: vivado
# Log file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/vivado.log
# Journal file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rvtop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/kernel.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/uartTest.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/laa_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_rvtop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Addressable_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addressable_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branchdecision
INFO: [VRFC 10-2458] undeclared symbol lessu, assumed default net type wire [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Branoffgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branoffgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Control_majumder_backup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Debug_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Fetch_Reprogrammable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Reprogrammable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Immgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/RISCVcore_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVcore_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/branchforward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchforward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/tb_rvtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rvtop
xvhdl --incr --relax -prj tb_rvtop_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'BR_clk' [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.riscv_bus
Compiling module xil_defaultlib.mmio_bus
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.25,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.main_bus
Compiling module xil_defaultlib.Fetch_Reprogrammable(bus=main_bu...
Compiling module xil_defaultlib.Regfile(bus=main_bus_regfile)
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.branchforward
Compiling module xil_defaultlib.Branchdecision
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Branoffgen
Compiling module xil_defaultlib.Immgen
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.Decode(bus=main_bus_decode)
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Execute(bus=main_bus_execute)
Compiling module xil_defaultlib.Memory(bus=main_bus_memory)
Compiling module xil_defaultlib.Writeback(bus=main_bus_writeback...
Compiling module xil_defaultlib.RISCVcore_uart(rbus=riscv_bus_co...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Memory_Controller(rbus=riscv_bus...
Compiling module xil_defaultlib.Addressable_FIFO
Compiling module xil_defaultlib.Debug_Display(mbus=mmio_bus_disp...
Compiling architecture a of entity xil_defaultlib.gh_jkff [gh_jkff_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det [gh_edge_det_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=4)\]
Compiling architecture a of entity xil_defaultlib.gh_decode_3to8 [gh_decode_3to8_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [gh_register_ce_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld [\gh_counter_down_ce_ld(size=16)\]
Compiling architecture a of entity xil_defaultlib.gh_baud_rate_gen [gh_baud_rate_gen_default]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_sr [gh_fifo_async16_sr_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [\gh_counter_integer_down(max_cou...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_PL_sl [\gh_shift_reg_PL_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [gh_counter_integer_down_default]
Compiling architecture a of entity xil_defaultlib.gh_parity_gen_Serial [gh_parity_gen_serial_default]
Compiling architecture a of entity xil_defaultlib.gh_uart_Tx_8bit [gh_uart_tx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_binary2gray [\gh_binary2gray(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_gray2binary [\gh_gray2binary(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_rcsr_wf [\gh_fifo_async16_rcsr_wf(data_wi...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_se_sl [\gh_shift_reg_se_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_uart_Rx_8bit [gh_uart_rx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det_XCD [gh_edge_det_xcd_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld_tc [\gh_counter_down_ce_ld_tc(size=1...]
Compiling architecture a of entity xil_defaultlib.gh_uart_16550 [gh_uart_16550_default]
Compiling module xil_defaultlib.uart_controller(mbus=mmio_bus_ua...
Compiling module xil_defaultlib.rv_uart_top
Compiling module xil_defaultlib.tb_rvtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rvtop_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6579.137 ; gain = 0.000 ; free physical = 2191 ; free virtual = 15063
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rvtop_behav -key {Behavioral:sim_1:Functional:tb_rvtop} -tclbatch {tb_rvtop.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
source tb_rvtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_rvtop.dut.memcon0.sharedmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Begin simulaton
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6672.582 ; gain = 0.000 ; free physical = 2109 ; free virtual = 15035
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6672.582 ; gain = 93.445 ; free physical = 2109 ; free virtual = 15035
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rvtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6672.582 ; gain = 93.445 ; free physical = 2109 ; free virtual = 15035
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rvtop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/kernel.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/uartTest.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/laa_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_rvtop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Addressable_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addressable_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branchdecision
INFO: [VRFC 10-2458] undeclared symbol lessu, assumed default net type wire [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Branoffgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branoffgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Control_majumder_backup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Debug_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Fetch_Reprogrammable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Reprogrammable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Immgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/RISCVcore_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVcore_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/branchforward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchforward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/tb_rvtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rvtop
xvhdl --incr --relax -prj tb_rvtop_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'BR_clk' [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv:106]
WARNING: [VRFC 10-3283] element index 63 into 'full_res' is out of bounds [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.riscv_bus
Compiling module xil_defaultlib.mmio_bus
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.25,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.main_bus
Compiling module xil_defaultlib.Fetch_Reprogrammable(bus=main_bu...
Compiling module xil_defaultlib.Regfile(bus=main_bus_regfile)
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.branchforward
Compiling module xil_defaultlib.Branchdecision
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Branoffgen
Compiling module xil_defaultlib.Immgen
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.Decode(bus=main_bus_decode)
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Execute(bus=main_bus_execute)
Compiling module xil_defaultlib.Memory(bus=main_bus_memory)
Compiling module xil_defaultlib.Writeback(bus=main_bus_writeback...
Compiling module xil_defaultlib.RISCVcore_uart(rbus=riscv_bus_co...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Memory_Controller(rbus=riscv_bus...
Compiling module xil_defaultlib.Addressable_FIFO
Compiling module xil_defaultlib.Debug_Display(mbus=mmio_bus_disp...
Compiling architecture a of entity xil_defaultlib.gh_jkff [gh_jkff_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det [gh_edge_det_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=4)\]
Compiling architecture a of entity xil_defaultlib.gh_decode_3to8 [gh_decode_3to8_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [gh_register_ce_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld [\gh_counter_down_ce_ld(size=16)\]
Compiling architecture a of entity xil_defaultlib.gh_baud_rate_gen [gh_baud_rate_gen_default]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_sr [gh_fifo_async16_sr_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [\gh_counter_integer_down(max_cou...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_PL_sl [\gh_shift_reg_PL_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [gh_counter_integer_down_default]
Compiling architecture a of entity xil_defaultlib.gh_parity_gen_Serial [gh_parity_gen_serial_default]
Compiling architecture a of entity xil_defaultlib.gh_uart_Tx_8bit [gh_uart_tx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_binary2gray [\gh_binary2gray(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_gray2binary [\gh_gray2binary(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_rcsr_wf [\gh_fifo_async16_rcsr_wf(data_wi...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_se_sl [\gh_shift_reg_se_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_uart_Rx_8bit [gh_uart_rx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det_XCD [gh_edge_det_xcd_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld_tc [\gh_counter_down_ce_ld_tc(size=1...]
Compiling architecture a of entity xil_defaultlib.gh_uart_16550 [gh_uart_16550_default]
Compiling module xil_defaultlib.uart_controller(mbus=mmio_bus_ua...
Compiling module xil_defaultlib.rv_uart_top
Compiling module xil_defaultlib.tb_rvtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rvtop_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6672.582 ; gain = 0.000 ; free physical = 2136 ; free virtual = 15011
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rvtop_behav -key {Behavioral:sim_1:Functional:tb_rvtop} -tclbatch {tb_rvtop.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
source tb_rvtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_rvtop.dut.memcon0.sharedmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Begin simulaton
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6699.590 ; gain = 0.000 ; free physical = 2060 ; free virtual = 14990
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6699.590 ; gain = 27.008 ; free physical = 2060 ; free virtual = 14990
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rvtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 6699.590 ; gain = 27.008 ; free physical = 2060 ; free virtual = 14990
save_wave_config {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rvtop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/kernel.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/uartTest.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/laa_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_rvtop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Addressable_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addressable_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branchdecision
INFO: [VRFC 10-2458] undeclared symbol lessu, assumed default net type wire [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Branoffgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branoffgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Control_majumder_backup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Debug_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Fetch_Reprogrammable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Reprogrammable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Immgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/RISCVcore_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVcore_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/branchforward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchforward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/tb_rvtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rvtop
xvhdl --incr --relax -prj tb_rvtop_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'BR_clk' [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv:106]
WARNING: [VRFC 10-3283] element index 63 into 'full_res' is out of bounds [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.riscv_bus
Compiling module xil_defaultlib.mmio_bus
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.25,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.main_bus
Compiling module xil_defaultlib.Fetch_Reprogrammable(bus=main_bu...
Compiling module xil_defaultlib.Regfile(bus=main_bus_regfile)
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.branchforward
Compiling module xil_defaultlib.Branchdecision
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Branoffgen
Compiling module xil_defaultlib.Immgen
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.Decode(bus=main_bus_decode)
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Execute(bus=main_bus_execute)
Compiling module xil_defaultlib.Memory(bus=main_bus_memory)
Compiling module xil_defaultlib.Writeback(bus=main_bus_writeback...
Compiling module xil_defaultlib.RISCVcore_uart(rbus=riscv_bus_co...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Memory_Controller(rbus=riscv_bus...
Compiling module xil_defaultlib.Addressable_FIFO
Compiling module xil_defaultlib.Debug_Display(mbus=mmio_bus_disp...
Compiling architecture a of entity xil_defaultlib.gh_jkff [gh_jkff_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det [gh_edge_det_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=4)\]
Compiling architecture a of entity xil_defaultlib.gh_decode_3to8 [gh_decode_3to8_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [gh_register_ce_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld [\gh_counter_down_ce_ld(size=16)\]
Compiling architecture a of entity xil_defaultlib.gh_baud_rate_gen [gh_baud_rate_gen_default]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_sr [gh_fifo_async16_sr_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [\gh_counter_integer_down(max_cou...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_PL_sl [\gh_shift_reg_PL_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [gh_counter_integer_down_default]
Compiling architecture a of entity xil_defaultlib.gh_parity_gen_Serial [gh_parity_gen_serial_default]
Compiling architecture a of entity xil_defaultlib.gh_uart_Tx_8bit [gh_uart_tx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_binary2gray [\gh_binary2gray(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_gray2binary [\gh_gray2binary(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_rcsr_wf [\gh_fifo_async16_rcsr_wf(data_wi...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_se_sl [\gh_shift_reg_se_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_uart_Rx_8bit [gh_uart_rx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det_XCD [gh_edge_det_xcd_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld_tc [\gh_counter_down_ce_ld_tc(size=1...]
Compiling architecture a of entity xil_defaultlib.gh_uart_16550 [gh_uart_16550_default]
Compiling module xil_defaultlib.uart_controller(mbus=mmio_bus_ua...
Compiling module xil_defaultlib.rv_uart_top
Compiling module xil_defaultlib.tb_rvtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rvtop_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6723.598 ; gain = 0.000 ; free physical = 2108 ; free virtual = 14992
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rvtop_behav -key {Behavioral:sim_1:Functional:tb_rvtop} -tclbatch {tb_rvtop.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
source tb_rvtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_rvtop.dut.memcon0.sharedmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Begin simulaton
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6728.602 ; gain = 0.000 ; free physical = 1847 ; free virtual = 14827
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6728.602 ; gain = 5.004 ; free physical = 1847 ; free virtual = 14827
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rvtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 6728.602 ; gain = 5.004 ; free physical = 1847 ; free virtual = 14827
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rvtop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/kernel.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/uartTest.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/laa_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_rvtop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Addressable_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addressable_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branchdecision
INFO: [VRFC 10-2458] undeclared symbol lessu, assumed default net type wire [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Branoffgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branoffgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Control_majumder_backup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Debug_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Fetch_Reprogrammable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Reprogrammable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Immgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/RISCVcore_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVcore_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/branchforward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchforward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/tb_rvtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rvtop
xvhdl --incr --relax -prj tb_rvtop_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'BR_clk' [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv:106]
WARNING: [VRFC 10-3283] element index 63 into 'full_res' is out of bounds [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.riscv_bus
Compiling module xil_defaultlib.mmio_bus
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.25,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.main_bus
Compiling module xil_defaultlib.Fetch_Reprogrammable(bus=main_bu...
Compiling module xil_defaultlib.Regfile(bus=main_bus_regfile)
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.branchforward
Compiling module xil_defaultlib.Branchdecision
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Branoffgen
Compiling module xil_defaultlib.Immgen
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.Decode(bus=main_bus_decode)
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Execute(bus=main_bus_execute)
Compiling module xil_defaultlib.Memory(bus=main_bus_memory)
Compiling module xil_defaultlib.Writeback(bus=main_bus_writeback...
Compiling module xil_defaultlib.RISCVcore_uart(rbus=riscv_bus_co...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Memory_Controller(rbus=riscv_bus...
Compiling module xil_defaultlib.Addressable_FIFO
Compiling module xil_defaultlib.Debug_Display(mbus=mmio_bus_disp...
Compiling architecture a of entity xil_defaultlib.gh_jkff [gh_jkff_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det [gh_edge_det_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=4)\]
Compiling architecture a of entity xil_defaultlib.gh_decode_3to8 [gh_decode_3to8_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [gh_register_ce_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld [\gh_counter_down_ce_ld(size=16)\]
Compiling architecture a of entity xil_defaultlib.gh_baud_rate_gen [gh_baud_rate_gen_default]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_sr [gh_fifo_async16_sr_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [\gh_counter_integer_down(max_cou...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_PL_sl [\gh_shift_reg_PL_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [gh_counter_integer_down_default]
Compiling architecture a of entity xil_defaultlib.gh_parity_gen_Serial [gh_parity_gen_serial_default]
Compiling architecture a of entity xil_defaultlib.gh_uart_Tx_8bit [gh_uart_tx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_binary2gray [\gh_binary2gray(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_gray2binary [\gh_gray2binary(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_rcsr_wf [\gh_fifo_async16_rcsr_wf(data_wi...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_se_sl [\gh_shift_reg_se_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_uart_Rx_8bit [gh_uart_rx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det_XCD [gh_edge_det_xcd_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld_tc [\gh_counter_down_ce_ld_tc(size=1...]
Compiling architecture a of entity xil_defaultlib.gh_uart_16550 [gh_uart_16550_default]
Compiling module xil_defaultlib.uart_controller(mbus=mmio_bus_ua...
Compiling module xil_defaultlib.rv_uart_top
Compiling module xil_defaultlib.tb_rvtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rvtop_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6741.605 ; gain = 0.000 ; free physical = 1810 ; free virtual = 14628
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rvtop_behav -key {Behavioral:sim_1:Functional:tb_rvtop} -tclbatch {tb_rvtop.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
source tb_rvtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_rvtop.dut.memcon0.sharedmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Begin simulaton
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6786.629 ; gain = 0.000 ; free physical = 1740 ; free virtual = 14618
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6786.629 ; gain = 45.023 ; free physical = 1740 ; free virtual = 14618
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rvtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 6786.629 ; gain = 45.023 ; free physical = 1740 ; free virtual = 14618
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe' provided. It will be converted relative to IP Instance files '../../../../../Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe'
set_property -dict [list CONFIG.Coe_File {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe' provided. It will be converted relative to IP Instance files '../../../../../Mini-Risc-V-Uart-Srcs-CR/gcc/test.coe'
generate_target all [get_files  /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
[Thu Nov 19 10:51:50 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/blk_mem_gen_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'blk_mem_gen_0'... please wait for 'blk_mem_gen_0_synth_1' run to finish...
wait_on_run blk_mem_gen_0_synth_1
[Thu Nov 19 10:51:50 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:51:55 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:52:00 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:52:05 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:52:15 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:52:25 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:52:35 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:52:45 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:53:05 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:53:25 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:53:45 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:54:05 2020] Waiting for blk_mem_gen_0_synth_1 to finish...
[Thu Nov 19 10:54:45 2020] Waiting for blk_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Command: synth_design -top blk_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30379 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.746 ; gain = 153.715 ; free physical = 1059 ; free virtual = 13868
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 128 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388006 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[205]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[204]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[203]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[202]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[201]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[200]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[199]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[198]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[197]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[196]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[195]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[194]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[193]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[192]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[180]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[179]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 00:02:31 . Memory (MB): peak = 2394.676 ; gain = 839.645 ; free physical = 555 ; free virtual = 13425
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 2394.676 ; gain = 839.645 ; free physical = 581 ; free virtual = 13451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 2394.676 ; gain = 839.645 ; free physical = 581 ; free virtual = 13451
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.520 ; gain = 0.000 ; free physical = 492 ; free virtual = 13359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2520.520 ; gain = 0.000 ; free physical = 492 ; free virtual = 13359
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 582 ; free virtual = 13449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 582 ; free virtual = 13449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/blk_mem_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 582 ; free virtual = 13449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:40 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 597 ; free virtual = 13462
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 628 ; free virtual = 13499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:48 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 523 ; free virtual = 13395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 518 ; free virtual = 13390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 516 ; free virtual = 13388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:49 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13392
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:49 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13392
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT6       |   640|
|2     |MUXF7      |   256|
|3     |RAMB36E1   |     1|
|4     |RAMB36E1_1 |   124|
|5     |RAMB36E1_2 |     1|
|6     |RAMB36E1_3 |     1|
|7     |RAMB36E1_4 |     1|
|8     |FDRE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                      |Module                                          |Cells |
+------+--------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                           |                                                |  1038|
|2     |  U0                                                          |blk_mem_gen_v8_4_3                              |  1038|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_3_synth                        |  1038|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                                 |  1038|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                        |  1038|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                                 |   423|
|7     |          \has_mux_b.B                                        |blk_mem_gen_mux__parameterized0                 |   423|
|8     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                          |     1|
|9     |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init                   |     1|
|10    |          \ramloop[100].ram.r                                 |blk_mem_gen_prim_width__parameterized99         |     1|
|11    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized99  |     1|
|12    |          \ramloop[101].ram.r                                 |blk_mem_gen_prim_width__parameterized100        |     1|
|13    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized100 |     1|
|14    |          \ramloop[102].ram.r                                 |blk_mem_gen_prim_width__parameterized101        |     1|
|15    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized101 |     1|
|16    |          \ramloop[103].ram.r                                 |blk_mem_gen_prim_width__parameterized102        |     1|
|17    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized102 |     1|
|18    |          \ramloop[104].ram.r                                 |blk_mem_gen_prim_width__parameterized103        |     1|
|19    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized103 |     1|
|20    |          \ramloop[105].ram.r                                 |blk_mem_gen_prim_width__parameterized104        |     1|
|21    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized104 |     1|
|22    |          \ramloop[106].ram.r                                 |blk_mem_gen_prim_width__parameterized105        |     1|
|23    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized105 |     1|
|24    |          \ramloop[107].ram.r                                 |blk_mem_gen_prim_width__parameterized106        |     1|
|25    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized106 |     1|
|26    |          \ramloop[108].ram.r                                 |blk_mem_gen_prim_width__parameterized107        |     1|
|27    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized107 |     1|
|28    |          \ramloop[109].ram.r                                 |blk_mem_gen_prim_width__parameterized108        |     1|
|29    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized108 |     1|
|30    |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9          |     1|
|31    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized9   |     1|
|32    |          \ramloop[110].ram.r                                 |blk_mem_gen_prim_width__parameterized109        |     1|
|33    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized109 |     1|
|34    |          \ramloop[111].ram.r                                 |blk_mem_gen_prim_width__parameterized110        |     1|
|35    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized110 |     1|
|36    |          \ramloop[112].ram.r                                 |blk_mem_gen_prim_width__parameterized111        |     1|
|37    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized111 |     1|
|38    |          \ramloop[113].ram.r                                 |blk_mem_gen_prim_width__parameterized112        |     1|
|39    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized112 |     1|
|40    |          \ramloop[114].ram.r                                 |blk_mem_gen_prim_width__parameterized113        |     1|
|41    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized113 |     1|
|42    |          \ramloop[115].ram.r                                 |blk_mem_gen_prim_width__parameterized114        |     1|
|43    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized114 |     1|
|44    |          \ramloop[116].ram.r                                 |blk_mem_gen_prim_width__parameterized115        |     1|
|45    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized115 |     1|
|46    |          \ramloop[117].ram.r                                 |blk_mem_gen_prim_width__parameterized116        |     1|
|47    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized116 |     1|
|48    |          \ramloop[118].ram.r                                 |blk_mem_gen_prim_width__parameterized117        |     1|
|49    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized117 |     1|
|50    |          \ramloop[119].ram.r                                 |blk_mem_gen_prim_width__parameterized118        |     1|
|51    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized118 |     1|
|52    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10         |     1|
|53    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized10  |     1|
|54    |          \ramloop[120].ram.r                                 |blk_mem_gen_prim_width__parameterized119        |     1|
|55    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized119 |     1|
|56    |          \ramloop[121].ram.r                                 |blk_mem_gen_prim_width__parameterized120        |     1|
|57    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized120 |     1|
|58    |          \ramloop[122].ram.r                                 |blk_mem_gen_prim_width__parameterized121        |     1|
|59    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized121 |     1|
|60    |          \ramloop[123].ram.r                                 |blk_mem_gen_prim_width__parameterized122        |     1|
|61    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized122 |     1|
|62    |          \ramloop[124].ram.r                                 |blk_mem_gen_prim_width__parameterized123        |     1|
|63    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized123 |     1|
|64    |          \ramloop[125].ram.r                                 |blk_mem_gen_prim_width__parameterized124        |     1|
|65    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized124 |     1|
|66    |          \ramloop[126].ram.r                                 |blk_mem_gen_prim_width__parameterized125        |     1|
|67    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized125 |     1|
|68    |          \ramloop[127].ram.r                                 |blk_mem_gen_prim_width__parameterized126        |     3|
|69    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized126 |     3|
|70    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11         |     1|
|71    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized11  |     1|
|72    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12         |     1|
|73    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized12  |     1|
|74    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13         |     1|
|75    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized13  |     1|
|76    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14         |     1|
|77    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized14  |     1|
|78    |          \ramloop[16].ram.r                                  |blk_mem_gen_prim_width__parameterized15         |     1|
|79    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|80    |          \ramloop[17].ram.r                                  |blk_mem_gen_prim_width__parameterized16         |     1|
|81    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized16  |     1|
|82    |          \ramloop[18].ram.r                                  |blk_mem_gen_prim_width__parameterized17         |     1|
|83    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized17  |     1|
|84    |          \ramloop[19].ram.r                                  |blk_mem_gen_prim_width__parameterized18         |     1|
|85    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized18  |     1|
|86    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0          |     1|
|87    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized0   |     1|
|88    |          \ramloop[20].ram.r                                  |blk_mem_gen_prim_width__parameterized19         |     1|
|89    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized19  |     1|
|90    |          \ramloop[21].ram.r                                  |blk_mem_gen_prim_width__parameterized20         |     1|
|91    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized20  |     1|
|92    |          \ramloop[22].ram.r                                  |blk_mem_gen_prim_width__parameterized21         |     1|
|93    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized21  |     1|
|94    |          \ramloop[23].ram.r                                  |blk_mem_gen_prim_width__parameterized22         |     1|
|95    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized22  |     1|
|96    |          \ramloop[24].ram.r                                  |blk_mem_gen_prim_width__parameterized23         |     1|
|97    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized23  |     1|
|98    |          \ramloop[25].ram.r                                  |blk_mem_gen_prim_width__parameterized24         |     1|
|99    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized24  |     1|
|100   |          \ramloop[26].ram.r                                  |blk_mem_gen_prim_width__parameterized25         |     1|
|101   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized25  |     1|
|102   |          \ramloop[27].ram.r                                  |blk_mem_gen_prim_width__parameterized26         |     1|
|103   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized26  |     1|
|104   |          \ramloop[28].ram.r                                  |blk_mem_gen_prim_width__parameterized27         |     1|
|105   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized27  |     1|
|106   |          \ramloop[29].ram.r                                  |blk_mem_gen_prim_width__parameterized28         |     1|
|107   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized28  |     1|
|108   |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1          |     1|
|109   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized1   |     1|
|110   |          \ramloop[30].ram.r                                  |blk_mem_gen_prim_width__parameterized29         |     1|
|111   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized29  |     1|
|112   |          \ramloop[31].ram.r                                  |blk_mem_gen_prim_width__parameterized30         |     1|
|113   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized30  |     1|
|114   |          \ramloop[32].ram.r                                  |blk_mem_gen_prim_width__parameterized31         |     1|
|115   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized31  |     1|
|116   |          \ramloop[33].ram.r                                  |blk_mem_gen_prim_width__parameterized32         |     1|
|117   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized32  |     1|
|118   |          \ramloop[34].ram.r                                  |blk_mem_gen_prim_width__parameterized33         |     1|
|119   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized33  |     1|
|120   |          \ramloop[35].ram.r                                  |blk_mem_gen_prim_width__parameterized34         |     1|
|121   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized34  |     1|
|122   |          \ramloop[36].ram.r                                  |blk_mem_gen_prim_width__parameterized35         |     1|
|123   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized35  |     1|
|124   |          \ramloop[37].ram.r                                  |blk_mem_gen_prim_width__parameterized36         |     1|
|125   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized36  |     1|
|126   |          \ramloop[38].ram.r                                  |blk_mem_gen_prim_width__parameterized37         |     1|
|127   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized37  |     1|
|128   |          \ramloop[39].ram.r                                  |blk_mem_gen_prim_width__parameterized38         |     1|
|129   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized38  |     1|
|130   |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2          |     1|
|131   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized2   |     1|
|132   |          \ramloop[40].ram.r                                  |blk_mem_gen_prim_width__parameterized39         |     1|
|133   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized39  |     1|
|134   |          \ramloop[41].ram.r                                  |blk_mem_gen_prim_width__parameterized40         |     1|
|135   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized40  |     1|
|136   |          \ramloop[42].ram.r                                  |blk_mem_gen_prim_width__parameterized41         |     1|
|137   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized41  |     1|
|138   |          \ramloop[43].ram.r                                  |blk_mem_gen_prim_width__parameterized42         |     1|
|139   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized42  |     1|
|140   |          \ramloop[44].ram.r                                  |blk_mem_gen_prim_width__parameterized43         |     1|
|141   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized43  |     1|
|142   |          \ramloop[45].ram.r                                  |blk_mem_gen_prim_width__parameterized44         |     1|
|143   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized44  |     1|
|144   |          \ramloop[46].ram.r                                  |blk_mem_gen_prim_width__parameterized45         |     1|
|145   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized45  |     1|
|146   |          \ramloop[47].ram.r                                  |blk_mem_gen_prim_width__parameterized46         |     1|
|147   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized46  |     1|
|148   |          \ramloop[48].ram.r                                  |blk_mem_gen_prim_width__parameterized47         |     1|
|149   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized47  |     1|
|150   |          \ramloop[49].ram.r                                  |blk_mem_gen_prim_width__parameterized48         |     1|
|151   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized48  |     1|
|152   |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3          |     1|
|153   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized3   |     1|
|154   |          \ramloop[50].ram.r                                  |blk_mem_gen_prim_width__parameterized49         |     1|
|155   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized49  |     1|
|156   |          \ramloop[51].ram.r                                  |blk_mem_gen_prim_width__parameterized50         |     1|
|157   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized50  |     1|
|158   |          \ramloop[52].ram.r                                  |blk_mem_gen_prim_width__parameterized51         |     1|
|159   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized51  |     1|
|160   |          \ramloop[53].ram.r                                  |blk_mem_gen_prim_width__parameterized52         |     1|
|161   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized52  |     1|
|162   |          \ramloop[54].ram.r                                  |blk_mem_gen_prim_width__parameterized53         |     1|
|163   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized53  |     1|
|164   |          \ramloop[55].ram.r                                  |blk_mem_gen_prim_width__parameterized54         |     1|
|165   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized54  |     1|
|166   |          \ramloop[56].ram.r                                  |blk_mem_gen_prim_width__parameterized55         |     1|
|167   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized55  |     1|
|168   |          \ramloop[57].ram.r                                  |blk_mem_gen_prim_width__parameterized56         |     1|
|169   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized56  |     1|
|170   |          \ramloop[58].ram.r                                  |blk_mem_gen_prim_width__parameterized57         |     1|
|171   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized57  |     1|
|172   |          \ramloop[59].ram.r                                  |blk_mem_gen_prim_width__parameterized58         |     1|
|173   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized58  |     1|
|174   |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4          |     1|
|175   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized4   |     1|
|176   |          \ramloop[60].ram.r                                  |blk_mem_gen_prim_width__parameterized59         |     1|
|177   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized59  |     1|
|178   |          \ramloop[61].ram.r                                  |blk_mem_gen_prim_width__parameterized60         |     1|
|179   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized60  |     1|
|180   |          \ramloop[62].ram.r                                  |blk_mem_gen_prim_width__parameterized61         |     1|
|181   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized61  |     1|
|182   |          \ramloop[63].ram.r                                  |blk_mem_gen_prim_width__parameterized62         |     1|
|183   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized62  |     1|
|184   |          \ramloop[64].ram.r                                  |blk_mem_gen_prim_width__parameterized63         |     3|
|185   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized63  |     3|
|186   |          \ramloop[65].ram.r                                  |blk_mem_gen_prim_width__parameterized64         |     3|
|187   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized64  |     3|
|188   |          \ramloop[66].ram.r                                  |blk_mem_gen_prim_width__parameterized65         |     3|
|189   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized65  |     3|
|190   |          \ramloop[67].ram.r                                  |blk_mem_gen_prim_width__parameterized66         |     3|
|191   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized66  |     3|
|192   |          \ramloop[68].ram.r                                  |blk_mem_gen_prim_width__parameterized67         |     3|
|193   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized67  |     3|
|194   |          \ramloop[69].ram.r                                  |blk_mem_gen_prim_width__parameterized68         |     3|
|195   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized68  |     3|
|196   |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5          |     1|
|197   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized5   |     1|
|198   |          \ramloop[70].ram.r                                  |blk_mem_gen_prim_width__parameterized69         |     3|
|199   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized69  |     3|
|200   |          \ramloop[71].ram.r                                  |blk_mem_gen_prim_width__parameterized70         |     3|
|201   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized70  |     3|
|202   |          \ramloop[72].ram.r                                  |blk_mem_gen_prim_width__parameterized71         |     3|
|203   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized71  |     3|
|204   |          \ramloop[73].ram.r                                  |blk_mem_gen_prim_width__parameterized72         |     3|
|205   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized72  |     3|
|206   |          \ramloop[74].ram.r                                  |blk_mem_gen_prim_width__parameterized73         |     3|
|207   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized73  |     3|
|208   |          \ramloop[75].ram.r                                  |blk_mem_gen_prim_width__parameterized74         |     3|
|209   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized74  |     3|
|210   |          \ramloop[76].ram.r                                  |blk_mem_gen_prim_width__parameterized75         |     3|
|211   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized75  |     3|
|212   |          \ramloop[77].ram.r                                  |blk_mem_gen_prim_width__parameterized76         |     3|
|213   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized76  |     3|
|214   |          \ramloop[78].ram.r                                  |blk_mem_gen_prim_width__parameterized77         |     3|
|215   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized77  |     3|
|216   |          \ramloop[79].ram.r                                  |blk_mem_gen_prim_width__parameterized78         |     3|
|217   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized78  |     3|
|218   |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6          |     1|
|219   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|220   |          \ramloop[80].ram.r                                  |blk_mem_gen_prim_width__parameterized79         |     3|
|221   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized79  |     3|
|222   |          \ramloop[81].ram.r                                  |blk_mem_gen_prim_width__parameterized80         |     3|
|223   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized80  |     3|
|224   |          \ramloop[82].ram.r                                  |blk_mem_gen_prim_width__parameterized81         |     3|
|225   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized81  |     3|
|226   |          \ramloop[83].ram.r                                  |blk_mem_gen_prim_width__parameterized82         |     3|
|227   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized82  |     3|
|228   |          \ramloop[84].ram.r                                  |blk_mem_gen_prim_width__parameterized83         |     3|
|229   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized83  |     3|
|230   |          \ramloop[85].ram.r                                  |blk_mem_gen_prim_width__parameterized84         |     3|
|231   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized84  |     3|
|232   |          \ramloop[86].ram.r                                  |blk_mem_gen_prim_width__parameterized85         |     3|
|233   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized85  |     3|
|234   |          \ramloop[87].ram.r                                  |blk_mem_gen_prim_width__parameterized86         |     3|
|235   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized86  |     3|
|236   |          \ramloop[88].ram.r                                  |blk_mem_gen_prim_width__parameterized87         |     3|
|237   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized87  |     3|
|238   |          \ramloop[89].ram.r                                  |blk_mem_gen_prim_width__parameterized88         |     3|
|239   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized88  |     3|
|240   |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7          |     1|
|241   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized7   |     1|
|242   |          \ramloop[90].ram.r                                  |blk_mem_gen_prim_width__parameterized89         |     3|
|243   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized89  |     3|
|244   |          \ramloop[91].ram.r                                  |blk_mem_gen_prim_width__parameterized90         |     3|
|245   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized90  |     3|
|246   |          \ramloop[92].ram.r                                  |blk_mem_gen_prim_width__parameterized91         |     3|
|247   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized91  |     3|
|248   |          \ramloop[93].ram.r                                  |blk_mem_gen_prim_width__parameterized92         |     3|
|249   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized92  |     3|
|250   |          \ramloop[94].ram.r                                  |blk_mem_gen_prim_width__parameterized93         |     3|
|251   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized93  |     3|
|252   |          \ramloop[95].ram.r                                  |blk_mem_gen_prim_width__parameterized94         |     1|
|253   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized94  |     1|
|254   |          \ramloop[96].ram.r                                  |blk_mem_gen_prim_width__parameterized95         |     1|
|255   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized95  |     1|
|256   |          \ramloop[97].ram.r                                  |blk_mem_gen_prim_width__parameterized96         |     1|
|257   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized96  |     1|
|258   |          \ramloop[98].ram.r                                  |blk_mem_gen_prim_width__parameterized97         |     1|
|259   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized97  |     1|
|260   |          \ramloop[99].ram.r                                  |blk_mem_gen_prim_width__parameterized98         |     1|
|261   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized98  |     1|
|262   |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8          |     1|
|263   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized8   |     1|
+------+--------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 520 ; free virtual = 13391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:36 ; elapsed = 00:02:47 . Memory (MB): peak = 2520.520 ; gain = 839.645 ; free physical = 569 ; free virtual = 13441
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:50 . Memory (MB): peak = 2520.520 ; gain = 965.488 ; free physical = 569 ; free virtual = 13441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.520 ; gain = 0.000 ; free physical = 520 ; free virtual = 13392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:53 . Memory (MB): peak = 2520.520 ; gain = 1125.750 ; free physical = 630 ; free virtual = 13502
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.520 ; gain = 0.000 ; free physical = 630 ; free virtual = 13502
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP blk_mem_gen_0, cache-ID = d96beb19664108bc
INFO: [Coretcl 2-1174] Renamed 262 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.520 ; gain = 0.000 ; free physical = 615 ; free virtual = 13495
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blk_mem_gen_0_utilization_synth.rpt -pb blk_mem_gen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 10:54:53 2020...
[Thu Nov 19 10:54:55 2020] blk_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:03:05 . Memory (MB): peak = 6825.125 ; gain = 0.000 ; free physical = 1411 ; free virtual = 14284
export_simulation -of_objects [get_files /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.ip_user_files/sim_scripts -ip_user_files_dir /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.ip_user_files -ipstatic_source_dir /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/modelsim} {questa=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/questa} {ies=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/ies} {xcelium=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/xcelium} {vcs=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/vcs} {riviera=/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rvtop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/kernel.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/uartTest.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/laa_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_rvtop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Addressable_FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addressable_FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branchdecision
INFO: [VRFC 10-2458] undeclared symbol lessu, assumed default net type wire [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Brachdecision.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Branoffgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branoffgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Control_majumder_backup.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Debug_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Fetch_Reprogrammable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Reprogrammable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Forwarding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Immgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Memory_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/RISCVcore_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVcore_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/branchforward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchforward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/uart_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/tb_rvtop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rvtop
xvhdl --incr --relax -prj tb_rvtop_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rvtop_behav xil_defaultlib.tb_rvtop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'BR_clk' [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/rv_uart_top.sv:106]
WARNING: [VRFC 10-3283] element index 63 into 'full_res' is out of bounds [/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Multiplier.sv:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.riscv_bus
Compiling module xil_defaultlib.mmio_bus
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.25,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.main_bus
Compiling module xil_defaultlib.Fetch_Reprogrammable(bus=main_bu...
Compiling module xil_defaultlib.Regfile(bus=main_bus_regfile)
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.branchforward
Compiling module xil_defaultlib.Branchdecision
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Branoffgen
Compiling module xil_defaultlib.Immgen
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.Decode(bus=main_bus_decode)
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Execute(bus=main_bus_execute)
Compiling module xil_defaultlib.Memory(bus=main_bus_memory)
Compiling module xil_defaultlib.Writeback(bus=main_bus_writeback...
Compiling module xil_defaultlib.RISCVcore_uart(rbus=riscv_bus_co...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Memory_Controller(rbus=riscv_bus...
Compiling module xil_defaultlib.Addressable_FIFO
Compiling module xil_defaultlib.Debug_Display(mbus=mmio_bus_disp...
Compiling architecture a of entity xil_defaultlib.gh_jkff [gh_jkff_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det [gh_edge_det_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=4)\]
Compiling architecture a of entity xil_defaultlib.gh_decode_3to8 [gh_decode_3to8_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [gh_register_ce_default]
Compiling architecture a of entity xil_defaultlib.gh_register_ce [\gh_register_ce(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld [\gh_counter_down_ce_ld(size=16)\]
Compiling architecture a of entity xil_defaultlib.gh_baud_rate_gen [gh_baud_rate_gen_default]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_sr [gh_fifo_async16_sr_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [\gh_counter_integer_down(max_cou...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_PL_sl [\gh_shift_reg_PL_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_counter_integer_down [gh_counter_integer_down_default]
Compiling architecture a of entity xil_defaultlib.gh_parity_gen_Serial [gh_parity_gen_serial_default]
Compiling architecture a of entity xil_defaultlib.gh_uart_Tx_8bit [gh_uart_tx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_binary2gray [\gh_binary2gray(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_gray2binary [\gh_gray2binary(size=5)\]
Compiling architecture a of entity xil_defaultlib.gh_fifo_async16_rcsr_wf [\gh_fifo_async16_rcsr_wf(data_wi...]
Compiling architecture a of entity xil_defaultlib.gh_shift_reg_se_sl [\gh_shift_reg_se_sl(size=8)\]
Compiling architecture a of entity xil_defaultlib.gh_uart_Rx_8bit [gh_uart_rx_8bit_default]
Compiling architecture a of entity xil_defaultlib.gh_edge_det_XCD [gh_edge_det_xcd_default]
Compiling architecture a of entity xil_defaultlib.gh_counter_down_ce_ld_tc [\gh_counter_down_ce_ld_tc(size=1...]
Compiling architecture a of entity xil_defaultlib.gh_uart_16550 [gh_uart_16550_default]
Compiling module xil_defaultlib.uart_controller(mbus=mmio_bus_ua...
Compiling module xil_defaultlib.rv_uart_top
Compiling module xil_defaultlib.tb_rvtop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rvtop_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6825.125 ; gain = 0.000 ; free physical = 1363 ; free virtual = 14239
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rvtop_behav -key {Behavioral:sim_1:Functional:tb_rvtop} -tclbatch {tb_rvtop.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
