Analysis & Synthesis report for OV5640_SDRAM
Fri Jun 01 20:07:40 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |OV5640_SDRAM|cext:cext_inst|SPIslaver:SPIslaver1|txd_state
 12. State Machine - |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|altsyncram_fpa1:altsyncram2
 20. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:a_delay
 21. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 22. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 23. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 24. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 25. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 26. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 27. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 28. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 29. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 30. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 31. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 32. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 33. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 34. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 35. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 36. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 37. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 38. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 39. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 40. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 41. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 42. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 43. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 44. Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 45. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 47. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 48. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 49. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram
 50. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 51. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 52. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 53. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 54. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 55. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 56. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 57. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 58. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 59. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 60. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 61. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 62. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram
 63. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 64. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 65. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 66. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 67. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 68. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 69. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 70. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 71. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 72. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 73. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 74. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 75. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram
 76. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 77. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 78. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 79. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 80. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 81. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 82. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 83. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 84. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 85. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated
 86. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p
 87. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 88. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram
 89. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp
 90. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp
 91. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 92. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 93. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp
 94. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp
 95. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 96. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 97. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 98. Parameter Settings for User Entity Instance: I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565
 99. Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565
100. Parameter Settings for User Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component
101. Parameter Settings for User Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component
102. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port
103. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1
104. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1
105. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1
106. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit
111. Parameter Settings for Inferred Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1
112. Parameter Settings for Inferred Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult0
113. altpll Parameter Settings by Entity Instance
114. altshift_taps Parameter Settings by Entity Instance
115. dcfifo Parameter Settings by Entity Instance
116. lpm_mult Parameter Settings by Entity Instance
117. Port Connectivity Checks: "cext:cext_inst|SPIslaver:SPIslaver1"
118. Port Connectivity Checks: "cext:cext_inst"
119. Port Connectivity Checks: "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit"
120. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"
121. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"
122. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"
123. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"
124. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"
125. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"
126. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"
127. Port Connectivity Checks: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init"
128. Port Connectivity Checks: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init"
129. Port Connectivity Checks: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init"
130. Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"
131. Port Connectivity Checks: "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller"
132. Post-Synthesis Netlist Statistics for Top Partition
133. Elapsed Time Per Partition
134. Analysis & Synthesis Messages
135. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 01 20:07:39 2018           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; OV5640_SDRAM                                    ;
; Top-level Entity Name              ; OV5640_SDRAM                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,891                                           ;
;     Total combinational functions  ; 1,653                                           ;
;     Dedicated logic registers      ; 887                                             ;
; Total registers                    ; 887                                             ;
; Total pins                         ; 81                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 37,344                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; OV5640_SDRAM       ; OV5640_SDRAM       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+-----------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+-----------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; rtl/cext.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v                                    ;         ;
; rtl/SPIslave.v                                ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/SPIslave.v                                ;         ;
; rtl/Sobel/SQRT.v                              ; yes             ; User Wizard-Generated File   ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v                              ;         ;
; rtl/Sobel/RAM_SHIFT.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v                         ;         ;
; rtl/Sobel/Peri_Camera_Sobel.v                 ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v                 ;         ;
; rtl/Sobel/Generate_Matrix.v                   ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v                   ;         ;
; rtl/sccb/I2C_OV5640_RGB565_Config.v           ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_RGB565_Config.v           ;         ;
; rtl/sccb/I2C_OV5640_Init_RGB565.v             ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v             ;         ;
; rtl/sccb/I2C_Controller.v                     ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v                     ;         ;
; rtl/CMOS_Capture_RGB565.v                     ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/CMOS_Capture_RGB565.v                     ;         ;
; rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;         ;
; rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;         ;
; rtl/Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; rtl/Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; rtl/Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; rtl/Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v   ;         ;
; rtl/Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v             ;         ;
; OV5640_SDRAM.v                                ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v                                ;         ;
; pll.v                                         ; yes             ; User Wizard-Generated File   ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v                                         ;         ;
; rtl/TFT_CTRL_800_480_16bit.v                  ; yes             ; User Verilog HDL File        ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/TFT_CTRL_800_480_16bit.v                  ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf                                                      ;         ;
; aglobal161.inc                                ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                  ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;         ;
; db/pll_altpll.v                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v                               ;         ;
; altshift_taps.tdf                             ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/altshift_taps.tdf                                               ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;         ;
; db/shift_taps_l501.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf                        ;         ;
; db/altsyncram_fpa1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_fpa1.tdf                        ;         ;
; db/cntr_auf.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cntr_auf.tdf                               ;         ;
; db/cmpr_7ic.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_7ic.tdf                               ;         ;
; altsqrt.tdf                                   ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf                                                     ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                     ;         ;
; lpm_add_sub.tdf                               ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                 ;         ;
; addcore.inc                                   ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/addcore.inc                                                     ;         ;
; look_add.inc                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/look_add.inc                                                    ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;         ;
; altshift.inc                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/altshift.inc                                                    ;         ;
; alt_stratix_add_sub.inc                       ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                         ;         ;
; db/add_sub_qqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_qqc.tdf                            ;         ;
; db/add_sub_pqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_pqc.tdf                            ;         ;
; db/add_sub_oqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_oqc.tdf                            ;         ;
; db/add_sub_nqc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_nqc.tdf                            ;         ;
; db/add_sub_fpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_fpc.tdf                            ;         ;
; db/add_sub_epc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_epc.tdf                            ;         ;
; db/add_sub_dpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_dpc.tdf                            ;         ;
; db/add_sub_cpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_cpc.tdf                            ;         ;
; db/add_sub_bpc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_bpc.tdf                            ;         ;
; db/add_sub_apc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_apc.tdf                            ;         ;
; db/add_sub_8pc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_8pc.tdf                            ;         ;
; dffpipe.tdf                                   ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/dffpipe.tdf                                                     ;         ;
; dcfifo.tdf                                    ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf                                                      ;         ;
; a_graycounter.inc                             ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/a_graycounter.inc                                               ;         ;
; a_fefifo.inc                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.inc                                                    ;         ;
; a_gray2bin.inc                                ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                  ;         ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                               ;         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                             ;         ;
; db/dcfifo_peq1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf                            ;         ;
; db/a_gray2bin_6ib.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_gray2bin_6ib.tdf                         ;         ;
; db/a_graycounter_577.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_577.tdf                      ;         ;
; db/a_graycounter_1lc.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_1lc.tdf                      ;         ;
; db/altsyncram_lr81.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf                        ;         ;
; db/dffpipe_oe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_oe9.tdf                            ;         ;
; db/alt_synch_pipe_8pl.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_8pl.tdf                     ;         ;
; db/dffpipe_pe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_pe9.tdf                            ;         ;
; db/alt_synch_pipe_9pl.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_9pl.tdf                     ;         ;
; db/dffpipe_qe9.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_qe9.tdf                            ;         ;
; db/cmpr_n76.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_n76.tdf                               ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;         ;
; multcore.inc                                  ; yes             ; Megafunction                 ; f:/intelfpga/16.1/quartus/libraries/megafunctions/multcore.inc                                                    ;         ;
; db/mult_oct.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/mult_oct.tdf                               ;         ;
+-----------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,891                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1653                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 852                                                                        ;
;     -- 3 input functions                    ; 444                                                                        ;
;     -- <=2 input functions                  ; 357                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 1269                                                                       ;
;     -- arithmetic mode                      ; 384                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 887                                                                        ;
;     -- Dedicated logic registers            ; 887                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 81                                                                         ;
; Total memory bits                           ; 37344                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 4                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 564                                                                        ;
; Total fan-out                               ; 9833                                                                       ;
; Average fan-out                             ; 3.53                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                     ; Entity Name              ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |OV5640_SDRAM                                               ; 1653 (3)            ; 887 (0)                   ; 37344       ; 4            ; 0       ; 2         ; 81   ; 0            ; |OV5640_SDRAM                                                                                                                                                                                                           ; OV5640_SDRAM             ; work         ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|              ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                                                                 ; CMOS_Capture_RGB565      ; work         ;
;    |I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|        ; 565 (44)            ; 76 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565                                                                                                                                                           ; I2C_OV5640_Init_RGB565   ; work         ;
;       |I2C_Controller:u_I2C_Controller|                     ; 131 (131)           ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller                                                                                                                           ; I2C_Controller           ; work         ;
;       |I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config| ; 390 (390)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config                                                                                                       ; I2C_OV5640_RGB565_Config ; work         ;
;    |Peri_Camera_Sobel:Peri_Camera_Sobel_Init|               ; 388 (173)           ; 185 (91)                  ; 12768       ; 4            ; 0       ; 2         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init                                                                                                                                                                  ; Peri_Camera_Sobel        ; work         ;
;       |Generate_Matrix:Generate_Matrix_Init|                ; 88 (73)             ; 94 (84)                   ; 12768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init                                                                                                                             ; Generate_Matrix          ; work         ;
;          |RAM_SHIFT:RAM_SHIFT_Init|                         ; 15 (0)              ; 10 (0)                    ; 12768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init                                                                                                    ; RAM_SHIFT                ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component|         ; 15 (0)              ; 10 (0)                    ; 12768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component                                                              ; altshift_taps            ; work         ;
;                |shift_taps_l501:auto_generated|             ; 15 (0)              ; 10 (0)                    ; 12768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated                               ; shift_taps_l501          ; work         ;
;                   |altsyncram_fpa1:altsyncram2|             ; 0 (0)               ; 0 (0)                     ; 12768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|altsyncram_fpa1:altsyncram2   ; altsyncram_fpa1          ; work         ;
;                   |cntr_auf:cntr1|                          ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|cntr_auf:cntr1                ; cntr_auf                 ; work         ;
;                      |cmpr_7ic:cmpr4|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic                 ; work         ;
;       |SQRT:SQRT_Init|                                      ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init                                                                                                                                                   ; SQRT                     ; work         ;
;          |altsqrt:ALTSQRT_component|                        ; 127 (51)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component                                                                                                                         ; altsqrt                  ; work         ;
;             |lpm_add_sub:subtractors[1]|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_apc:auto_generated|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                   ; add_sub_apc              ; work         ;
;             |lpm_add_sub:subtractors[2]|                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_bpc:auto_generated|                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                   ; add_sub_bpc              ; work         ;
;             |lpm_add_sub:subtractors[3]|                    ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_cpc:auto_generated|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                   ; add_sub_cpc              ; work         ;
;             |lpm_add_sub:subtractors[4]|                    ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_dpc:auto_generated|                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                   ; add_sub_dpc              ; work         ;
;             |lpm_add_sub:subtractors[5]|                    ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_epc:auto_generated|                 ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                   ; add_sub_epc              ; work         ;
;             |lpm_add_sub:subtractors[6]|                    ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_fpc:auto_generated|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                   ; add_sub_fpc              ; work         ;
;             |lpm_add_sub:subtractors[7]|                    ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_nqc:auto_generated|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                   ; add_sub_nqc              ; work         ;
;             |lpm_add_sub:subtractors[8]|                    ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_oqc:auto_generated|                 ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                   ; add_sub_oqc              ; work         ;
;             |lpm_add_sub:subtractors[9]|                    ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                              ; lpm_add_sub              ; work         ;
;                |add_sub_pqc:auto_generated|                 ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                   ; add_sub_pqc              ; work         ;
;       |lpm_mult:Mult0|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult0                                                                                                                                                   ; lpm_mult                 ; work         ;
;          |mult_oct:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                           ; mult_oct                 ; work         ;
;       |lpm_mult:Mult1|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1                                                                                                                                                   ; lpm_mult                 ; work         ;
;          |mult_oct:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                           ; mult_oct                 ; work         ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|                ; 561 (195)           ; 542 (138)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                                                                   ; Sdram_Control_4Port      ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                            ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                                                          ; Sdram_RD_FIFO            ; work         ;
;          |dcfifo:dcfifo_component|                          ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                  ; dcfifo                   ; work         ;
;             |dcfifo_peq1:auto_generated|                    ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                                                       ; dcfifo_peq1              ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                       ; a_gray2bin_6ib           ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|            ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                       ; a_gray2bin_6ib           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                           ; a_graycounter_1lc        ; work         ;
;                |a_graycounter_577:rdptr_g1p|                ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                                                           ; a_graycounter_577        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                 ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                            ; alt_synch_pipe_8pl       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                   ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                      ; dffpipe_pe9              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                 ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                            ; alt_synch_pipe_9pl       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                   ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                      ; dffpipe_qe9              ; work         ;
;                |altsyncram_lr81:fifo_ram|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram                                                              ; altsyncram_lr81          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                                                              ; cmpr_n76                 ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:wrfull_eq_comp                                                               ; cmpr_n76                 ; work         ;
;                |dffpipe_oe9:ws_brp|                         ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp                                                                    ; dffpipe_oe9              ; work         ;
;                |dffpipe_oe9:ws_bwp|                         ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp                                                                    ; dffpipe_oe9              ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                           ; 87 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                                                         ; Sdram_WR_FIFO            ; work         ;
;          |dcfifo:dcfifo_component|                          ; 87 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                 ; dcfifo                   ; work         ;
;             |dcfifo_peq1:auto_generated|                    ; 87 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                                                      ; dcfifo_peq1              ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|            ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                      ; a_gray2bin_6ib           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|            ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                      ; a_gray2bin_6ib           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                          ; a_graycounter_1lc        ; work         ;
;                |a_graycounter_577:rdptr_g1p|                ; 23 (23)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                                                          ; a_graycounter_577        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                 ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                           ; alt_synch_pipe_8pl       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                   ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                     ; dffpipe_pe9              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                 ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                           ; alt_synch_pipe_9pl       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                   ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                     ; dffpipe_qe9              ; work         ;
;                |altsyncram_lr81:fifo_ram|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram                                                             ; altsyncram_lr81          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                                                             ; cmpr_n76                 ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:wrfull_eq_comp                                                              ; cmpr_n76                 ; work         ;
;                |dffpipe_oe9:rs_brp|                         ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp                                                                   ; dffpipe_oe9              ; work         ;
;                |dffpipe_oe9:rs_bwp|                         ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp                                                                   ; dffpipe_oe9              ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                           ; 68 (0)              ; 62 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                                                         ; Sdram_WR_FIFO            ; work         ;
;          |dcfifo:dcfifo_component|                          ; 68 (0)              ; 62 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                 ; dcfifo                   ; work         ;
;             |dcfifo_peq1:auto_generated|                    ; 68 (12)             ; 62 (10)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated                                                                                      ; dcfifo_peq1              ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|            ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                      ; a_gray2bin_6ib           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|            ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                      ; a_gray2bin_6ib           ; work         ;
;                |a_graycounter_577:rdptr_g1p|                ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p                                                          ; a_graycounter_577        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                 ; 10 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                           ; alt_synch_pipe_8pl       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                   ; 10 (10)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                     ; dffpipe_pe9              ; work         ;
;                |altsyncram_lr81:fifo_ram|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram                                                             ; altsyncram_lr81          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp                                                             ; cmpr_n76                 ; work         ;
;                |dffpipe_oe9:rs_brp|                         ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp                                                                   ; dffpipe_oe9              ; work         ;
;                |dffpipe_oe9:rs_bwp|                         ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp                                                                   ; dffpipe_oe9              ; work         ;
;       |command:command1|                                    ; 63 (63)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                                                                  ; command                  ; work         ;
;       |control_interface:control1|                          ; 63 (63)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                                                        ; control_interface        ; work         ;
;    |TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|          ; 68 (68)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit                                                                                                                                                             ; TFT_CTRL_800_480_16bit   ; work         ;
;    |cext:cext_inst|                                         ; 38 (14)             ; 33 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|cext:cext_inst                                                                                                                                                                                            ; cext                     ; work         ;
;       |SPIslaver:SPIslaver1|                                ; 24 (24)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|cext:cext_inst|SPIslaver:SPIslaver1                                                                                                                                                                       ; SPIslaver                ; work         ;
;    |pll:pll|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|pll:pll                                                                                                                                                                                                   ; pll                      ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|pll:pll|altpll:altpll_component                                                                                                                                                                           ; altpll                   ; work         ;
;          |pll_altpll:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640_SDRAM|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                 ; pll_altpll               ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|altsyncram_fpa1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 798          ; 16           ; 798          ; 16           ; 12768 ; None ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM                                                            ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM                                                           ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM                                                           ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                      ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                      ; IP Include File       ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Shift register (RAM-based) ; 16.1    ; N/A          ; N/A          ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init ; rtl/Sobel/RAM_SHIFT.v ;
; Altera ; ALTSQRT                    ; 16.1    ; N/A          ; N/A          ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init                                                ; rtl/Sobel/SQRT.v      ;
; Altera ; ALTPLL                     ; 16.1    ; N/A          ; N/A          ; |OV5640_SDRAM|pll:pll                                                                                                ; pll.v                 ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |OV5640_SDRAM|cext:cext_inst|SPIslaver:SPIslaver1|txd_state ;
+-------------------+------------------+------------------+-------------------+
; Name              ; txd_state.T_IDLE ; txd_state.T_SEND ; txd_state.T_START ;
+-------------------+------------------+------------------+-------------------+
; txd_state.T_IDLE  ; 0                ; 0                ; 0                 ;
; txd_state.T_START ; 1                ; 0                ; 1                 ;
; txd_state.T_SEND  ; 1                ; 1                ; 0                 ;
+-------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state ;
+----------------+----------------+----------------+----------------------------------------+
; Name           ; setup_state.00 ; setup_state.10 ; setup_state.01                         ;
+----------------+----------------+----------------+----------------------------------------+
; setup_state.00 ; 0              ; 0              ; 0                                      ;
; setup_state.01 ; 1              ; 0              ; 1                                      ;
; setup_state.10 ; 1              ; 1              ; 0                                      ;
+----------------+----------------+----------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                                                                       ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0..9]                                                ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; Stuck at VCC due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0..9]                                       ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0..9]                                               ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Stuck at GND due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port clock                                                    ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clock                                                    ;
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[0,7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                  ;
; cext:cext_inst|yuzhi_temp[0,7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                  ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[31,33,34,39]                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[27..30]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                  ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[23..26]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                               ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                               ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[0,1]                                                                                                                           ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[0..22]                                                                                                                         ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[1,2,4..7]                                                                                                                        ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                          ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[1,2]                                                                                                    ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0] ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[35..38]                                                                                                                 ; Merged with I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]                ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[1,2]                                                                                                                               ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[1..7]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[1..7]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0..9]                                                ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock_enable                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]              ; Stuck at GND due to stuck port data_in                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0..8]                             ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Lost fanout                                                                             ;
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Gxy_square[0,1]                                                                                                                         ; Lost fanout                                                                             ;
; cext:cext_inst|SPIslaver:SPIslaver1|txd_state.T_START                                                                                                                            ; Lost fanout                                                                             ;
; cext:cext_inst|SPIslaver:SPIslaver1|txd_state.T_SEND                                                                                                                             ; Lost fanout                                                                             ;
; cext:cext_inst|SPIslaver:SPIslaver1|txd_state.T_IDLE                                                                                                                             ; Lost fanout                                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|mRD                                                                                                                                      ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                          ;
; Total Number of Removed Registers = 261                                                                                                                                          ;                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                               ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9],                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9,                         ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1,                      ;
;                                                                                                                                                                                  ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                     ;
;                                                                                                                                                                                  ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                  ; due to stuck port clock_enable ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0],                                                                                                                                ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0], ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 887   ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 733   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 366   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk                                                                        ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2                                                                       ; 3       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3                                                                       ; 2       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4                                                                       ; 2       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit                                                                     ; 11      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[6]                                                                                                 ; 1       ;
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[4]                                                                                                 ; 1       ;
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[3]                                                                                                 ; 1       ;
; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[1]                                                                                                 ; 1       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; cext:cext_inst|yuzhi_temp[1]                                                                                                                                ; 4       ;
; cext:cext_inst|yuzhi_temp[4]                                                                                                                                ; 4       ;
; cext:cext_inst|yuzhi_temp[5]                                                                                                                                ; 5       ;
; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r1                                                                                                               ; 7       ;
; cext:cext_inst|SPIslaver:SPIslaver1|spi_cs_r0                                                                                                               ; 2       ;
; Total number of inverted registers = 29                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[14]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|cext:cext_inst|SPIslaver:SPIslaver1|rxd_cnt[0]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |OV5640_SDRAM|I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                          ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|matrix_p13[6]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mRD                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]                                                ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; Yes        ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[2]                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |OV5640_SDRAM|Sdram_Control_4Port:Sdram_Control_4Port|ST[9]                                                 ;
; 256:1              ; 3 bits    ; 510 LEs       ; 30 LEs               ; 480 LEs                ; Yes        ; |OV5640_SDRAM|cext:cext_inst|yuzhi_temp[2]                                                                  ;
; 64:1               ; 4 bits    ; 168 LEs       ; 20 LEs               ; 148 LEs                ; Yes        ; |OV5640_SDRAM|Peri_Camera_Sobel:Peri_Camera_Sobel_Init|sobel_threshold[4]                                   ;
; 256:1              ; 3 bits    ; 510 LEs       ; 30 LEs               ; 480 LEs                ; Yes        ; |OV5640_SDRAM|cext:cext_inst|yuzhi_temp[4]                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|altsyncram_fpa1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565 ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; CLK_Freq       ; 100000000 ; Signed Integer                                                  ;
; I2C_Freq       ; 100000    ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 ;
+--------------------+-------+-----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                      ;
+--------------------+-------+-----------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 1010  ; Unsigned Binary                                           ;
+--------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                   ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                                                                                         ;
; TAP_DISTANCE   ; 800             ; Signed Integer                                                                                                                                         ;
; WIDTH          ; 8               ; Signed Integer                                                                                                                                         ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_l501 ; Untyped                                                                                                                                                ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                                        ;
; Q_PORT_WIDTH   ; 11    ; Signed Integer                                                                                        ;
; R_PORT_WIDTH   ; 12    ; Signed Integer                                                                                        ;
; PIPELINE       ; 0     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                               ;
; REF_PER        ; 1024  ; Signed Integer                                                               ;
; SC_CL          ; 3     ; Signed Integer                                                               ;
; SC_RCD         ; 3     ; Signed Integer                                                               ;
; SC_RRD         ; 7     ; Signed Integer                                                               ;
; SC_PM          ; 1     ; Signed Integer                                                               ;
; SC_BL          ; 1     ; Signed Integer                                                               ;
; SDR_BL         ; 111   ; Unsigned Binary                                                              ;
; SDR_BT         ; 0     ; Unsigned Binary                                                              ;
; SDR_CL         ; 011   ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                       ;
; REF_PER        ; 1024  ; Signed Integer                                                                       ;
; SC_CL          ; 3     ; Signed Integer                                                                       ;
; SC_RCD         ; 3     ; Signed Integer                                                                       ;
; SC_RRD         ; 7     ; Signed Integer                                                                       ;
; SC_PM          ; 1     ; Signed Integer                                                                       ;
; SC_BL          ; 1     ; Signed Integer                                                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_peq1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit ;
+----------------+--------------+------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                       ;
+----------------+--------------+------------------------------------------------------------+
; TFT_HS_end     ; 0000000001   ; Unsigned Binary                                            ;
; hdat_begin     ; 0000101110   ; Unsigned Binary                                            ;
; hdat_end       ; 1101001110   ; Unsigned Binary                                            ;
; hpixel_end     ; 010000100000 ; Unsigned Binary                                            ;
; TFT_VS_end     ; 0000000001   ; Unsigned Binary                                            ;
; vdat_begin     ; 0000011000   ; Unsigned Binary                                            ;
; vdat_end       ; 0111111000   ; Unsigned Binary                                            ;
; vline_end      ; 1000001100   ; Unsigned Binary                                            ;
+----------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                  ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                  ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                  ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                  ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                  ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                  ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                            ;
; Entity Instance            ; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                            ;
;     -- TAP_DISTANCE        ; 800                                                                                                                                          ;
;     -- WIDTH               ; 8                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                         ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 2                                                       ;
; Entity Instance                       ; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                                      ;
;     -- LPM_WIDTHB                     ; 10                                                      ;
;     -- LPM_WIDTHP                     ; 20                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
; Entity Instance                       ; Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                      ;
;     -- LPM_WIDTHB                     ; 10                                                      ;
;     -- LPM_WIDTHP                     ; 20                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cext:cext_inst|SPIslaver:SPIslaver1"                                                                                                             ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; txd_data ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txd_en   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txd_flag ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cext:cext_inst"                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ch_select ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; spi_miso  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit" ;
+-----------+--------+----------+-------------------------------------------+
; Port      ; Type   ; Severity ; Details                                   ;
+-----------+--------+----------+-------------------------------------------+
; hcount    ; Output ; Info     ; Explicitly unconnected                    ;
; vcount    ; Output ; Info     ; Explicitly unconnected                    ;
; TFT_BLANK ; Output ; Info     ; Explicitly unconnected                    ;
+-----------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_DATA             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_LENGTH[8..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_LOAD             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[23..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_DATA             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_MAX_ADDR         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LENGTH           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LOAD             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init"                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init"      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init"            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; matrix_p22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565"                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_fps_rate    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller" ;
+-----------+--------+----------+-----------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------+
; i2c_rdata ; Output ; Info     ; Explicitly unconnected                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 887                         ;
;     CLR               ; 358                         ;
;     CLR SCLR          ; 23                          ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 239                         ;
;     ENA CLR SCLR      ; 61                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 21                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 4                           ;
;     plain             ; 99                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1654                        ;
;     arith             ; 384                         ;
;         2 data inputs ; 177                         ;
;         3 data inputs ; 207                         ;
;     normal            ; 1270                        ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 126                         ;
;         3 data inputs ; 237                         ;
;         4 data inputs ; 852                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 24.60                       ;
; Average LUT depth     ; 4.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Fri Jun 01 20:06:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640_SDRAM -c OV5640_SDRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cext.v
    Info (12023): Found entity 1: cext File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/spislave.v
    Info (12023): Found entity 1: SPIslaver File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/SPIslave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/peri_mux.v
    Info (12023): Found entity 1: Peri_MUX File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Peri_MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/sqrt.v
    Info (12023): Found entity 1: SQRT File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/ram_shift.v
    Info (12023): Found entity 1: RAM_SHIFT File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/peri_camera_sobel.v
    Info (12023): Found entity 1: Peri_Camera_Sobel File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sobel/generate_matrix.v
    Info (12023): Found entity 1: Generate_Matrix File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_rgb565_config.v
    Info (12023): Found entity 1: I2C_OV5640_RGB565_Config File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_RGB565_Config.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_ov5640_init_rgb565.v
    Info (12023): Found entity 1: I2C_OV5640_Init_RGB565 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sccb/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos_capture_rgb565.v
    Info (12023): Found entity 1: CMOS_Capture_RGB565 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/CMOS_Capture_RGB565.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov5640_sdram.v
    Info (12023): Found entity 1: OV5640_SDRAM File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tft_ctrl_800_480_16bit.v
    Info (12023): Found entity 1: TFT_CTRL_800_480_16bit File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/TFT_CTRL_800_480_16bit.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Peri_MUX.v(13): created implicit net for "data_req" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Peri_MUX.v Line: 13
Info (12127): Elaborating entity "OV5640_SDRAM" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at OV5640_SDRAM.v(164): object "datain" assigned a value but never read File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at OV5640_SDRAM.v(165): object "reqin" assigned a value but never read File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 165
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 112
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "I2C_OV5640_Init_RGB565" for hierarchy "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 123
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v Line: 184
Info (12128): Elaborating entity "I2C_OV5640_RGB565_Config" for hierarchy "I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v Line: 194
Info (12128): Elaborating entity "CMOS_Capture_RGB565" for hierarchy "CMOS_Capture_RGB565:u_CMOS_Capture_RGB565" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 150
Info (12128): Elaborating entity "Peri_Camera_Sobel" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 162
Info (12128): Elaborating entity "Generate_Matrix" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 88
Info (12128): Elaborating entity "RAM_SHIFT" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v Line: 98
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v Line: 81
Info (12130): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v Line: 81
Info (12133): Instantiated megafunction "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v Line: 81
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_l501.tdf
    Info (12023): Found entity 1: shift_taps_l501 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_l501" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpa1.tdf
    Info (12023): Found entity 1: altsyncram_fpa1 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_fpa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fpa1" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|altsyncram_fpa1:altsyncram2" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cntr_auf.tdf Line: 28
Info (12128): Elaborating entity "cntr_auf" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|cntr_auf:cntr1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_7ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Generate_Matrix:Generate_Matrix_Init|RAM_SHIFT:RAM_SHIFT_Init|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_l501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cntr_auf.tdf Line: 86
Info (12128): Elaborating entity "SQRT" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 186
Info (12128): Elaborating entity "altsqrt" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v Line: 64
Info (12130): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v Line: 64
Info (12133): Instantiated megafunction "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" with the following parameter: File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v Line: 64
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "11"
    Info (12134): Parameter "r_port_width" = "12"
    Info (12134): Parameter "width" = "21"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_qqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_pqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_oqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_nqc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_fpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_epc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_dpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_cpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_bpc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_apc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 100
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 108
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "dffpipe" for hierarchy "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12131): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|SQRT:SQRT_Init|altsqrt:ALTSQRT_component" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 114
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 229
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9) File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 442
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9) File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 460
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 196
Warning (10230): Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16) File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v Line: 104
Warning (10230): Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16) File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v Line: 108
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|command:command1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 222
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v Line: 225
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 231
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2) File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/sdr_data_path.v Line: 24
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 244
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_peq1.tdf
    Info (12023): Found entity 1: dcfifo_peq1 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_peq1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated" File: f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_gray2bin_6ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf
    Info (12023): Found entity 1: altsyncram_lr81 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lr81" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_n76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf Line: 81
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 272
Info (12128): Elaborating entity "TFT_CTRL_800_480_16bit" for hierarchy "TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 243
Info (12128): Elaborating entity "cext" for hierarchy "cext:cext_inst" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 258
Info (12128): Elaborating entity "SPIslaver" for hierarchy "cext:cext_inst|SPIslaver:SPIslaver1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v Line: 73
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 106
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 138
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 170
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 202
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 234
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 266
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 298
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 330
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 362
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 394
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 426
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 458
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 522
Info (13014): Ignored 11 buffer(s)
    Info (13016): Ignored 11 CARRY_SUM buffer(s)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Mult1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 179
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|Mult0" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 179
Info (12130): Elaborated megafunction instantiation "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1" File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 179
Info (12133): Instantiated megafunction "Peri_Camera_Sobel:Peri_Camera_Sobel_Init|lpm_mult:Mult1" with the following parameter: File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v Line: 179
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/mult_oct.tdf Line: 29
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v Line: 52
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 56
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 57
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 68
    Warning (13410): Pin "TFT_BL" is stuck at VCC File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v Line: 77
Info (286030): Timing-Driven Synthesis is running
Info (17049): 94 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/output_files/OV5640_SDRAM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf Line: 38
Info (21057): Implemented 2066 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1916 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Fri Jun 01 20:07:40 2018
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/output_files/OV5640_SDRAM.map.smsg.


