Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: playcontrol.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "playcontrol.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "playcontrol"
Output Format                      : NGC
Target Device                      : xc2vp7-7-ff896

---- Source Options
Top Module Name                    : playcontrol
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Verilog 2001                       : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/system_constants_pkg.vhd" in Library work.
Package <system_constants_pkg> compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/kbc_intf.vhd" in Library work.
Entity <kbc_intf> compiled.
Entity <kbc_intf> (Architecture <arch>) compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/arbiter_mux.vhd" in Library work.
Entity <arbiter_mux> compiled.
Entity <arbiter_mux> (Architecture <arch>) compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/list_ctrl.vhd" in Library work.
Entity <list_ctrl> compiled.
Entity <list_ctrl> (Architecture <arch>) compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/play_fsm.vhd" in Library work.
Entity <play_fsm> compiled.
Entity <play_fsm> (Architecture <arch>) compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/monitor_fsm.vhd" in Library work.
Entity <monitor_fsm> compiled.
Entity <monitor_fsm> (Architecture <arch>) compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/file_info_processor.vhd" in Library work.
Entity <file_info_processor> compiled.
Entity <file_info_processor> (Architecture <arch>) compiled.
Compiling vhdl file "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/playcontrol.vhd" in Library work.
Entity <playcontrol> compiled.
Entity <playcontrol> (Architecture <playcontrol_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <playcontrol> in library <work> (architecture <playcontrol_arch>).

Analyzing hierarchy for entity <kbc_intf> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <arbiter_mux> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <list_ctrl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <play_fsm> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <monitor_fsm> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <file_info_processor> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <playcontrol> in library <work> (Architecture <playcontrol_arch>).
Entity <playcontrol> analyzed. Unit <playcontrol> generated.

Analyzing Entity <kbc_intf> in library <work> (Architecture <arch>).
Entity <kbc_intf> analyzed. Unit <kbc_intf> generated.

Analyzing Entity <arbiter_mux> in library <work> (Architecture <arch>).
Entity <arbiter_mux> analyzed. Unit <arbiter_mux> generated.

Analyzing Entity <list_ctrl> in library <work> (Architecture <arch>).
Entity <list_ctrl> analyzed. Unit <list_ctrl> generated.

Analyzing Entity <play_fsm> in library <work> (Architecture <arch>).
WARNING:Xst:819 - "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/play_fsm.vhd" line 288: The following signals are missing in the process sensitivity list:
   stopping.
INFO:Xst:2679 - Register <hw_din<30>> in unit <play_fsm> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <hw_din<29>> in unit <play_fsm> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <play_fsm> analyzed. Unit <play_fsm> generated.

Analyzing Entity <monitor_fsm> in library <work> (Architecture <arch>).
Entity <monitor_fsm> analyzed. Unit <monitor_fsm> generated.

Analyzing Entity <file_info_processor> in library <work> (Architecture <arch>).
Entity <file_info_processor> analyzed. Unit <file_info_processor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <kbc_intf>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/kbc_intf.vhd".
Unit <kbc_intf> synthesized.


Synthesizing Unit <arbiter_mux>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/arbiter_mux.vhd".
    Found 3-bit register for signal <gnt_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <arbiter_mux> synthesized.


Synthesizing Unit <list_ctrl>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/list_ctrl.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <fio_busi>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <list_ctrl> synthesized.


Synthesizing Unit <play_fsm>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/play_fsm.vhd".
WARNING:Xst:647 - Input <music_finished> is never used.
    Register <sbuf_rst> equivalent to <dbuf_rst> has been removed
    Register <hw_wr> equivalent to <hw_din<31>> has been removed
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <dec_rst>.
    Found 1-bit register for signal <fio_busiv>.
    Found 1-bit register for signal <hw_din<31>>.
    Found 1-bit register for signal <hw_din<28>>.
    Found 1-bit register for signal <play_fetch_en>.
    Found 1-bit register for signal <dbuf_rst>.
    Found 1-bit register for signal <dec_rst_done>.
    Found 1-bit register for signal <dec_status_fall>.
    Found 1-bit register for signal <dec_status_r>.
    Found 1-bit register for signal <fio_req_s>.
    Found 1-bit register for signal <mute_r>.
    Found 1-bit register for signal <mute_state>.
    Found 1-bit register for signal <open_done>.
    Found 1-bit register for signal <stopping>.
    Found 5-bit updown counter for signal <vol_state>.
    Found 1-bit register for signal <voldec_r>.
    Found 1-bit register for signal <volinc_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <play_fsm> synthesized.


Synthesizing Unit <monitor_fsm>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/monitor_fsm.vhd".
WARNING:Xst:647 - Input <sbuf_full> is never used.
WARNING:Xst:647 - Input <file_size_byte<1:0>> is never used.
WARNING:Xst:646 - Signal <fetch_param_dword<8>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <fio_ctrl>.
    Found 1-bit register for signal <fio_busiv>.
    Found 8-bit register for signal <fio_busi>.
    Found 32-bit subtractor for signal <fetch_num_dword$addsub0000> created at line 171.
    Found 32-bit comparator less for signal <fetch_num_dword$cmp_lt0000> created at line 171.
    Found 9-bit subtractor for signal <fetch_param_dword>.
    Found 1-bit register for signal <file_finished_s>.
    Found 32-bit adder for signal <file_finished_s$addsub0000> created at line 159.
    Found 32-bit comparator equal for signal <file_finished_s$cmp_eq0000> created at line 159.
    Found 1-bit register for signal <fio_req_s>.
    Found 1-bit register for signal <param_done>.
    Found 1-bit register for signal <read_done>.
    Found 32-bit comparator equal for signal <read_done$cmp_eq0000> created at line 143.
    Found 9-bit register for signal <this_dword_cnt>.
    Found 9-bit adder for signal <this_dword_cnt$addsub0000> created at line 185.
    Found 32-bit register for signal <total_dword_cnt>.
    Found 32-bit adder for signal <total_dword_cnt$addsub0000> created at line 200.
    Found 32-bit 4-to-1 multiplexer for signal <total_dword_cnt$mux0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  55 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <monitor_fsm> synthesized.


Synthesizing Unit <file_info_processor>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/file_info_processor.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <lcdc_chrm_wdata>.
    Found 32-bit register for signal <file_size_byte>.
    Found 4-bit up counter for signal <fio_data_counter>.
    Found 1-bit register for signal <fio_data_counter3_reg>.
    Found 96-bit register for signal <fname>.
    Found 4-bit up counter for signal <fname_lcd_counter>.
    Found 4-bit register for signal <fname_lcd_counter_reg>.
    Found 1-bit register for signal <fname_wr_done>.
    Found 1-bit register for signal <info_ready_bit>.
    Found 4-bit comparator less for signal <lcdc_chrm_wen$cmp_lt0000> created at line 137.
    Found 2-bit register for signal <lcdc_command>.
    Summary:
	inferred   2 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <file_info_processor> synthesized.


Synthesizing Unit <playcontrol>.
    Related source file is "/afs/regent.e-technik.tu-muenchen.de/home/rse31/rse31/prj/playcontrol/rtl/playcontrol.vhd".
Unit <playcontrol> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 4-bit up counter                                      : 2
 5-bit updown counter                                  : 1
# Registers                                            : 45
 1-bit register                                        : 25
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 14
 9-bit register                                        : 1
# Comparators                                          : 4
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <monitor_fsm_inst/state> on signal <state[1:2]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 param  | 01
 read   | 10
 finish | 11
--------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <play_fsm_inst/state> on signal <state[1:3]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 open_st   | 001
 dec_reset | 010
 play_st   | 011
 pause_st  | 100
 stop_st   | 101
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <list_ctrl_inst/state> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 wrdy  | 01
 winfo | 10
-------------------
Loading device for application Rf_Device from file '2vp7.nph' in environment /afs/regent/home/xilinx/ise-9.1i-sp3.
WARNING:Xst:2404 -  FFs/Latches <fio_busi<7:1>> (without init value) have a constant value of 0 in block <list_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <fname_8<7:6>> (without init value) have a constant value of 0 in block <file_info_processor>.
WARNING:Xst:1710 - FF/Latch  <lcdc_command_0> (without init value) has a constant value of 0 in block <file_info_processor>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fname_8_0> (without init value) has a constant value of 0 in block <file_info_processor>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fname_8_4> (without init value) has a constant value of 0 in block <file_info_processor>.
INFO:Xst:2261 - The FF/Latch <fname_8_1> in Unit <file_info_processor> is equivalent to the following 3 FFs/Latches, which will be removed : <fname_8_2> <fname_8_3> <fname_8_5> 
WARNING:Xst:2677 - Node <file_size_byte_0> of sequential type is unconnected in block <file_info_processor_inst>.
WARNING:Xst:2677 - Node <file_size_byte_1> of sequential type is unconnected in block <file_info_processor_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 4-bit up counter                                      : 2
 5-bit updown counter                                  : 1
# Registers                                            : 211
 Flip-Flops                                            : 211
# Comparators                                          : 4
 32-bit comparator equal                               : 2
 32-bit comparator less                                : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <playcontrol> ...

Optimizing unit <arbiter_mux> ...

Optimizing unit <play_fsm> ...

Optimizing unit <monitor_fsm> ...

Optimizing unit <file_info_processor> ...
WARNING:Xst:2677 - Node <file_info_processor_inst/file_size_byte_1> of sequential type is unconnected in block <playcontrol>.
WARNING:Xst:2677 - Node <file_info_processor_inst/file_size_byte_0> of sequential type is unconnected in block <playcontrol>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block playcontrol, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 222
 Flip-Flops                                            : 222

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : playcontrol.ngr
Top Level Output File Name         : playcontrol
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 193

Cell Usage :
# BELS                             : 667
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 24
#      LUT2                        : 90
#      LUT3                        : 123
#      LUT4                        : 136
#      LUT4_D                      : 6
#      MUXCY                       : 132
#      MUXF5                       : 47
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 222
#      FDC                         : 38
#      FDCE                        : 178
#      FDP                         : 3
#      FDPE                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp7ff896-7 

 Number of Slices:                     255  out of   4928     5%  
 Number of Slice Flip Flops:           222  out of   9856     2%  
 Number of 4 input LUTs:               384  out of   9856     3%  
 Number of IOs:                        193
 Number of bonded IOBs:                  0  out of    396     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                   | Load  |
-----------------------------------+-----------------------------------------+-------+
clk                                | NONE(file_info_processor_inst/fname_6_5)| 222   |
-----------------------------------+-----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | NONE                   | 222   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 9.213ns (Maximum Frequency: 108.537MHz)
   Minimum input arrival time before clock: 4.408ns
   Maximum output required time after clock: 2.818ns
   Maximum combinational path delay: 1.337ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.213ns (frequency: 108.537MHz)
  Total number of paths / destination ports: 910253 / 278
-------------------------------------------------------------------------
Delay:               9.213ns (Levels of Logic = 62)
  Source:            file_info_processor_inst/file_size_byte_2 (FF)
  Destination:       monitor_fsm_inst/total_dword_cnt_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: file_info_processor_inst/file_size_byte_2 to monitor_fsm_inst/total_dword_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.370   0.514  file_info_processor_inst/file_size_byte_2 (file_info_processor_inst/file_size_byte_2)
     LUT2:I0->O            1   0.275   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_lut<0> (monitor_fsm_inst/N7)
     MUXCY:S->O            1   0.334   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<0> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<1> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<2> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<3> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<4> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<5> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<6> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<7> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<8> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<9> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<10> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<11> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<12> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<13> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<14> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<15> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<16> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<17> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<18> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<19> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<20> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<21> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<22> (monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_cy<22>)
     XORCY:CI->O           3   0.708   0.435  monitor_fsm_inst/Msub_fetch_num_dword_addsub0000_xor<23> (monitor_fsm_inst/fetch_num_dword_addsub0000<23>)
     LUT4:I3->O            1   0.275   0.000  monitor_fsm_inst/Mcompar_fetch_num_dword_cmp_lt0000_lut<6> (monitor_fsm_inst/N101)
     MUXCY:S->O           10   0.713   0.609  monitor_fsm_inst/Mcompar_fetch_num_dword_cmp_lt0000_cy<6> (monitor_fsm_inst/Mcompar_fetch_num_dword_cmp_lt0000_cy<6>)
     LUT3:I1->O           13   0.275   0.540  monitor_fsm_inst/Mcompar_fetch_num_dword_cmp_lt0000_cy<8>1_1 (monitor_fsm_inst/Mcompar_fetch_num_dword_cmp_lt0000_cy<8>1)
     LUT3:I2->O            1   0.275   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_lut<0> (monitor_fsm_inst/N48)
     MUXCY:S->O            1   0.334   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<0> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<1> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<2> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<3> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<4> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<5> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<6> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<7> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<8> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<9> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<10> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<11> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<12> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<13> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<14> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<15> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<16> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<17> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<18> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<19> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<20> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<21> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<22> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<23> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<24> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<25> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<26> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<27> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<28> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<29> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.036   0.000  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<30> (monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_cy<30>)
     XORCY:CI->O           1   0.708   0.468  monitor_fsm_inst/Madd_total_dword_cnt_addsub0000_xor<31> (monitor_fsm_inst/total_dword_cnt_addsub0000<31>)
     LUT2:I0->O            1   0.275   0.000  monitor_fsm_inst/Mmux_total_dword_cnt_mux000011 (monitor_fsm_inst/total_dword_cnt_mux0000<0>)
     FDCE:D                    0.208          monitor_fsm_inst/total_dword_cnt_31
    ----------------------------------------
    Total                      9.213ns (6.648ns logic, 2.565ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 661 / 295
-------------------------------------------------------------------------
Offset:              4.408ns (Levels of Logic = 6)
  Source:            key_data<7> (PAD)
  Destination:       arbiter_mux_inst/gnt_reg_2 (FF)
  Destination Clock: clk rising

  Data Path: key_data<7> to arbiter_mux_inst/gnt_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.275   0.000  kbc_intf_inst/listnext11 (N420)
     MUXF5:I1->O           5   0.303   0.428  kbc_intf_inst/listnext1_f5 (N1)
     MUXF5:S->O            2   0.539   0.416  list_ctrl_inst/state_FFd2-In1_f5 (N0)
     LUT4:I3->O            2   0.275   0.396  list_ctrl_inst/fio_req1 (listcrtl_req)
     LUT4:I2->O            1   0.275   0.429  arbiter_mux_inst/gnt_le_SW0 (N110)
     LUT3:I1->O            3   0.275   0.397  arbiter_mux_inst/gnt_le (arbiter_mux_inst/gnt_le)
     FDCE:CE                   0.263          arbiter_mux_inst/gnt_reg_0
    ----------------------------------------
    Total                      4.408ns (2.341ns logic, 2.066ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 280 / 42
-------------------------------------------------------------------------
Offset:              2.818ns (Levels of Logic = 4)
  Source:            file_info_processor_inst/fname_lcd_counter_0 (FF)
  Destination:       chrm_wdata<7> (PAD)
  Source Clock:      clk rising

  Data Path: file_info_processor_inst/fname_lcd_counter_0 to chrm_wdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            55   0.370   0.840  file_info_processor_inst/fname_lcd_counter_0 (chrm_addr<0>)
     LUT3:I0->O            1   0.275   0.000  file_info_processor_inst/Mmux_lcdc_chrm_wdata_7 (file_info_processor_inst/N11)
     MUXF5:I1->O           1   0.303   0.000  file_info_processor_inst/Mmux_lcdc_chrm_wdata_6_f5 (file_info_processor_inst/Mmux_lcdc_chrm_wdata_6_f5)
     MUXF6:I1->O           1   0.288   0.468  file_info_processor_inst/Mmux_lcdc_chrm_wdata_5_f6 (file_info_processor_inst/Mmux_lcdc_chrm_wdata_5_f6)
     LUT4:I0->O            0   0.275   0.000  file_info_processor_inst/fname_lcd_counter<3> (chrm_wdata<0>)
    ----------------------------------------
    Total                      2.818ns (1.511ns logic, 1.307ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Delay:               1.337ns (Levels of Logic = 3)
  Source:            busy (PAD)
  Destination:       busiv (PAD)

  Data Path: busy to busiv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I2->O            5   0.275   0.466  list_ctrl_inst/state_FFd1-In11 (file_info_start)
     LUT4:I3->O            1   0.275   0.000  arbiter_mux_inst/bus_out<8>1 (N44)
     MUXF5:I1->O           0   0.303   0.000  arbiter_mux_inst/bus_out<8>_f5 (busiv)
    ----------------------------------------
    Total                      1.337ns (0.871ns logic, 0.466ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
CPU : 18.39 / 18.51 s | Elapsed : 20.00 / 20.00 s
 
--> 


Total memory usage is 174160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    4 (   0 filtered)

