[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenerateBlock2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 160
LIB: work
FILE: ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
n<> u<159> t<Top_level_rule> c<1> l<2:1> el<22:1>
  n<> u<1> t<Null_rule> p<159> s<158> l<2:1> el<2:1>
  n<> u<158> t<Source_text> p<159> c<17> l<2:1> el<21:10>
    n<> u<17> t<Description> p<158> c<16> s<157> l<2:1> el<3:10>
      n<> u<16> t<Module_declaration> p<17> c<14> l<2:1> el<3:10>
        n<> u<14> t<Module_ansi_header> p<16> c<2> s<15> l<2:1> el<2:36>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<2:1> el<2:7>
          n<sub> u<3> t<STRING_CONST> p<14> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<2:12> el<2:12>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<2:12> el<2:35>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<2:13> el<2:34>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<2:13> el<2:23>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<2:13> el<2:19>
                n<> u<9> t<Net_port_type> p<10> c<8> l<2:20> el<2:23>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<2:20> el<2:23>
                    n<> u<7> t<Data_type> p<8> c<6> l<2:20> el<2:23>
                      n<> u<6> t<IntVec_TypeReg> p<7> l<2:20> el<2:23>
              n<int_status> u<11> t<STRING_CONST> p<12> l<2:24> el<2:34>
        n<> u<15> t<ENDMODULE> p<16> l<3:1> el<3:10>
    n<> u<157> t<Description> p<158> c<156> l<5:1> el<21:10>
      n<> u<156> t<Module_declaration> p<157> c<22> l<5:1> el<21:10>
        n<> u<22> t<Module_nonansi_header> p<156> c<18> s<39> l<5:1> el<5:15>
          n<module> u<18> t<Module_keyword> p<22> s<19> l<5:1> el<5:7>
          n<dut> u<19> t<STRING_CONST> p<22> s<20> l<5:8> el<5:11>
          n<> u<20> t<Package_import_declaration_list> p<22> s<21> l<5:12> el<5:12>
          n<> u<21> t<Port_list> p<22> l<5:12> el<5:14>
        n<> u<39> t<Module_item> p<156> c<38> s<63> l<6:3> el<6:22>
          n<> u<38> t<Non_port_module_item> p<39> c<37> l<6:3> el<6:22>
            n<> u<37> t<Module_or_generate_item> p<38> c<36> l<6:3> el<6:22>
              n<> u<36> t<Module_common_item> p<37> c<35> l<6:3> el<6:22>
                n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<6:3> el<6:22>
                  n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<6:3> el<6:22>
                    n<> u<33> t<Parameter_declaration> p<34> c<23> l<6:3> el<6:21>
                      n<> u<23> t<Data_type_or_implicit> p<33> s<32> l<6:13> el<6:13>
                      n<> u<32> t<Param_assignment_list> p<33> c<31> l<6:13> el<6:21>
                        n<> u<31> t<Param_assignment> p<32> c<24> l<6:13> el<6:21>
                          n<p> u<24> t<STRING_CONST> p<31> s<30> l<6:13> el<6:14>
                          n<> u<30> t<Constant_param_expression> p<31> c<29> l<6:17> el<6:21>
                            n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<6:17> el<6:21>
                              n<> u<28> t<Constant_expression> p<29> c<27> l<6:17> el<6:21>
                                n<> u<27> t<Constant_primary> p<28> c<26> l<6:17> el<6:21>
                                  n<> u<26> t<Primary_literal> p<27> c<25> l<6:17> el<6:21>
                                    n<> u<25> t<Number_1Tickb1> p<26> l<6:17> el<6:21>
        n<> u<63> t<Module_item> p<156> c<62> s<154> l<7:3> el<10:14>
          n<> u<62> t<Non_port_module_item> p<63> c<61> l<7:3> el<10:14>
            n<> u<61> t<Generate_region> p<62> c<59> l<7:3> el<10:14>
              n<> u<59> t<Generate_item> p<61> c<58> s<60> l<8:5> el<9:8>
                n<> u<58> t<Module_or_generate_item> p<59> c<57> l<8:5> el<9:8>
                  n<> u<57> t<Module_common_item> p<58> c<56> l<8:5> el<9:8>
                    n<> u<56> t<Conditional_generate_construct> p<57> c<55> l<8:5> el<9:8>
                      n<> u<55> t<If_generate_construct> p<56> c<54> l<8:5> el<9:8>
                        n<> u<54> t<IF> p<55> s<49> l<8:5> el<8:7>
                        n<> u<49> t<Constant_expression> p<55> c<43> s<53> l<8:9> el<8:18>
                          n<> u<43> t<Constant_expression> p<49> c<42> s<48> l<8:9> el<8:10>
                            n<> u<42> t<Constant_primary> p<43> c<41> l<8:9> el<8:10>
                              n<> u<41> t<Primary_literal> p<42> c<40> l<8:9> el<8:10>
                                n<p> u<40> t<STRING_CONST> p<41> l<8:9> el<8:10>
                          n<> u<48> t<BinOp_Equiv> p<49> s<47> l<8:11> el<8:13>
                          n<> u<47> t<Constant_expression> p<49> c<46> l<8:14> el<8:18>
                            n<> u<46> t<Constant_primary> p<47> c<45> l<8:14> el<8:18>
                              n<> u<45> t<Primary_literal> p<46> c<44> l<8:14> el<8:18>
                                n<> u<44> t<Number_1Tickb1> p<45> l<8:14> el<8:18>
                        n<> u<53> t<Generate_item> p<55> c<52> l<8:20> el<9:8>
                          n<> u<52> t<Generate_begin_end_block> p<53> c<50> l<8:20> el<9:8>
                            n<blk> u<50> t<STRING_CONST> p<52> s<51> l<8:28> el<8:31>
                            n<> u<51> t<END> p<52> l<9:5> el<9:8>
              n<> u<60> t<ENDGENERATE> p<61> l<10:3> el<10:14>
        n<> u<154> t<Module_item> p<156> c<153> s<155> l<11:3> el<20:14>
          n<> u<153> t<Non_port_module_item> p<154> c<152> l<11:3> el<20:14>
            n<> u<152> t<Generate_region> p<153> c<70> l<11:3> el<20:14>
              n<> u<70> t<Generate_item> p<152> c<69> s<91> l<12:5> el<12:23>
                n<> u<69> t<Module_or_generate_item> p<70> c<68> l<12:5> el<12:23>
                  n<> u<68> t<Module_common_item> p<69> c<67> l<12:5> el<12:23>
                    n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<12:5> el<12:23>
                      n<> u<66> t<Genvar_declaration> p<67> c<65> l<12:5> el<12:23>
                        n<> u<65> t<Identifier_list> p<66> c<64> l<12:14> el<12:22>
                          n<loop_int> u<64> t<STRING_CONST> p<65> l<12:14> el<12:22>
              n<> u<91> t<Generate_item> p<152> c<90> s<150> l<13:5> el<13:29>
                n<> u<90> t<Module_or_generate_item> p<91> c<89> l<13:5> el<13:29>
                  n<> u<89> t<Module_common_item> p<90> c<88> l<13:5> el<13:29>
                    n<> u<88> t<Module_or_generate_item_declaration> p<89> c<87> l<13:5> el<13:29>
                      n<> u<87> t<Package_or_generate_item_declaration> p<88> c<86> l<13:5> el<13:29>
                        n<> u<86> t<Net_declaration> p<87> c<71> l<13:5> el<13:29>
                          n<> u<71> t<NetType_Wire> p<86> s<82> l<13:5> el<13:9>
                          n<> u<82> t<Data_type_or_implicit> p<86> c<81> s<85> l<13:11> el<13:16>
                            n<> u<81> t<Packed_dimension> p<82> c<80> l<13:11> el<13:16>
                              n<> u<80> t<Constant_range> p<81> c<75> l<13:12> el<13:15>
                                n<> u<75> t<Constant_expression> p<80> c<74> s<79> l<13:12> el<13:13>
                                  n<> u<74> t<Constant_primary> p<75> c<73> l<13:12> el<13:13>
                                    n<> u<73> t<Primary_literal> p<74> c<72> l<13:12> el<13:13>
                                      n<2> u<72> t<INT_CONST> p<73> l<13:12> el<13:13>
                                n<> u<79> t<Constant_expression> p<80> c<78> l<13:14> el<13:15>
                                  n<> u<78> t<Constant_primary> p<79> c<77> l<13:14> el<13:15>
                                    n<> u<77> t<Primary_literal> p<78> c<76> l<13:14> el<13:15>
                                      n<0> u<76> t<INT_CONST> p<77> l<13:14> el<13:15>
                          n<> u<85> t<Net_decl_assignment_list> p<86> c<84> l<13:18> el<13:28>
                            n<> u<84> t<Net_decl_assignment> p<85> c<83> l<13:18> el<13:28>
                              n<int_status> u<83> t<STRING_CONST> p<84> l<13:18> el<13:28>
              n<> u<150> t<Generate_item> p<152> c<149> s<151> l<14:5> el<19:8>
                n<> u<149> t<Module_or_generate_item> p<150> c<148> l<14:5> el<19:8>
                  n<> u<148> t<Module_common_item> p<149> c<147> l<14:5> el<19:8>
                    n<> u<147> t<Loop_generate_construct> p<148> c<97> l<14:5> el<19:8>
                      n<> u<97> t<Genvar_initialization> p<147> c<92> s<107> l<14:10> el<14:22>
                        n<loop_int> u<92> t<STRING_CONST> p<97> s<96> l<14:10> el<14:18>
                        n<> u<96> t<Constant_expression> p<97> c<95> l<14:21> el<14:22>
                          n<> u<95> t<Constant_primary> p<96> c<94> l<14:21> el<14:22>
                            n<> u<94> t<Primary_literal> p<95> c<93> l<14:21> el<14:22>
                              n<0> u<93> t<INT_CONST> p<94> l<14:21> el<14:22>
                      n<> u<107> t<Constant_expression> p<147> c<101> s<120> l<14:24> el<14:36>
                        n<> u<101> t<Constant_expression> p<107> c<100> s<106> l<14:24> el<14:32>
                          n<> u<100> t<Constant_primary> p<101> c<99> l<14:24> el<14:32>
                            n<> u<99> t<Primary_literal> p<100> c<98> l<14:24> el<14:32>
                              n<loop_int> u<98> t<STRING_CONST> p<99> l<14:24> el<14:32>
                        n<> u<106> t<BinOp_Less> p<107> s<105> l<14:33> el<14:34>
                        n<> u<105> t<Constant_expression> p<107> c<104> l<14:35> el<14:36>
                          n<> u<104> t<Constant_primary> p<105> c<103> l<14:35> el<14:36>
                            n<> u<103> t<Primary_literal> p<104> c<102> l<14:35> el<14:36>
                              n<2> u<102> t<INT_CONST> p<103> l<14:35> el<14:36>
                      n<> u<120> t<Genvar_iteration> p<147> c<108> s<146> l<14:38> el<14:61>
                        n<loop_int> u<108> t<STRING_CONST> p<120> s<109> l<14:38> el<14:46>
                        n<> u<109> t<AssignOp_Assign> p<120> s<119> l<14:47> el<14:48>
                        n<> u<119> t<Constant_expression> p<120> c<113> l<14:49> el<14:61>
                          n<> u<113> t<Constant_expression> p<119> c<112> s<118> l<14:49> el<14:57>
                            n<> u<112> t<Constant_primary> p<113> c<111> l<14:49> el<14:57>
                              n<> u<111> t<Primary_literal> p<112> c<110> l<14:49> el<14:57>
                                n<loop_int> u<110> t<STRING_CONST> p<111> l<14:49> el<14:57>
                          n<> u<118> t<BinOp_Plus> p<119> s<117> l<14:58> el<14:59>
                          n<> u<117> t<Constant_expression> p<119> c<116> l<14:60> el<14:61>
                            n<> u<116> t<Constant_primary> p<117> c<115> l<14:60> el<14:61>
                              n<> u<115> t<Primary_literal> p<116> c<114> l<14:60> el<14:61>
                                n<1> u<114> t<INT_CONST> p<115> l<14:60> el<14:61>
                      n<> u<146> t<Generate_item> p<147> c<145> l<15:5> el<19:8>
                        n<> u<145> t<Generate_begin_end_block> p<146> c<121> l<15:5> el<19:8>
                          n<gen_blk> u<121> t<STRING_CONST> p<145> s<143> l<15:13> el<15:20>
                          n<> u<143> t<Generate_item> p<145> c<142> s<144> l<16:9> el<18:11>
                            n<> u<142> t<Module_or_generate_item> p<143> c<141> l<16:9> el<18:11>
                              n<> u<141> t<Module_instantiation> p<142> c<122> l<16:9> el<18:11>
                                n<sub> u<122> t<STRING_CONST> p<141> s<140> l<16:9> el<16:12>
                                n<> u<140> t<Hierarchical_instance> p<141> c<124> l<16:13> el<18:10>
                                  n<> u<124> t<Name_of_instance> p<140> c<123> s<139> l<16:13> el<16:18>
                                    n<sub_i> u<123> t<STRING_CONST> p<124> l<16:13> el<16:18>
                                  n<> u<139> t<Port_connection_list> p<140> c<138> l<17:11> el<17:44>
                                    n<> u<138> t<Named_port_connection> p<139> c<125> l<17:11> el<17:44>
                                      n<int_status> u<125> t<STRING_CONST> p<138> s<136> l<17:12> el<17:22>
                                      n<> u<136> t<OPEN_PARENS> p<138> s<135> l<17:22> el<17:23>
                                      n<> u<135> t<Expression> p<138> c<134> s<137> l<17:23> el<17:43>
                                        n<> u<134> t<Primary> p<135> c<133> l<17:23> el<17:43>
                                          n<> u<133> t<Complex_func_call> p<134> c<126> l<17:23> el<17:43>
                                            n<int_status> u<126> t<STRING_CONST> p<133> s<132> l<17:23> el<17:33>
                                            n<> u<132> t<Select> p<133> c<131> l<17:33> el<17:43>
                                              n<> u<131> t<Bit_select> p<132> c<130> l<17:33> el<17:43>
                                                n<> u<130> t<Expression> p<131> c<129> l<17:34> el<17:42>
                                                  n<> u<129> t<Primary> p<130> c<128> l<17:34> el<17:42>
                                                    n<> u<128> t<Primary_literal> p<129> c<127> l<17:34> el<17:42>
                                                      n<loop_int> u<127> t<STRING_CONST> p<128> l<17:34> el<17:42>
                                      n<> u<137> t<CLOSE_PARENS> p<138> l<17:43> el<17:44>
                          n<> u<144> t<END> p<145> l<19:5> el<19:8>
              n<> u<151> t<ENDGENERATE> p<152> l<20:3> el<20:14>
        n<> u<155> t<ENDMODULE> p<156> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:2:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:2:1: Compile module "work@sub".
[ERR:UH0703] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:12:14: Internal Error(20) : adding wrong object type (GenVar) in a stmt group!.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  3
Constant                                               2
Design                                                 1
GenIf                                                  1
GenRegion                                              2
GenVar                                                 1
Identifier                                             3
LogicNet                                               1
LogicTypespec                                          2
Module                                                 2
Operation                                              1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
RefObj                                                 1
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateBlock2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.p), line:6:13, endln:6:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |BIN:1
    |vpiName:p
    |vpiFullName:work@dut.p
  |vpiParamAssign:
  \_ParamAssign: , line:6:13, endln:6:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:6:17, endln:6:21
      |vpiParent:
      \_ParamAssign: , line:6:13, endln:6:21
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.p), line:6:13, endln:6:21
  |vpiInternalScope:
  \_GenRegion: (work@dut), line:7:3, endln:10:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiFullName:work@dut
    |vpiInternalScope:
    \_Begin: (work@dut), line:8:5, endln:9:8
      |vpiParent:
      \_GenRegion: (work@dut), line:7:3, endln:10:14
      |vpiFullName:work@dut
      |vpiInternalScope:
      \_Begin: (work@dut.blk), line:8:20, endln:9:8
        |vpiParent:
        \_Begin: (work@dut), line:8:5, endln:9:8
        |vpiName:
        \_Identifier: (blk)
          |vpiParent:
          \_Begin: (work@dut.blk), line:8:20, endln:9:8
          |vpiName:blk
        |vpiFullName:work@dut.blk
      |vpiStmt:
      \_GenIf: , line:8:5, endln:9:8
        |vpiParent:
        \_Begin: (work@dut), line:8:5, endln:9:8
        |vpiCondition:
        \_Operation: , line:8:9, endln:8:18
          |vpiParent:
          \_GenIf: , line:8:5, endln:9:8
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@dut.p), line:8:9, endln:8:10
            |vpiParent:
            \_Operation: , line:8:9, endln:8:18
            |vpiName:p
            |vpiFullName:work@dut.p
            |vpiActual:
            \_Parameter: (work@dut.p), line:6:13, endln:6:21
          |vpiOperand:
          \_Constant: , line:8:14, endln:8:18
            |vpiParent:
            \_Operation: , line:8:9, endln:8:18
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
        |vpiStmt:
        \_Begin: (work@dut.blk), line:8:20, endln:9:8
    |vpiStmt:
    \_Begin: (work@dut), line:8:5, endln:9:8
  |vpiInternalScope:
  \_GenRegion: (work@dut), line:11:3, endln:20:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiFullName:work@dut
    |vpiInternalScope:
    \_Begin: (work@dut), line:12:5, endln:12:23
      |vpiParent:
      \_GenRegion: (work@dut), line:11:3, endln:20:14
      |vpiFullName:work@dut
      |vpiGenVar:
      \_GenVar: (work@dut.loop_int), line:12:14, endln:12:22
        |vpiParent:
        \_Begin: (work@dut), line:12:5, endln:12:23
        |vpiName:loop_int
        |vpiFullName:work@dut.loop_int
    |vpiStmt:
    \_Begin: (work@dut), line:12:5, endln:12:23
  |vpiDefName:work@dut
|vpiAllModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sub)
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
    |vpiName:work@sub
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@sub.int_status), line:2:24, endln:2:34
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@sub.int_status), line:2:20, endln:2:23
      |vpiParent:
      \_LogicNet: (work@sub.int_status), line:2:24, endln:2:34
      |vpiFullName:work@sub.int_status
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:int_status
    |vpiFullName:work@sub.int_status
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@sub
  |vpiNet:
  \_LogicNet: (work@sub.int_status), line:2:24, endln:2:34
  |vpiPort:
  \_Port: (int_status), line:2:24, endln:2:34
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
    |vpiName:int_status
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@sub.int_status), line:2:20, endln:2:23
      |vpiParent:
      \_Port: (int_status), line:2:24, endln:2:34
      |vpiFullName:work@sub.int_status
      |vpiActual:
      \_LogicTypespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 0
