

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_VITIS_LOOP_2850_1'
================================================================
* Date:           Wed Sep  4 13:42:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2850_1  |      320|      320|         2|          1|          1|   320|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../source/haar.cpp:2834]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inData, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln2851_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_ln2851"   --->   Operation 7 'read' 'add_ln2851_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln2834 = store i9 0, i9 %j" [../source/haar.cpp:2834]   --->   Operation 8 'store' 'store_ln2834' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_3 = load i9 %j" [../source/haar.cpp:2850]   --->   Operation 10 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.11ns)   --->   "%icmp_ln2850 = icmp_eq  i9 %j_3, i9 320" [../source/haar.cpp:2850]   --->   Operation 11 'icmp' 'icmp_ln2850' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.11ns)   --->   "%add_ln2850 = add i9 %j_3, i9 1" [../source/haar.cpp:2850]   --->   Operation 12 'add' 'add_ln2850' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln2850 = br i1 %icmp_ln2850, void %for.inc.split, void %for.end.exitStub" [../source/haar.cpp:2850]   --->   Operation 13 'br' 'br_ln2850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln2850 = zext i9 %j_3" [../source/haar.cpp:2850]   --->   Operation 14 'zext' 'zext_ln2850' <Predicate = (!icmp_ln2850)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inData_addr = getelementptr i8 %inData, i64 0, i64 %zext_ln2850" [../source/haar.cpp:2851]   --->   Operation 15 'getelementptr' 'inData_addr' <Predicate = (!icmp_ln2850)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%inData_load = load i9 %inData_addr" [../source/haar.cpp:2851]   --->   Operation 16 'load' 'inData_load' <Predicate = (!icmp_ln2850)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln2834 = store i9 %add_ln2850, i9 %j" [../source/haar.cpp:2834]   --->   Operation 17 'store' 'store_ln2834' <Predicate = (!icmp_ln2850)> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln2850)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln2851 = zext i9 %j_3" [../source/haar.cpp:2851]   --->   Operation 18 'zext' 'zext_ln2851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.18ns)   --->   "%add_ln2851_1 = add i17 %add_ln2851_read, i17 %zext_ln2851" [../source/haar.cpp:2851]   --->   Operation 19 'add' 'add_ln2851_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln2851_1 = zext i17 %add_ln2851_1" [../source/haar.cpp:2851]   --->   Operation 20 'zext' 'zext_ln2851_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr i8 %Data, i64 0, i64 %zext_ln2851_1" [../source/haar.cpp:2851]   --->   Operation 21 'getelementptr' 'Data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln2834 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:2834]   --->   Operation 22 'specpipeline' 'specpipeline_ln2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln2834 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320" [../source/haar.cpp:2834]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln2850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/haar.cpp:2850]   --->   Operation 24 'specloopname' 'specloopname_ln2850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%inData_load = load i9 %inData_addr" [../source/haar.cpp:2851]   --->   Operation 25 'load' 'inData_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln2851 = store i8 %inData_load, i17 %Data_addr" [../source/haar.cpp:2851]   --->   Operation 26 'store' 'store_ln2851' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln2850 = br void %for.inc" [../source/haar.cpp:2850]   --->   Operation 27 'br' 'br_ln2850' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln2851]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
add_ln2851_read          (read             ) [ 011]
store_ln2834             (store            ) [ 000]
br_ln0                   (br               ) [ 000]
j_3                      (load             ) [ 011]
icmp_ln2850              (icmp             ) [ 010]
add_ln2850               (add              ) [ 000]
br_ln2850                (br               ) [ 000]
zext_ln2850              (zext             ) [ 000]
inData_addr              (getelementptr    ) [ 011]
store_ln2834             (store            ) [ 000]
zext_ln2851              (zext             ) [ 000]
add_ln2851_1             (add              ) [ 000]
zext_ln2851_1            (zext             ) [ 000]
Data_addr                (getelementptr    ) [ 000]
specpipeline_ln2834      (specpipeline     ) [ 000]
speclooptripcount_ln2834 (speclooptripcount) [ 000]
specloopname_ln2850      (specloopname     ) [ 000]
inData_load              (load             ) [ 000]
store_ln2851             (store            ) [ 000]
br_ln2850                (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln2851">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln2851"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="add_ln2851_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="17" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln2851_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="inData_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="9" slack="0"/>
<pin id="52" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inData_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="9" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inData_load/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="Data_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="17" slack="0"/>
<pin id="65" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln2851_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="17" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2851/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln2834_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="9" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2834/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_3_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln2850_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="9" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2850/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln2850_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2850/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln2850_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2850/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln2834_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2834/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln2851_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="1"/>
<pin id="107" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2851/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln2851_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="1"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2851_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln2851_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="17" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2851_1/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="j_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="125" class="1005" name="add_ln2851_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="1"/>
<pin id="127" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2851_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_3_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="1"/>
<pin id="132" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="inData_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="1"/>
<pin id="140" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="inData_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="55" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="80" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="104"><net_src comp="89" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="108" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="121"><net_src comp="38" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="128"><net_src comp="42" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="133"><net_src comp="80" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="141"><net_src comp="48" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Data | {2 }
 - Input state : 
	Port: detectFaces_Pipeline_VITIS_LOOP_2850_1 : add_ln2851 | {1 }
	Port: detectFaces_Pipeline_VITIS_LOOP_2850_1 : inData | {1 2 }
  - Chain level:
	State 1
		store_ln2834 : 1
		j_3 : 1
		icmp_ln2850 : 2
		add_ln2850 : 2
		br_ln2850 : 3
		zext_ln2850 : 2
		inData_addr : 3
		inData_load : 4
		store_ln2834 : 3
	State 2
		add_ln2851_1 : 1
		zext_ln2851_1 : 2
		Data_addr : 3
		store_ln2851 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln2850_fu_89      |    0    |    16   |
|          |     add_ln2851_1_fu_108    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln2850_fu_83     |    0    |    16   |
|----------|----------------------------|---------|---------|
|   read   | add_ln2851_read_read_fu_42 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln2850_fu_95     |    0    |    0    |
|   zext   |     zext_ln2851_fu_105     |    0    |    0    |
|          |    zext_ln2851_1_fu_113    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    56   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|add_ln2851_read_reg_125|   17   |
|  inData_addr_reg_138  |    9   |
|      j_3_reg_130      |    9   |
|       j_reg_118       |    9   |
+-----------------------+--------+
|         Total         |   44   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   44   |   65   |
+-----------+--------+--------+--------+
