$date
	Wed Nov 14 18:32:13 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testing $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # w $end
$scope module ej3 $end
$var wire 1 $ D1 $end
$var wire 1 % D2 $end
$var wire 1 ! OUT $end
$var wire 1 " clk $end
$var wire 1 & conn4 $end
$var wire 1 # w $end
$var wire 1 ' conn3 $end
$var wire 1 ( conn2 $end
$var wire 1 ) conn1 $end
$var wire 1 * Q2 $end
$var wire 1 + Q1 $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 $ data $end
$var wire 1 , reset $end
$var reg 1 + q $end
$upscope $end
$scope module ff2 $end
$var wire 1 " clk $end
$var wire 1 % data $end
$var wire 1 - reset $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
1(
1'
x&
0%
x$
x#
x"
0!
$end
#1000
1$
1&
1#
#2000
0"
#3000
0$
0&
1%
1)
0'
1!
1+
1"
#4000
0%
0)
1'
0#
#5000
0"
#6000
0!
0+
1"
#8000
0"
#9000
1"
#10000
1$
1&
1#
#11000
0"
#12000
0$
0&
1%
1)
0'
1!
1+
1"
#14000
0"
#15000
1'
0(
0!
0+
1*
1"
#18000
