#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5597fbb691c0 .scope module, "adder4" "adder4" 2 36;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "inA";
    .port_info 1 /INPUT 4 "inB";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 1 "is_overflowed";
L_0x5597fbb69cd0 .functor NOT 1, L_0x5597fbbb61d0, C4<0>, C4<0>, C4<0>;
L_0x5597fbb86020 .functor NOT 1, L_0x5597fbbb6340, C4<0>, C4<0>, C4<0>;
L_0x5597fbb931e0 .functor AND 1, L_0x5597fbb69cd0, L_0x5597fbb86020, C4<1>, C4<1>;
L_0x5597fbb93400 .functor AND 1, L_0x5597fbb931e0, L_0x5597fbbb6520, C4<1>, C4<1>;
L_0x5597fbbb6890 .functor AND 1, L_0x5597fbbb6710, L_0x5597fbbb67b0, C4<1>, C4<1>;
L_0x5597fbbb6a40 .functor NOT 1, L_0x5597fbbb69a0, C4<0>, C4<0>, C4<0>;
L_0x5597fbbb6b40 .functor AND 1, L_0x5597fbbb6890, L_0x5597fbbb6a40, C4<1>, C4<1>;
L_0x5597fbbb6c50 .functor OR 1, L_0x5597fbb93400, L_0x5597fbbb6b40, C4<0>, C4<0>;
v0x5597fbb86180_0 .net *"_ivl_10", 0 0, L_0x5597fbb931e0;  1 drivers
v0x5597fbb8f0c0_0 .net *"_ivl_13", 0 0, L_0x5597fbbb6520;  1 drivers
v0x5597fbb8c2a0_0 .net *"_ivl_14", 0 0, L_0x5597fbb93400;  1 drivers
v0x5597fbb89450_0 .net *"_ivl_17", 0 0, L_0x5597fbbb6710;  1 drivers
v0x5597fbb8ede0_0 .net *"_ivl_19", 0 0, L_0x5597fbbb67b0;  1 drivers
v0x5597fbb8bfc0_0 .net *"_ivl_20", 0 0, L_0x5597fbbb6890;  1 drivers
v0x5597fbb890f0_0 .net *"_ivl_23", 0 0, L_0x5597fbbb69a0;  1 drivers
v0x5597fbbae490_0 .net *"_ivl_24", 0 0, L_0x5597fbbb6a40;  1 drivers
v0x5597fbbae570_0 .net *"_ivl_26", 0 0, L_0x5597fbbb6b40;  1 drivers
v0x5597fbbae6e0_0 .net *"_ivl_3", 0 0, L_0x5597fbbb61d0;  1 drivers
v0x5597fbbae7c0_0 .net *"_ivl_4", 0 0, L_0x5597fbb69cd0;  1 drivers
v0x5597fbbae8a0_0 .net *"_ivl_7", 0 0, L_0x5597fbbb6340;  1 drivers
v0x5597fbbae980_0 .net *"_ivl_8", 0 0, L_0x5597fbb86020;  1 drivers
o0x7f9e05ea0288 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5597fbbaea60_0 .net "inA", 3 0, o0x7f9e05ea0288;  0 drivers
o0x7f9e05ea02b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5597fbbaeb40_0 .net "inB", 3 0, o0x7f9e05ea02b8;  0 drivers
v0x5597fbbaec20_0 .net "is_overflowed", 0 0, L_0x5597fbbb6c50;  1 drivers
v0x5597fbbaece0_0 .net "sum", 3 0, L_0x5597fbbb60a0;  1 drivers
L_0x5597fbbb60a0 .arith/sum 4, o0x7f9e05ea0288, o0x7f9e05ea02b8;
L_0x5597fbbb61d0 .part o0x7f9e05ea0288, 3, 1;
L_0x5597fbbb6340 .part o0x7f9e05ea02b8, 3, 1;
L_0x5597fbbb6520 .part L_0x5597fbbb60a0, 3, 1;
L_0x5597fbbb6710 .part o0x7f9e05ea0288, 3, 1;
L_0x5597fbbb67b0 .part o0x7f9e05ea02b8, 3, 1;
L_0x5597fbbb69a0 .part L_0x5597fbbb60a0, 3, 1;
S_0x5597fbb8b5f0 .scope module, "task2_sim" "task2_sim" 3 1;
 .timescale -9 -12;
P_0x5597fbb92070 .param/l "CYCLE" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x5597fbb920b0 .param/l "HALF_CYCLE" 0 3 4, +C4<00000000000000000000000000000101>;
v0x5597fbbb59a0_0 .var "clk", 0 0;
v0x5597fbbb5ad0_0 .net "cout", 3 0, L_0x5597fbbc9880;  1 drivers
v0x5597fbbb5bc0_0 .net "is_overflowed", 0 0, L_0x5597fbbc9a60;  1 drivers
v0x5597fbbb5cc0_0 .var "num1", 3 0;
v0x5597fbbb5d90_0 .var "num2", 3 0;
v0x5597fbbb5e30_0 .net "out1", 3 0, L_0x5597fbbb6e70;  1 drivers
v0x5597fbbb5f00_0 .net "out2", 3 0, L_0x5597fbbb6ff0;  1 drivers
v0x5597fbbb5fd0_0 .net "sum", 3 0, L_0x5597fbbc9770;  1 drivers
S_0x5597fbb8e410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 19, 3 19 0, S_0x5597fbb8b5f0;
 .timescale -9 -12;
v0x5597fbbaee60_0 .var/i "i", 31 0;
S_0x5597fbb91230 .scope module, "adder" "adder4ripple" 3 13, 2 16 0, S_0x5597fbb8b5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "inA";
    .port_info 1 /INPUT 4 "inB";
    .port_info 2 /OUTPUT 4 "sum";
    .port_info 3 /OUTPUT 4 "cout";
    .port_info 4 /OUTPUT 1 "is_overflowed";
v0x5597fbbb3190_0 .net "cout", 3 0, L_0x5597fbbc9880;  alias, 1 drivers
v0x5597fbbb3290_0 .net "inA", 3 0, v0x5597fbbb5cc0_0;  1 drivers
v0x5597fbbb3370_0 .net "inB", 3 0, v0x5597fbbb5d90_0;  1 drivers
v0x5597fbbb3430_0 .net "is_overflowed", 0 0, L_0x5597fbbc9a60;  alias, 1 drivers
v0x5597fbbb34f0_0 .net "sum", 3 0, L_0x5597fbbc9770;  alias, 1 drivers
L_0x5597fbbb76b0 .part v0x5597fbbb5cc0_0, 0, 1;
L_0x5597fbbb77e0 .part v0x5597fbbb5d90_0, 0, 1;
L_0x5597fbbc8020 .part v0x5597fbbb5cc0_0, 1, 1;
L_0x5597fbbc8150 .part v0x5597fbbb5d90_0, 1, 1;
L_0x5597fbbc82b0 .part L_0x5597fbbc9880, 0, 1;
L_0x5597fbbc8940 .part v0x5597fbbb5cc0_0, 2, 1;
L_0x5597fbbc8b40 .part v0x5597fbbb5d90_0, 2, 1;
L_0x5597fbbc8d00 .part L_0x5597fbbc9880, 1, 1;
L_0x5597fbbc92f0 .part v0x5597fbbb5cc0_0, 3, 1;
L_0x5597fbbc9420 .part v0x5597fbbb5d90_0, 3, 1;
L_0x5597fbbc95b0 .part L_0x5597fbbc9880, 2, 1;
L_0x5597fbbc9770 .concat8 [ 1 1 1 1], L_0x5597fbbb7120, L_0x5597fbbc7ac0, L_0x5597fbbc8450, L_0x5597fbbc8ef0;
L_0x5597fbbc9880 .concat8 [ 1 1 1 1], L_0x5597fbbb75a0, L_0x5597fbbc7f10, L_0x5597fbbc8830, L_0x5597fbbc91e0;
L_0x5597fbbc9a60 .part L_0x5597fbbc9880, 3, 1;
S_0x5597fbb6b190 .scope generate, "genblk1[0]" "genblk1[0]" 2 24, 2 24 0, S_0x5597fbb91230;
 .timescale -9 -12;
P_0x5597fbbaf040 .param/l "i" 0 2 24, +C4<00>;
S_0x5597fbbaf120 .scope generate, "genblk2" "genblk2" 2 25, 2 25 0, S_0x5597fbb6b190;
 .timescale -9 -12;
L_0x7f9e05e57018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5597fbbafe40_0 .net/2s *"_ivl_2", 31 0, L_0x7f9e05e57018;  1 drivers
L_0x5597fbbc7920 .part L_0x7f9e05e57018, 0, 1;
S_0x5597fbbaf300 .scope module, "hoge" "adder" 2 26, 2 3 0, S_0x5597fbbaf120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /INPUT 1 "inC";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5597fbbb70b0 .functor XOR 1, L_0x5597fbbb76b0, L_0x5597fbbb77e0, C4<0>, C4<0>;
L_0x5597fbbb7120 .functor XOR 1, L_0x5597fbbb70b0, L_0x5597fbbc7920, C4<0>, C4<0>;
L_0x5597fbbb71e0 .functor AND 1, L_0x5597fbbb76b0, L_0x5597fbbb77e0, C4<1>, C4<1>;
L_0x5597fbbb72f0 .functor AND 1, L_0x5597fbbb76b0, L_0x5597fbbc7920, C4<1>, C4<1>;
L_0x5597fbbb73e0 .functor OR 1, L_0x5597fbbb71e0, L_0x5597fbbb72f0, C4<0>, C4<0>;
L_0x5597fbbb74f0 .functor AND 1, L_0x5597fbbb77e0, L_0x5597fbbc7920, C4<1>, C4<1>;
L_0x5597fbbb75a0 .functor OR 1, L_0x5597fbbb73e0, L_0x5597fbbb74f0, C4<0>, C4<0>;
v0x5597fbbaf500_0 .net *"_ivl_0", 0 0, L_0x5597fbbb70b0;  1 drivers
v0x5597fbbaf600_0 .net *"_ivl_10", 0 0, L_0x5597fbbb74f0;  1 drivers
v0x5597fbbaf6e0_0 .net *"_ivl_4", 0 0, L_0x5597fbbb71e0;  1 drivers
v0x5597fbbaf7d0_0 .net *"_ivl_6", 0 0, L_0x5597fbbb72f0;  1 drivers
v0x5597fbbaf8b0_0 .net *"_ivl_8", 0 0, L_0x5597fbbb73e0;  1 drivers
v0x5597fbbaf9e0_0 .net "cout", 0 0, L_0x5597fbbb75a0;  1 drivers
v0x5597fbbafaa0_0 .net "inA", 0 0, L_0x5597fbbb76b0;  1 drivers
v0x5597fbbafb60_0 .net "inB", 0 0, L_0x5597fbbb77e0;  1 drivers
v0x5597fbbafc20_0 .net "inC", 0 0, L_0x5597fbbc7920;  1 drivers
v0x5597fbbafce0_0 .net "sum", 0 0, L_0x5597fbbb7120;  1 drivers
S_0x5597fbbaff40 .scope generate, "genblk1[1]" "genblk1[1]" 2 24, 2 24 0, S_0x5597fbb91230;
 .timescale -9 -12;
P_0x5597fbbb0110 .param/l "i" 0 2 24, +C4<01>;
S_0x5597fbbb01d0 .scope generate, "genblk3" "genblk3" 2 25, 2 25 0, S_0x5597fbbaff40;
 .timescale -9 -12;
S_0x5597fbbb03b0 .scope module, "hoge" "adder" 2 28, 2 3 0, S_0x5597fbbb01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /INPUT 1 "inC";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5597fbbc7a50 .functor XOR 1, L_0x5597fbbc8020, L_0x5597fbbc8150, C4<0>, C4<0>;
L_0x5597fbbc7ac0 .functor XOR 1, L_0x5597fbbc7a50, L_0x5597fbbc82b0, C4<0>, C4<0>;
L_0x5597fbbc7b80 .functor AND 1, L_0x5597fbbc8020, L_0x5597fbbc8150, C4<1>, C4<1>;
L_0x5597fbbc7c90 .functor AND 1, L_0x5597fbbc8020, L_0x5597fbbc82b0, C4<1>, C4<1>;
L_0x5597fbbc7d50 .functor OR 1, L_0x5597fbbc7b80, L_0x5597fbbc7c90, C4<0>, C4<0>;
L_0x5597fbbc7e60 .functor AND 1, L_0x5597fbbc8150, L_0x5597fbbc82b0, C4<1>, C4<1>;
L_0x5597fbbc7f10 .functor OR 1, L_0x5597fbbc7d50, L_0x5597fbbc7e60, C4<0>, C4<0>;
v0x5597fbbb0630_0 .net *"_ivl_0", 0 0, L_0x5597fbbc7a50;  1 drivers
v0x5597fbbb0730_0 .net *"_ivl_10", 0 0, L_0x5597fbbc7e60;  1 drivers
v0x5597fbbb0810_0 .net *"_ivl_4", 0 0, L_0x5597fbbc7b80;  1 drivers
v0x5597fbbb0900_0 .net *"_ivl_6", 0 0, L_0x5597fbbc7c90;  1 drivers
v0x5597fbbb09e0_0 .net *"_ivl_8", 0 0, L_0x5597fbbc7d50;  1 drivers
v0x5597fbbb0b10_0 .net "cout", 0 0, L_0x5597fbbc7f10;  1 drivers
v0x5597fbbb0bd0_0 .net "inA", 0 0, L_0x5597fbbc8020;  1 drivers
v0x5597fbbb0c90_0 .net "inB", 0 0, L_0x5597fbbc8150;  1 drivers
v0x5597fbbb0d50_0 .net "inC", 0 0, L_0x5597fbbc82b0;  1 drivers
v0x5597fbbb0ea0_0 .net "sum", 0 0, L_0x5597fbbc7ac0;  1 drivers
S_0x5597fbbb1000 .scope generate, "genblk1[2]" "genblk1[2]" 2 24, 2 24 0, S_0x5597fbb91230;
 .timescale -9 -12;
P_0x5597fbbb11b0 .param/l "i" 0 2 24, +C4<010>;
S_0x5597fbbb1270 .scope generate, "genblk3" "genblk3" 2 25, 2 25 0, S_0x5597fbbb1000;
 .timescale -9 -12;
S_0x5597fbbb1450 .scope module, "hoge" "adder" 2 28, 2 3 0, S_0x5597fbbb1270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /INPUT 1 "inC";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5597fbbc83e0 .functor XOR 1, L_0x5597fbbc8940, L_0x5597fbbc8b40, C4<0>, C4<0>;
L_0x5597fbbc8450 .functor XOR 1, L_0x5597fbbc83e0, L_0x5597fbbc8d00, C4<0>, C4<0>;
L_0x5597fbbc84c0 .functor AND 1, L_0x5597fbbc8940, L_0x5597fbbc8b40, C4<1>, C4<1>;
L_0x5597fbbc8580 .functor AND 1, L_0x5597fbbc8940, L_0x5597fbbc8d00, C4<1>, C4<1>;
L_0x5597fbbc8670 .functor OR 1, L_0x5597fbbc84c0, L_0x5597fbbc8580, C4<0>, C4<0>;
L_0x5597fbbc8780 .functor AND 1, L_0x5597fbbc8b40, L_0x5597fbbc8d00, C4<1>, C4<1>;
L_0x5597fbbc8830 .functor OR 1, L_0x5597fbbc8670, L_0x5597fbbc8780, C4<0>, C4<0>;
v0x5597fbbb1700_0 .net *"_ivl_0", 0 0, L_0x5597fbbc83e0;  1 drivers
v0x5597fbbb1800_0 .net *"_ivl_10", 0 0, L_0x5597fbbc8780;  1 drivers
v0x5597fbbb18e0_0 .net *"_ivl_4", 0 0, L_0x5597fbbc84c0;  1 drivers
v0x5597fbbb19d0_0 .net *"_ivl_6", 0 0, L_0x5597fbbc8580;  1 drivers
v0x5597fbbb1ab0_0 .net *"_ivl_8", 0 0, L_0x5597fbbc8670;  1 drivers
v0x5597fbbb1be0_0 .net "cout", 0 0, L_0x5597fbbc8830;  1 drivers
v0x5597fbbb1ca0_0 .net "inA", 0 0, L_0x5597fbbc8940;  1 drivers
v0x5597fbbb1d60_0 .net "inB", 0 0, L_0x5597fbbc8b40;  1 drivers
v0x5597fbbb1e20_0 .net "inC", 0 0, L_0x5597fbbc8d00;  1 drivers
v0x5597fbbb1f70_0 .net "sum", 0 0, L_0x5597fbbc8450;  1 drivers
S_0x5597fbbb20d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 24, 2 24 0, S_0x5597fbb91230;
 .timescale -9 -12;
P_0x5597fbbb2280 .param/l "i" 0 2 24, +C4<011>;
S_0x5597fbbb2360 .scope generate, "genblk3" "genblk3" 2 25, 2 25 0, S_0x5597fbbb20d0;
 .timescale -9 -12;
S_0x5597fbbb2540 .scope module, "hoge" "adder" 2 28, 2 3 0, S_0x5597fbbb2360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /INPUT 1 "inC";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5597fbbc8e80 .functor XOR 1, L_0x5597fbbc92f0, L_0x5597fbbc9420, C4<0>, C4<0>;
L_0x5597fbbc8ef0 .functor XOR 1, L_0x5597fbbc8e80, L_0x5597fbbc95b0, C4<0>, C4<0>;
L_0x5597fbbc8f60 .functor AND 1, L_0x5597fbbc92f0, L_0x5597fbbc9420, C4<1>, C4<1>;
L_0x5597fbbc8fd0 .functor AND 1, L_0x5597fbbc92f0, L_0x5597fbbc95b0, C4<1>, C4<1>;
L_0x5597fbbc9070 .functor OR 1, L_0x5597fbbc8f60, L_0x5597fbbc8fd0, C4<0>, C4<0>;
L_0x5597fbbc9130 .functor AND 1, L_0x5597fbbc9420, L_0x5597fbbc95b0, C4<1>, C4<1>;
L_0x5597fbbc91e0 .functor OR 1, L_0x5597fbbc9070, L_0x5597fbbc9130, C4<0>, C4<0>;
v0x5597fbbb27c0_0 .net *"_ivl_0", 0 0, L_0x5597fbbc8e80;  1 drivers
v0x5597fbbb28c0_0 .net *"_ivl_10", 0 0, L_0x5597fbbc9130;  1 drivers
v0x5597fbbb29a0_0 .net *"_ivl_4", 0 0, L_0x5597fbbc8f60;  1 drivers
v0x5597fbbb2a90_0 .net *"_ivl_6", 0 0, L_0x5597fbbc8fd0;  1 drivers
v0x5597fbbb2b70_0 .net *"_ivl_8", 0 0, L_0x5597fbbc9070;  1 drivers
v0x5597fbbb2ca0_0 .net "cout", 0 0, L_0x5597fbbc91e0;  1 drivers
v0x5597fbbb2d60_0 .net "inA", 0 0, L_0x5597fbbc92f0;  1 drivers
v0x5597fbbb2e20_0 .net "inB", 0 0, L_0x5597fbbc9420;  1 drivers
v0x5597fbbb2ee0_0 .net "inC", 0 0, L_0x5597fbbc95b0;  1 drivers
v0x5597fbbb3030_0 .net "sum", 0 0, L_0x5597fbbc8ef0;  1 drivers
S_0x5597fbbb3670 .scope module, "ref" "mem_ref" 3 12, 4 1 0, S_0x5597fbb8b5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "out";
L_0x5597fbbb6ff0 .functor BUFZ 4, v0x5597fbbb3dd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5597fbbb4220_0 .var "addr", 7 0;
v0x5597fbbb4300_0 .net "clk", 0 0, v0x5597fbbb59a0_0;  1 drivers
v0x5597fbbb43d0_0 .var/i "index", 31 0;
v0x5597fbbb44a0_0 .net "out", 3 0, L_0x5597fbbb6ff0;  alias, 1 drivers
v0x5597fbbb4560_0 .net "r_data", 3 0, v0x5597fbbb3dd0_0;  1 drivers
o0x7f9e05ea1248 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5597fbbb4670_0 .net "w_data", 3 0, o0x7f9e05ea1248;  0 drivers
v0x5597fbbb4740_0 .var "we", 0 0;
S_0x5597fbbb3850 .scope module, "bram_mod" "bram_ref" 4 10, 5 8 0, S_0x5597fbbb3670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 4 "w_data";
    .port_info 4 /OUTPUT 4 "r_data";
v0x5597fbbb3b40_0 .net "addr", 7 0, v0x5597fbbb4220_0;  1 drivers
v0x5597fbbb3c40_0 .net "clk", 0 0, v0x5597fbbb59a0_0;  alias, 1 drivers
v0x5597fbbb3d00 .array "mem", 255 0, 3 0;
v0x5597fbbb3dd0_0 .var "mem_out", 3 0;
v0x5597fbbb3eb0_0 .net "r_data", 3 0, v0x5597fbbb3dd0_0;  alias, 1 drivers
v0x5597fbbb3fe0_0 .net "w_data", 3 0, o0x7f9e05ea1248;  alias, 0 drivers
v0x5597fbbb40c0_0 .net "we", 0 0, v0x5597fbbb4740_0;  1 drivers
E_0x5597fbb7e010 .event posedge, v0x5597fbbb3c40_0;
S_0x5597fbbb4830 .scope module, "task1" "task1_mod" 3 11, 6 1 0, S_0x5597fbb8b5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "out";
L_0x5597fbbb6e70 .functor BUFZ 4, v0x5597fbbb4f70_0, C4<0000>, C4<0000>, C4<0000>;
v0x5597fbbb53a0_0 .var "addr", 7 0;
v0x5597fbbb5480_0 .net "clk", 0 0, v0x5597fbbb59a0_0;  alias, 1 drivers
v0x5597fbbb5520_0 .var/i "index", 31 0;
v0x5597fbbb55f0_0 .net "out", 3 0, L_0x5597fbbb6e70;  alias, 1 drivers
v0x5597fbbb56d0_0 .net "r_data", 3 0, v0x5597fbbb4f70_0;  1 drivers
o0x7f9e05ea14e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5597fbbb57e0_0 .net "w_data", 3 0, o0x7f9e05ea14e8;  0 drivers
v0x5597fbbb58b0_0 .var "we", 0 0;
S_0x5597fbbb4a10 .scope module, "bram_mod" "bram_example" 6 10, 7 8 0, S_0x5597fbbb4830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 4 "w_data";
    .port_info 4 /OUTPUT 4 "r_data";
v0x5597fbbb4cc0_0 .net "addr", 7 0, v0x5597fbbb53a0_0;  1 drivers
v0x5597fbbb4dc0_0 .net "clk", 0 0, v0x5597fbbb59a0_0;  alias, 1 drivers
v0x5597fbbb4ed0 .array "mem", 255 0, 3 0;
v0x5597fbbb4f70_0 .var "mem_out", 3 0;
v0x5597fbbb5030_0 .net "r_data", 3 0, v0x5597fbbb4f70_0;  alias, 1 drivers
v0x5597fbbb5160_0 .net "w_data", 3 0, o0x7f9e05ea14e8;  alias, 0 drivers
v0x5597fbbb5240_0 .net "we", 0 0, v0x5597fbbb58b0_0;  1 drivers
    .scope S_0x5597fbbb4a10;
T_0 ;
    %vpi_call 7 20 "$readmemh", "mem.hex", v0x5597fbbb4ed0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5597fbbb4a10;
T_1 ;
    %wait E_0x5597fbb7e010;
    %load/vec4 v0x5597fbbb5240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5597fbbb5160_0;
    %load/vec4 v0x5597fbbb4cc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5597fbbb4ed0, 0, 4;
T_1.0 ;
    %load/vec4 v0x5597fbbb4cc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5597fbbb4ed0, 4;
    %assign/vec4 v0x5597fbbb4f70_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5597fbbb4830;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5597fbbb53a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5597fbbb5520_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5597fbbb4830;
T_3 ;
    %wait E_0x5597fbb7e010;
    %load/vec4 v0x5597fbbb5520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5597fbbb5520_0, 0, 32;
    %load/vec4 v0x5597fbbb5520_0;
    %pad/s 8;
    %assign/vec4 v0x5597fbbb53a0_0, 0;
    %load/vec4 v0x5597fbbb5520_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5597fbbb5520_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5597fbbb3850;
T_4 ;
    %vpi_call 5 19 "$readmemh", "ref.hex", v0x5597fbbb3d00 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5597fbbb3850;
T_5 ;
    %wait E_0x5597fbb7e010;
    %load/vec4 v0x5597fbbb40c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5597fbbb3fe0_0;
    %load/vec4 v0x5597fbbb3b40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5597fbbb3d00, 0, 4;
T_5.0 ;
    %load/vec4 v0x5597fbbb3b40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5597fbbb3d00, 4;
    %assign/vec4 v0x5597fbbb3dd0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5597fbbb3670;
T_6 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5597fbbb43d0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x5597fbbb3670;
T_7 ;
    %wait E_0x5597fbb7e010;
    %load/vec4 v0x5597fbbb43d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5597fbbb43d0_0, 0, 32;
    %load/vec4 v0x5597fbbb43d0_0;
    %pad/s 8;
    %assign/vec4 v0x5597fbbb4220_0, 0;
    %load/vec4 v0x5597fbbb43d0_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5597fbbb43d0_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5597fbb8b5f0;
T_8 ;
    %vpi_call 3 16 "$dumpfile", "task2_sim.vcd" {0 0 0};
    %vpi_call 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5597fbbb4830 {0 0 0};
    %fork t_1, S_0x5597fbb8e410;
    %jmp t_0;
    .scope S_0x5597fbb8e410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5597fbbaee60_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5597fbbaee60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5597fbbb59a0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5597fbbb5d90_0;
    %assign/vec4 v0x5597fbbb5cc0_0, 0;
    %load/vec4 v0x5597fbbb5e30_0;
    %assign/vec4 v0x5597fbbb5d90_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5597fbbb59a0_0, 0, 1;
    %load/vec4 v0x5597fbbaee60_0;
    %subi 1, 0, 32;
    %load/vec4 v0x5597fbbb5bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 539520886, 0, 32; draw_string_vec4
    %pushi/vec4 1701996140, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1870095716, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 41, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %load/vec4 v0x5597fbbb5fd0_0;
    %load/vec4 v0x5597fbbb5f00_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 20299, 0, 16; draw_string_vec4
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 20039, 0, 16; draw_string_vec4
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %vpi_call 3 26 "$display", "mem[%d] + mem[%d]: %h (%b) + %h (%b) = %h (%b)%s <> %h (%b) (%s)", S<2,vec4,s32>, v0x5597fbbaee60_0, v0x5597fbbb5cc0_0, v0x5597fbbb5cc0_0, v0x5597fbbb5d90_0, v0x5597fbbb5d90_0, v0x5597fbbb5fd0_0, v0x5597fbbb5fd0_0, S<1,vec4,u104>, v0x5597fbbb5f00_0, v0x5597fbbb5f00_0, S<0,vec4,u16> {3 0 0};
    %delay 10000, 0;
    %load/vec4 v0x5597fbbaee60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5597fbbaee60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x5597fbb8b5f0;
t_0 %join;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "adder.v";
    "task2_sim.v";
    "mem_ref.v";
    "bram_ref.v";
    "task1_mod.v";
    "bram_example.v";
