[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1203       tick       3100854       1441255       1391270       3100854 
      2   1203       tick       4381853       2144499       2127230       4381853 
      3   1203       tick       4390754       2148248       2127365       4390754 
      4   1203       tick       4383112       2144350       2129168       4383112 
      5   1203       tick       4378585       2143457       2128217       4378585 
      6   1203       tick       4373082       2140907       2122467       4373082 
      7   1203       tick       4383602       2144975       2128566       4383602 
      8   1203       tick       4386611       2147025       2126928       4386611 
      9   1203       tick       4392928       2150084       2130482       4392928 
     10   1203       tick       4380375       2143672       2127125       4380375 
     11   1203       tick       4380542       2144163       2127379       4380542 
     12   1203       tick       4379741       2143573       2124671       4379741 
     13   1203       tick       4376526       2141371       2123545       4376526 
     14   1203       tick       4387970       2147683       2129203       4387970 
     15   1203       tick       4390126       2149063       2130350       4390126 
     16   1203       tick       4375201       2140601       2116817       4375201 
     17   1203       tick       4378911       2142534       2126851       4378911 
     18   1203       tick       4383404       2144826       2125980       4383404 
     19   1203       tick       4379631       2143612       2123203       4379631 
     20   1203       tick       4382879       2145669       2129215       4382879 
     21   1203       exit       3550802       1738533       1723679       3550802 
