# do BR_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/retardos_nucleo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:55 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/retardos_nucleo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_nucleo_pkg
# End time: 18:21:55 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/cte_tipos_nucleo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:55 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/tipos_ctes_pkg/cte_tipos_nucleo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_nucleo_pkg
# End time: 18:21:55 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/CODIGO/BR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:55 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/CODIGO/BR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package retardos_nucleo_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# End time: 18:21:55 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/QUARTUS/../PRUEBAS/procedimientos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:55 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/QUARTUS/../PRUEBAS/procedimientos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package cte_tipos_nucleo_pkg
# -- Compiling package procedimientos_pkg
# -- Compiling package body procedimientos_pkg
# -- Loading package procedimientos_pkg
# End time: 18:21:55 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/QUARTUS/../PRUEBAS/prueba_BR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:21:55 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/QUARTUS/../PRUEBAS/prueba_BR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_nucleo_pkg
# -- Loading package std_logic_textio
# -- Loading package procedimientos_pkg
# -- Loading package ENV
# ** Warning: /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/QUARTUS/../PRUEBAS/prueba_BR.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity prueba_BR
# -- Compiling architecture prueba of prueba_BR
# End time: 18:21:55 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_BR
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=""+acc"" prueba_BR 
# Start time: 18:21:55 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cte_tipos_nucleo_pkg
# Loading ieee.std_logic_textio(body)
# Loading work.procedimientos_pkg(body)
# Loading std.env(body)
# Loading work.prueba_br(prueba)
# Loading work.retardos_nucleo_pkg
# Loading work.br(compor)
# 
# do /home/jafeth/uni/ac2/AC2/labs/LAB3/NUCLEO_camino/COMPONENTES/BR/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_br/reloj
# add wave -noupdate /prueba_br/PE
# add wave -noupdate -radix unsigned /prueba_br/IDE
# add wave -noupdate -radix unsigned /prueba_br/banco_reg/idedeco 
# add wave -noupdate -radix hexadecimal /prueba_br/DE
# add wave -noupdate -radix unsigned /prueba_br/IDL1
# add wave -noupdate -radix hexadecimal /prueba_br/LE1
# add wave -noupdate -radix unsigned /prueba_br/IDL2
# add wave -noupdate -radix hexadecimal /prueba_br/LE2
# add wave -noupdate -radix hexadecimal -childformat {{/prueba_br/banco_reg/mem(0) -radix hexadecimal} {/prueba_br/banco_reg/mem(1) -radix hexadecimal} {/prueba_br/banco_reg/mem(2) -radix hexadecimal} {/prueba_br/banco_reg/mem(3) -radix hexadecimal} {/prueba_br/banco_reg/mem(4) -radix hexadecimal} {/prueba_br/banco_reg/mem(5) -radix hexadecimal} {/prueba_br/banco_reg/mem(6) -radix hexadecimal} {/prueba_br/banco_reg/mem(7) -radix hexadecimal} {/prueba_br/banco_reg/mem(8) -radix hexadecimal} {/prueba_br/banco_reg/mem(9) -radix hexadecimal} {/prueba_br/banco_reg/mem(10) -radix hexadecimal} {/prueba_br/banco_reg/mem(11) -radix hexadecimal} {/prueba_br/banco_reg/mem(12) -radix hexadecimal} {/prueba_br/banco_reg/mem(13) -radix hexadecimal} {/prueba_br/banco_reg/mem(14) -radix hexadecimal} {/prueba_br/banco_reg/mem(15) -radix hexadecimal} {/prueba_br/banco_reg/mem(16) -radix hexadecimal} {/prueba_br/banco_reg/mem(17) -radix hexadecimal} {/prueba_br/banco_reg/mem(18) -radix hexadecimal} {/prueba_br/banco_reg/mem(19) -radix hexadecimal} {/prueba_br/banco_reg/mem(20) -radix hexadecimal} {/prueba_br/banco_reg/mem(21) -radix hexadecimal} {/prueba_br/banco_reg/mem(22) -radix hexadecimal} {/prueba_br/banco_reg/mem(23) -radix hexadecimal} {/prueba_br/banco_reg/mem(24) -radix hexadecimal} {/prueba_br/banco_reg/mem(25) -radix hexadecimal} {/prueba_br/banco_reg/mem(26) -radix hexadecimal} {/prueba_br/banco_reg/mem(27) -radix hexadecimal} {/prueba_br/banco_reg/mem(28) -radix hexadecimal} {/prueba_br/banco_reg/mem(29) -radix hexadecimal} {/prueba_br/banco_reg/mem(30) -radix hexadecimal} {/prueba_br/banco_reg/mem(31) -radix hexadecimal}} -expand -subitemconfig {/prueba_br/banco_reg/mem(0) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(1) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(2) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(3) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(4) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(5) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(6) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(7) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(8) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(9) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(10) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(11) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(12) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(13) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(14) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(15) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(16) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(17) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(18) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(19) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(20) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(21) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(22) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(23) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(24) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(25) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(26) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(27) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(28) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(29) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(30) {-height 16 -radix hexadecimal} /prueba_br/banco_reg/mem(31) {-height 16 -radix hexadecimal}} /prueba_br/banco_reg/mem
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 100
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset {25 ns}
# configure wave -gridperiod {50 ns}
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {2000 ns}
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# run 0 ps
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# escritura registro:   04, dato:   7F
# escritura registro:   01, dato:   2A
# lectura registro:     04, dato:   7F
# ** Note: Comprobacion finalizada.
#    Time: 200 ns  Iteration: 1  Instance: /prueba_br
# End time: 18:24:11 on Oct 15,2022, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
