library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity testverilog_tb is
end testverilog_tb;

architecture testbench of testverilog_tb is
	component testverilog
		Port(
			in1: in STD_LOGIC;
			vect: in STD_LOGIC_VECTOR(1 downto 0);
			out1: out STD_LOGIC);
		end component;
	constant CLK_period : time := 500 ns;
	signal clk: STD_LOGIC;