{"summary": "Injects I/O latency metadata into a quantum circuit during transpilation, adding write and conditional latencies to the pass manager’s property set and propagating them to the circuit’s protected attributes.", "business_intent": "Enable scheduling passes and external tools to account for classical register timing, improving accuracy of execution timelines and resource utilization analysis.", "keywords": ["latency", "classical register", "quantum circuit", "transpilation", "property set", "scheduling", "visualization", "metadata"], "summary_hash": "8568a1434627", "cached_at": "2026-02-08T11:51:44+00:00"}