example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_to_out_2( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_out_to_in_3( input in, output out ) {
    out = in;
}

//
================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out );
// assign in to out
module wire_assign_in_to_out( input in, output out );
// assign out to in
module wire_assign_out_to_in_reverse( input in, output out );
// assign in to out
module wire_assign_in_to_out_reverse( input in, output out );
// assign out to in
module wire_assign_out_to_in_reverse( input in, output out );
// assign in to out
module wire_assign_in_to_out_reverse_reverse( input in, output out );
// assign out to in
module wire_assign_out_to_in_reverse_reverse( input in, output out );
// assign in to out
module wire_assign_in_to_out
================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
	out = in;
}
// assign in to out
module wire_assign_in_to_out( input in, output out ) {
	out = in;
}

module wire_assign_out_to_in_2( input in, output out ) {
	out = in;
}

module wire_assign_in_to_out_2( input in, output out ) {
	out = in;
}

module wire_assign_out_to_in_3( input in, output out ) {
	out = in;
}

module wire_assign_in_to_out_3( input in, output out ) {
	out = in;
}

module wire_assign_out_to_in_4
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_reverse( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_2( input in, output out );
// assign out to in
module wire_assign_reverse_2( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_3( input in, output out );
// assign out to in
module wire_assign_reverse_3( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_4( input in, output out );
// assign out to in
module wire_assign_reverse_4( input in, output out );

// Design a module that assigns the output to the input
module wire_assign_5( input in, output out );
// assign out to
================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_out_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_assign_in_out_out_out( input in, output out ) {
    out = in;
}

// Design a module that assigns the output to the input
module wire_
================================================================
