// Seed: 3406851564
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    output wor id_8,
    output tri id_9,
    input wor id_10
);
  id_12(
      .id_0(1 && id_1),
      .id_1(1),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_7),
      .id_5(1),
      .id_6(id_7),
      .id_7(id_7),
      .id_8(id_6),
      .id_9(id_1),
      .id_10(id_9),
      .id_11(1),
      .id_12(1),
      .id_13(1),
      .id_14(1'b0),
      .id_15(id_5),
      .id_16(1),
      .id_17(1),
      .id_18(id_10),
      .id_19(id_7),
      .id_20(id_9),
      .id_21((1 < (id_0) ? 1 : id_3)),
      .id_22(1),
      .id_23({1, 1}),
      .id_24(1),
      .id_25(id_8),
      .id_26(1'b0)
  );
  assign id_6 = id_2;
  assign id_9 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wor id_3
    , id_8,
    input supply0 id_4,
    output tri0 id_5,
    input tri0 id_6
);
  always @(1) $display(id_8);
  tri0 id_9 = id_1 ? id_9 : 1;
  module_0(
      id_0, id_1, id_1, id_0, id_4, id_1, id_5, id_1, id_3, id_2, id_4
  );
  wire id_10;
endmodule
