-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ip_handler_top_ip_handler_compute_ipv4_checksum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ipDataMetaFifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    ipDataMetaFifo_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_read : OUT STD_LOGIC;
    ipDataCheckFifo_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    ipDataCheckFifo_full_n : IN STD_LOGIC;
    ipDataCheckFifo_write : OUT STD_LOGIC;
    iph_subSumsFifoOut_din : OUT STD_LOGIC_VECTOR (543 downto 0);
    iph_subSumsFifoOut_full_n : IN STD_LOGIC;
    iph_subSumsFifoOut_write : OUT STD_LOGIC );
end;


architecture behav of ip_handler_top_ip_handler_compute_ipv4_checksum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_3950 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_3950_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_reg_4078 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op591_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal ipDataMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ipDataCheckFifo_blk_n : STD_LOGIC;
    signal iph_subSumsFifoOut_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ipDataMetaFifo_read_reg_3954 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_last_V_reg_4022 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_fu_879_p1 : STD_LOGIC_VECTOR (576 downto 0);
    signal trunc_ln173_reg_4073 : STD_LOGIC_VECTOR (576 downto 0);
    signal cics_firstWord_load_load_fu_883_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1072_fu_1079_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_reg_4082 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_1_fu_1156_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_1_reg_4087 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_2_fu_1249_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_2_reg_4092 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_3_fu_1326_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_3_reg_4097 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_4_fu_1410_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_4_reg_4102 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_5_fu_1487_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_5_reg_4107 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_6_fu_1580_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_6_reg_4112 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_7_fu_1657_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_7_reg_4117 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_8_fu_1741_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_8_reg_4122 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_9_fu_1818_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_9_reg_4127 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_10_fu_1902_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_10_reg_4132 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_11_fu_1979_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_11_reg_4137 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_12_fu_2063_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_12_reg_4142 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_13_fu_2140_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_13_reg_4147 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_14_fu_2225_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_14_reg_4152 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_15_fu_2302_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_15_reg_4157 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_16_fu_2386_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_16_reg_4162 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_17_fu_2463_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_17_reg_4167 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_18_fu_2547_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_18_reg_4172 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_19_fu_2624_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_19_reg_4177 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_20_fu_2708_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_20_reg_4182 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_21_fu_2785_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_21_reg_4187 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_22_fu_2869_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_22_reg_4192 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_23_fu_2946_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_23_reg_4197 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_24_fu_3030_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_24_reg_4202 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_25_fu_3107_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_25_reg_4207 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_26_fu_3191_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_26_reg_4212 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_27_fu_3268_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_27_reg_4217 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_28_fu_3352_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_28_reg_4222 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_29_fu_3429_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln1072_29_reg_4227 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_fu_1200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_4_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_5_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_6_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_7_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_8_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_9_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_10_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_11_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_12_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_13_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_fu_3438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_fu_3448_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_1_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_1_fu_3455_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_2_fu_3467_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_2_fu_3462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_3_fu_3474_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_4_fu_3486_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_3_fu_3481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_5_fu_3493_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_6_fu_3505_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_4_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_7_fu_3512_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_8_fu_3524_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_5_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_9_fu_3531_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_10_fu_3543_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_6_fu_3538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_11_fu_3550_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_12_fu_3562_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_7_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_13_fu_3569_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_14_fu_3581_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_8_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_15_fu_3588_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_16_fu_3600_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_9_fu_3595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_17_fu_3607_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_18_fu_3619_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_10_fu_3614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_19_fu_3626_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_20_fu_3638_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_11_fu_3633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_21_fu_3645_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_22_fu_3657_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_12_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_23_fu_3664_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_24_fu_3676_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_13_fu_3671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_25_fu_3683_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_26_fu_3695_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_14_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_27_fu_3702_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln566_28_fu_3714_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln566_15_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln566_29_fu_3721_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln674_1_fu_1019_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i_i_fu_1010_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_1007_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_1022_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_fu_1037_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_fu_1045_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_fu_1059_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_30_fu_1063_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_fu_1041_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_fu_1069_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_fu_1075_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i189_i_fu_1097_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i188_i_fu_1088_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_1106_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_1_fu_1114_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_1_fu_1122_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_fu_1128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_1_fu_1136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_31_fu_1140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_1_fu_1118_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_1_fu_1146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_1_fu_1152_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i192_i_fu_1174_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i191_i_fu_1165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1191_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_fu_1183_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_2_fu_1207_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_2_fu_1215_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_1221_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_2_fu_1229_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_32_fu_1233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_2_fu_1211_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_2_fu_1239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_2_fu_1245_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i195_i_fu_1267_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i194_i_fu_1258_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_1276_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_3_fu_1284_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_3_fu_1292_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_3_fu_1306_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_33_fu_1310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_3_fu_1288_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_3_fu_1316_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_3_fu_1322_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i198_i_fu_1344_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i197_i_fu_1335_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_1353_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_4_fu_1368_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_4_fu_1376_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_1382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_4_fu_1390_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_34_fu_1394_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_4_fu_1372_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_4_fu_1400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_4_fu_1406_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i201_i_fu_1428_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i200_i_fu_1419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_1437_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_5_fu_1445_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_5_fu_1453_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_5_fu_1467_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_35_fu_1471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_5_fu_1449_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_5_fu_1477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_5_fu_1483_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i204_i_fu_1505_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i203_i_fu_1496_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1522_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_6_fu_1514_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_6_fu_1538_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_6_fu_1546_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_1552_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_6_fu_1560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_36_fu_1564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_6_fu_1542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_6_fu_1570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_6_fu_1576_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i207_i_fu_1598_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i206_i_fu_1589_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_1607_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_7_fu_1615_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_7_fu_1623_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_1629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_7_fu_1637_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_37_fu_1641_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_7_fu_1619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_7_fu_1647_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_7_fu_1653_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i210_i_fu_1675_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i209_i_fu_1666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_8_fu_1684_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_8_fu_1699_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_8_fu_1707_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_8_fu_1721_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_38_fu_1725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_8_fu_1703_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_8_fu_1731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_8_fu_1737_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i213_i_fu_1759_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i212_i_fu_1750_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_1768_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_9_fu_1776_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_9_fu_1784_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_1790_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_9_fu_1798_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_39_fu_1802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_9_fu_1780_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_9_fu_1808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_9_fu_1814_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i216_i_fu_1836_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i215_i_fu_1827_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_1845_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_10_fu_1860_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_10_fu_1868_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_1874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_10_fu_1882_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_40_fu_1886_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_10_fu_1864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_10_fu_1892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_10_fu_1898_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i219_i_fu_1920_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i218_i_fu_1911_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_fu_1929_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_11_fu_1937_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_11_fu_1945_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_fu_1951_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_11_fu_1959_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_41_fu_1963_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_11_fu_1941_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_11_fu_1969_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_11_fu_1975_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i222_i_fu_1997_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i221_i_fu_1988_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_12_fu_2006_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_12_fu_2021_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_12_fu_2029_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_2035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_12_fu_2043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_42_fu_2047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_12_fu_2025_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_12_fu_2053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_12_fu_2059_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i225_i_fu_2081_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i224_i_fu_2072_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_2090_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_13_fu_2098_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_13_fu_2106_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_2112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_13_fu_2120_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_43_fu_2124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_13_fu_2102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_13_fu_2130_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_13_fu_2136_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i228_i_fu_2158_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i227_i_fu_2149_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_fu_2167_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_14_fu_2183_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_14_fu_2191_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_2197_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_14_fu_2205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_44_fu_2209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_14_fu_2187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_14_fu_2215_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_14_fu_2221_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i231_i_fu_2243_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i230_i_fu_2234_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_2252_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_15_fu_2260_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_15_fu_2268_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_2274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_15_fu_2282_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_45_fu_2286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_15_fu_2264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_15_fu_2292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_15_fu_2298_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i234_i_fu_2320_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i233_i_fu_2311_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_16_fu_2329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_16_fu_2344_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_16_fu_2352_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_2358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_16_fu_2366_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_46_fu_2370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_16_fu_2348_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_16_fu_2376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_16_fu_2382_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i237_i_fu_2404_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i236_i_fu_2395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_2413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_17_fu_2421_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_17_fu_2429_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_2435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_17_fu_2443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_47_fu_2447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_17_fu_2425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_17_fu_2453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_17_fu_2459_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i240_i_fu_2481_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i239_i_fu_2472_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_18_fu_2490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_18_fu_2505_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_18_fu_2513_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_fu_2519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_18_fu_2527_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_48_fu_2531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_18_fu_2509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_18_fu_2537_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_18_fu_2543_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i243_i_fu_2565_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i242_i_fu_2556_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_fu_2574_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_19_fu_2582_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_19_fu_2590_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_2596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_19_fu_2604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_49_fu_2608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_19_fu_2586_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_19_fu_2614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_19_fu_2620_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i246_i_fu_2642_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i245_i_fu_2633_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_2651_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_20_fu_2666_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_20_fu_2674_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_2680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_20_fu_2688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_50_fu_2692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_20_fu_2670_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_20_fu_2698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_20_fu_2704_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i249_i_fu_2726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i248_i_fu_2717_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_21_fu_2735_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_21_fu_2743_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_21_fu_2751_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_2757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_21_fu_2765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_51_fu_2769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_21_fu_2747_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_21_fu_2775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_21_fu_2781_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i252_i_fu_2803_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i251_i_fu_2794_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_22_fu_2812_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_22_fu_2827_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_22_fu_2835_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_2841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_22_fu_2849_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_52_fu_2853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_22_fu_2831_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_22_fu_2859_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_22_fu_2865_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i255_i_fu_2887_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i254_i_fu_2878_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_2896_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_23_fu_2904_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_23_fu_2912_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_2918_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_23_fu_2926_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_53_fu_2930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_23_fu_2908_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_23_fu_2936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_23_fu_2942_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i258_i_fu_2964_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i257_i_fu_2955_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_24_fu_2973_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_24_fu_2988_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_24_fu_2996_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_3002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_24_fu_3010_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_54_fu_3014_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_24_fu_2992_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_24_fu_3020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_24_fu_3026_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i261_i_fu_3048_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i260_i_fu_3039_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_3057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_25_fu_3065_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_25_fu_3073_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_3079_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_25_fu_3087_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_55_fu_3091_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_25_fu_3069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_25_fu_3097_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_25_fu_3103_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i264_i_fu_3125_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i263_i_fu_3116_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_26_fu_3134_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_26_fu_3149_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_26_fu_3157_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_3163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_26_fu_3171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_56_fu_3175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_26_fu_3153_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_26_fu_3181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_26_fu_3187_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i267_i_fu_3209_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i266_i_fu_3200_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_27_fu_3218_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_27_fu_3226_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_27_fu_3234_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_3240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_27_fu_3248_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_57_fu_3252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_27_fu_3230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_27_fu_3258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_27_fu_3264_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i270_i_fu_3286_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i269_i_fu_3277_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_28_fu_3295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_28_fu_3310_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_28_fu_3318_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_3324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_28_fu_3332_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_58_fu_3336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_28_fu_3314_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_28_fu_3342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_28_fu_3348_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i273_i_fu_3370_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i272_i_fu_3361_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_fu_3379_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln885_29_fu_3387_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln885_29_fu_3395_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_3401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1691_29_fu_3409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_59_fu_3413_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln885_29_fu_3391_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln229_29_fu_3419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln559_29_fu_3425_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_fu_3438_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord <= tmp_last_V_reg_4022;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord_load_reg_4078 <= cics_firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_1_fu_3443_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_0 <= select_ln566_fu_3448_p3;
                cics_ip_sums_sum_V_1 <= select_ln566_1_fu_3455_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_6_fu_3538_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_10 <= select_ln566_10_fu_3543_p3;
                cics_ip_sums_sum_V_11 <= select_ln566_11_fu_3550_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_7_fu_3557_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_12 <= select_ln566_12_fu_3562_p3;
                cics_ip_sums_sum_V_13 <= select_ln566_13_fu_3569_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_8_fu_3576_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_14 <= select_ln566_14_fu_3581_p3;
                cics_ip_sums_sum_V_15 <= select_ln566_15_fu_3588_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_9_fu_3595_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_16 <= select_ln566_16_fu_3600_p3;
                cics_ip_sums_sum_V_17 <= select_ln566_17_fu_3607_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_10_fu_3614_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_18 <= select_ln566_18_fu_3619_p3;
                cics_ip_sums_sum_V_19 <= select_ln566_19_fu_3626_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_2_fu_3462_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_2 <= select_ln566_2_fu_3467_p3;
                cics_ip_sums_sum_V_3 <= select_ln566_3_fu_3474_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_11_fu_3633_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_20 <= select_ln566_20_fu_3638_p3;
                cics_ip_sums_sum_V_21 <= select_ln566_21_fu_3645_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_12_fu_3652_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_22 <= select_ln566_22_fu_3657_p3;
                cics_ip_sums_sum_V_23 <= select_ln566_23_fu_3664_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_13_fu_3671_p2 = ap_const_lv1_1) and (tmp_i_reg_3950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_24 <= select_ln566_24_fu_3676_p3;
                cics_ip_sums_sum_V_25 <= select_ln566_25_fu_3683_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_14_fu_3690_p2 = ap_const_lv1_1) and (tmp_i_reg_3950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_26 <= select_ln566_26_fu_3695_p3;
                cics_ip_sums_sum_V_27 <= select_ln566_27_fu_3702_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln566_15_fu_3709_p2 = ap_const_lv1_1) and (tmp_i_reg_3950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_28 <= select_ln566_28_fu_3714_p3;
                cics_ip_sums_sum_V_29 <= select_ln566_29_fu_3721_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_3_fu_3481_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_4 <= select_ln566_4_fu_3486_p3;
                cics_ip_sums_sum_V_5 <= select_ln566_5_fu_3493_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_4_fu_3500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_6 <= select_ln566_6_fu_3505_p3;
                cics_ip_sums_sum_V_7 <= select_ln566_7_fu_3512_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (or_ln566_5_fu_3519_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_8 <= select_ln566_8_fu_3524_p3;
                cics_ip_sums_sum_V_9 <= select_ln566_9_fu_3531_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ipDataMetaFifo_read_reg_3954 <= ipDataMetaFifo_dout;
                tmp_last_V_reg_4022 <= ipDataMetaFifo_dout(576 downto 576);
                trunc_ln173_reg_4073 <= trunc_ln173_fu_879_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln1072_10_reg_4132 <= select_ln1072_10_fu_1902_p3;
                select_ln1072_11_reg_4137 <= select_ln1072_11_fu_1979_p3;
                select_ln1072_12_reg_4142 <= select_ln1072_12_fu_2063_p3;
                select_ln1072_13_reg_4147 <= select_ln1072_13_fu_2140_p3;
                select_ln1072_14_reg_4152 <= select_ln1072_14_fu_2225_p3;
                select_ln1072_15_reg_4157 <= select_ln1072_15_fu_2302_p3;
                select_ln1072_16_reg_4162 <= select_ln1072_16_fu_2386_p3;
                select_ln1072_17_reg_4167 <= select_ln1072_17_fu_2463_p3;
                select_ln1072_18_reg_4172 <= select_ln1072_18_fu_2547_p3;
                select_ln1072_19_reg_4177 <= select_ln1072_19_fu_2624_p3;
                select_ln1072_1_reg_4087 <= select_ln1072_1_fu_1156_p3;
                select_ln1072_20_reg_4182 <= select_ln1072_20_fu_2708_p3;
                select_ln1072_21_reg_4187 <= select_ln1072_21_fu_2785_p3;
                select_ln1072_22_reg_4192 <= select_ln1072_22_fu_2869_p3;
                select_ln1072_23_reg_4197 <= select_ln1072_23_fu_2946_p3;
                select_ln1072_24_reg_4202 <= select_ln1072_24_fu_3030_p3;
                select_ln1072_25_reg_4207 <= select_ln1072_25_fu_3107_p3;
                select_ln1072_26_reg_4212 <= select_ln1072_26_fu_3191_p3;
                select_ln1072_27_reg_4217 <= select_ln1072_27_fu_3268_p3;
                select_ln1072_28_reg_4222 <= select_ln1072_28_fu_3352_p3;
                select_ln1072_29_reg_4227 <= select_ln1072_29_fu_3429_p3;
                select_ln1072_2_reg_4092 <= select_ln1072_2_fu_1249_p3;
                select_ln1072_3_reg_4097 <= select_ln1072_3_fu_1326_p3;
                select_ln1072_4_reg_4102 <= select_ln1072_4_fu_1410_p3;
                select_ln1072_5_reg_4107 <= select_ln1072_5_fu_1487_p3;
                select_ln1072_6_reg_4112 <= select_ln1072_6_fu_1580_p3;
                select_ln1072_7_reg_4117 <= select_ln1072_7_fu_1657_p3;
                select_ln1072_8_reg_4122 <= select_ln1072_8_fu_1741_p3;
                select_ln1072_9_reg_4127 <= select_ln1072_9_fu_1818_p3;
                select_ln1072_reg_4082 <= select_ln1072_fu_1079_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_3950 <= tmp_i_nbreadreq_fu_382_p3;
                tmp_i_reg_3950_pp0_iter1_reg <= tmp_i_reg_3950;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln229_10_fu_1892_p2 <= std_logic_vector(unsigned(add_ln229_40_fu_1886_p2) + unsigned(trunc_ln885_10_fu_1864_p1));
    add_ln229_11_fu_1969_p2 <= std_logic_vector(unsigned(add_ln229_41_fu_1963_p2) + unsigned(trunc_ln885_11_fu_1941_p1));
    add_ln229_12_fu_2053_p2 <= std_logic_vector(unsigned(add_ln229_42_fu_2047_p2) + unsigned(trunc_ln885_12_fu_2025_p1));
    add_ln229_13_fu_2130_p2 <= std_logic_vector(unsigned(add_ln229_43_fu_2124_p2) + unsigned(trunc_ln885_13_fu_2102_p1));
    add_ln229_14_fu_2215_p2 <= std_logic_vector(unsigned(add_ln229_44_fu_2209_p2) + unsigned(trunc_ln885_14_fu_2187_p1));
    add_ln229_15_fu_2292_p2 <= std_logic_vector(unsigned(add_ln229_45_fu_2286_p2) + unsigned(trunc_ln885_15_fu_2264_p1));
    add_ln229_16_fu_2376_p2 <= std_logic_vector(unsigned(add_ln229_46_fu_2370_p2) + unsigned(trunc_ln885_16_fu_2348_p1));
    add_ln229_17_fu_2453_p2 <= std_logic_vector(unsigned(add_ln229_47_fu_2447_p2) + unsigned(trunc_ln885_17_fu_2425_p1));
    add_ln229_18_fu_2537_p2 <= std_logic_vector(unsigned(add_ln229_48_fu_2531_p2) + unsigned(trunc_ln885_18_fu_2509_p1));
    add_ln229_19_fu_2614_p2 <= std_logic_vector(unsigned(add_ln229_49_fu_2608_p2) + unsigned(trunc_ln885_19_fu_2586_p1));
    add_ln229_1_fu_1146_p2 <= std_logic_vector(unsigned(add_ln229_31_fu_1140_p2) + unsigned(trunc_ln885_1_fu_1118_p1));
    add_ln229_20_fu_2698_p2 <= std_logic_vector(unsigned(add_ln229_50_fu_2692_p2) + unsigned(trunc_ln885_20_fu_2670_p1));
    add_ln229_21_fu_2775_p2 <= std_logic_vector(unsigned(add_ln229_51_fu_2769_p2) + unsigned(trunc_ln885_21_fu_2747_p1));
    add_ln229_22_fu_2859_p2 <= std_logic_vector(unsigned(add_ln229_52_fu_2853_p2) + unsigned(trunc_ln885_22_fu_2831_p1));
    add_ln229_23_fu_2936_p2 <= std_logic_vector(unsigned(add_ln229_53_fu_2930_p2) + unsigned(trunc_ln885_23_fu_2908_p1));
    add_ln229_24_fu_3020_p2 <= std_logic_vector(unsigned(add_ln229_54_fu_3014_p2) + unsigned(trunc_ln885_24_fu_2992_p1));
    add_ln229_25_fu_3097_p2 <= std_logic_vector(unsigned(add_ln229_55_fu_3091_p2) + unsigned(trunc_ln885_25_fu_3069_p1));
    add_ln229_26_fu_3181_p2 <= std_logic_vector(unsigned(add_ln229_56_fu_3175_p2) + unsigned(trunc_ln885_26_fu_3153_p1));
    add_ln229_27_fu_3258_p2 <= std_logic_vector(unsigned(add_ln229_57_fu_3252_p2) + unsigned(trunc_ln885_27_fu_3230_p1));
    add_ln229_28_fu_3342_p2 <= std_logic_vector(unsigned(add_ln229_58_fu_3336_p2) + unsigned(trunc_ln885_28_fu_3314_p1));
    add_ln229_29_fu_3419_p2 <= std_logic_vector(unsigned(add_ln229_59_fu_3413_p2) + unsigned(trunc_ln885_29_fu_3391_p1));
    add_ln229_2_fu_1239_p2 <= std_logic_vector(unsigned(add_ln229_32_fu_1233_p2) + unsigned(trunc_ln885_2_fu_1211_p1));
    add_ln229_30_fu_1063_p2 <= std_logic_vector(unsigned(p_Result_s_fu_1022_p3) + unsigned(zext_ln1691_fu_1059_p1));
    add_ln229_31_fu_1140_p2 <= std_logic_vector(unsigned(p_Result_1_fu_1106_p3) + unsigned(zext_ln1691_1_fu_1136_p1));
    add_ln229_32_fu_1233_p2 <= std_logic_vector(unsigned(p_Result_2_fu_1183_p3) + unsigned(zext_ln1691_2_fu_1229_p1));
    add_ln229_33_fu_1310_p2 <= std_logic_vector(unsigned(p_Result_3_fu_1276_p3) + unsigned(zext_ln1691_3_fu_1306_p1));
    add_ln229_34_fu_1394_p2 <= std_logic_vector(unsigned(p_Result_4_fu_1353_p3) + unsigned(zext_ln1691_4_fu_1390_p1));
    add_ln229_35_fu_1471_p2 <= std_logic_vector(unsigned(p_Result_5_fu_1437_p3) + unsigned(zext_ln1691_5_fu_1467_p1));
    add_ln229_36_fu_1564_p2 <= std_logic_vector(unsigned(p_Result_6_fu_1514_p3) + unsigned(zext_ln1691_6_fu_1560_p1));
    add_ln229_37_fu_1641_p2 <= std_logic_vector(unsigned(p_Result_7_fu_1607_p3) + unsigned(zext_ln1691_7_fu_1637_p1));
    add_ln229_38_fu_1725_p2 <= std_logic_vector(unsigned(p_Result_8_fu_1684_p3) + unsigned(zext_ln1691_8_fu_1721_p1));
    add_ln229_39_fu_1802_p2 <= std_logic_vector(unsigned(p_Result_9_fu_1768_p3) + unsigned(zext_ln1691_9_fu_1798_p1));
    add_ln229_3_fu_1316_p2 <= std_logic_vector(unsigned(add_ln229_33_fu_1310_p2) + unsigned(trunc_ln885_3_fu_1288_p1));
    add_ln229_40_fu_1886_p2 <= std_logic_vector(unsigned(p_Result_10_fu_1845_p3) + unsigned(zext_ln1691_10_fu_1882_p1));
    add_ln229_41_fu_1963_p2 <= std_logic_vector(unsigned(p_Result_11_fu_1929_p3) + unsigned(zext_ln1691_11_fu_1959_p1));
    add_ln229_42_fu_2047_p2 <= std_logic_vector(unsigned(p_Result_12_fu_2006_p3) + unsigned(zext_ln1691_12_fu_2043_p1));
    add_ln229_43_fu_2124_p2 <= std_logic_vector(unsigned(p_Result_13_fu_2090_p3) + unsigned(zext_ln1691_13_fu_2120_p1));
    add_ln229_44_fu_2209_p2 <= std_logic_vector(unsigned(p_Result_14_fu_2167_p3) + unsigned(zext_ln1691_14_fu_2205_p1));
    add_ln229_45_fu_2286_p2 <= std_logic_vector(unsigned(p_Result_15_fu_2252_p3) + unsigned(zext_ln1691_15_fu_2282_p1));
    add_ln229_46_fu_2370_p2 <= std_logic_vector(unsigned(p_Result_16_fu_2329_p3) + unsigned(zext_ln1691_16_fu_2366_p1));
    add_ln229_47_fu_2447_p2 <= std_logic_vector(unsigned(p_Result_17_fu_2413_p3) + unsigned(zext_ln1691_17_fu_2443_p1));
    add_ln229_48_fu_2531_p2 <= std_logic_vector(unsigned(p_Result_18_fu_2490_p3) + unsigned(zext_ln1691_18_fu_2527_p1));
    add_ln229_49_fu_2608_p2 <= std_logic_vector(unsigned(p_Result_19_fu_2574_p3) + unsigned(zext_ln1691_19_fu_2604_p1));
    add_ln229_4_fu_1400_p2 <= std_logic_vector(unsigned(add_ln229_34_fu_1394_p2) + unsigned(trunc_ln885_4_fu_1372_p1));
    add_ln229_50_fu_2692_p2 <= std_logic_vector(unsigned(p_Result_20_fu_2651_p3) + unsigned(zext_ln1691_20_fu_2688_p1));
    add_ln229_51_fu_2769_p2 <= std_logic_vector(unsigned(p_Result_21_fu_2735_p3) + unsigned(zext_ln1691_21_fu_2765_p1));
    add_ln229_52_fu_2853_p2 <= std_logic_vector(unsigned(p_Result_22_fu_2812_p3) + unsigned(zext_ln1691_22_fu_2849_p1));
    add_ln229_53_fu_2930_p2 <= std_logic_vector(unsigned(p_Result_23_fu_2896_p3) + unsigned(zext_ln1691_23_fu_2926_p1));
    add_ln229_54_fu_3014_p2 <= std_logic_vector(unsigned(p_Result_24_fu_2973_p3) + unsigned(zext_ln1691_24_fu_3010_p1));
    add_ln229_55_fu_3091_p2 <= std_logic_vector(unsigned(p_Result_25_fu_3057_p3) + unsigned(zext_ln1691_25_fu_3087_p1));
    add_ln229_56_fu_3175_p2 <= std_logic_vector(unsigned(p_Result_26_fu_3134_p3) + unsigned(zext_ln1691_26_fu_3171_p1));
    add_ln229_57_fu_3252_p2 <= std_logic_vector(unsigned(p_Result_27_fu_3218_p3) + unsigned(zext_ln1691_27_fu_3248_p1));
    add_ln229_58_fu_3336_p2 <= std_logic_vector(unsigned(p_Result_28_fu_3295_p3) + unsigned(zext_ln1691_28_fu_3332_p1));
    add_ln229_59_fu_3413_p2 <= std_logic_vector(unsigned(p_Result_29_fu_3379_p3) + unsigned(zext_ln1691_29_fu_3409_p1));
    add_ln229_5_fu_1477_p2 <= std_logic_vector(unsigned(add_ln229_35_fu_1471_p2) + unsigned(trunc_ln885_5_fu_1449_p1));
    add_ln229_6_fu_1570_p2 <= std_logic_vector(unsigned(add_ln229_36_fu_1564_p2) + unsigned(trunc_ln885_6_fu_1542_p1));
    add_ln229_7_fu_1647_p2 <= std_logic_vector(unsigned(add_ln229_37_fu_1641_p2) + unsigned(trunc_ln885_7_fu_1619_p1));
    add_ln229_8_fu_1731_p2 <= std_logic_vector(unsigned(add_ln229_38_fu_1725_p2) + unsigned(trunc_ln885_8_fu_1703_p1));
    add_ln229_9_fu_1808_p2 <= std_logic_vector(unsigned(add_ln229_39_fu_1802_p2) + unsigned(trunc_ln885_9_fu_1780_p1));
    add_ln229_fu_1069_p2 <= std_logic_vector(unsigned(add_ln229_30_fu_1063_p2) + unsigned(trunc_ln885_fu_1041_p1));
    add_ln885_10_fu_1868_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_10) + unsigned(zext_ln885_10_fu_1860_p1));
    add_ln885_11_fu_1945_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_11) + unsigned(zext_ln885_11_fu_1937_p1));
    add_ln885_12_fu_2029_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_12) + unsigned(zext_ln885_12_fu_2021_p1));
    add_ln885_13_fu_2106_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_13) + unsigned(zext_ln885_13_fu_2098_p1));
    add_ln885_14_fu_2191_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_14) + unsigned(zext_ln885_14_fu_2183_p1));
    add_ln885_15_fu_2268_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_15) + unsigned(zext_ln885_15_fu_2260_p1));
    add_ln885_16_fu_2352_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_16) + unsigned(zext_ln885_16_fu_2344_p1));
    add_ln885_17_fu_2429_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_17) + unsigned(zext_ln885_17_fu_2421_p1));
    add_ln885_18_fu_2513_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_18) + unsigned(zext_ln885_18_fu_2505_p1));
    add_ln885_19_fu_2590_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_19) + unsigned(zext_ln885_19_fu_2582_p1));
    add_ln885_1_fu_1122_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(zext_ln885_1_fu_1114_p1));
    add_ln885_20_fu_2674_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_20) + unsigned(zext_ln885_20_fu_2666_p1));
    add_ln885_21_fu_2751_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_21) + unsigned(zext_ln885_21_fu_2743_p1));
    add_ln885_22_fu_2835_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_22) + unsigned(zext_ln885_22_fu_2827_p1));
    add_ln885_23_fu_2912_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_23) + unsigned(zext_ln885_23_fu_2904_p1));
    add_ln885_24_fu_2996_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_24) + unsigned(zext_ln885_24_fu_2988_p1));
    add_ln885_25_fu_3073_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_25) + unsigned(zext_ln885_25_fu_3065_p1));
    add_ln885_26_fu_3157_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_26) + unsigned(zext_ln885_26_fu_3149_p1));
    add_ln885_27_fu_3234_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_27) + unsigned(zext_ln885_27_fu_3226_p1));
    add_ln885_28_fu_3318_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_28) + unsigned(zext_ln885_28_fu_3310_p1));
    add_ln885_29_fu_3395_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_29) + unsigned(zext_ln885_29_fu_3387_p1));
    add_ln885_2_fu_1215_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(zext_ln885_2_fu_1207_p1));
    add_ln885_3_fu_1292_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(zext_ln885_3_fu_1284_p1));
    add_ln885_4_fu_1376_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_4) + unsigned(zext_ln885_4_fu_1368_p1));
    add_ln885_5_fu_1453_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_5) + unsigned(zext_ln885_5_fu_1445_p1));
    add_ln885_6_fu_1546_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_6) + unsigned(zext_ln885_6_fu_1538_p1));
    add_ln885_7_fu_1623_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_7) + unsigned(zext_ln885_7_fu_1615_p1));
    add_ln885_8_fu_1707_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_8) + unsigned(zext_ln885_8_fu_1699_p1));
    add_ln885_9_fu_1784_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_9) + unsigned(zext_ln885_9_fu_1776_p1));
    add_ln885_fu_1045_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(zext_ln885_fu_1037_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_382_p3, ap_done_reg, ipDataCheckFifo_full_n, tmp_i_reg_3950, iph_subSumsFifoOut_full_n, ap_predicate_op591_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op591_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3950 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_382_p3, ap_done_reg, ipDataCheckFifo_full_n, tmp_i_reg_3950, iph_subSumsFifoOut_full_n, ap_predicate_op591_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op591_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3950 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_382_p3, ap_done_reg, ipDataCheckFifo_full_n, tmp_i_reg_3950, iph_subSumsFifoOut_full_n, ap_predicate_op591_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op591_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_3950 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_382_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ipDataMetaFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ipDataCheckFifo_full_n, tmp_i_reg_3950)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_i_reg_3950 = ap_const_lv1_1) and (ipDataCheckFifo_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(iph_subSumsFifoOut_full_n, ap_predicate_op591_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op591_write_state3 = ap_const_boolean_1) and (iph_subSumsFifoOut_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410;
            end if;
        else 
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_fu_1030_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 <= icmp_ln1072_fu_1030_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_fu_1079_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4 <= select_ln1072_fu_1079_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_5_fu_1853_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 <= icmp_ln1072_5_fu_1853_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_10_fu_1902_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4 <= select_ln1072_10_fu_1902_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_11_fu_1979_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4 <= select_ln1072_11_fu_1979_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_6_fu_2014_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 <= icmp_ln1072_6_fu_2014_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_12_fu_2063_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4 <= select_ln1072_12_fu_2063_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_13_fu_2140_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4 <= select_ln1072_13_fu_2140_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4_assign_proc : process(tmp_i_reg_3950, ipDataMetaFifo_read_reg_3954, cics_firstWord_load_load_fu_883_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 <= ipDataMetaFifo_read_reg_3954(3 downto 3);
            else 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_14_fu_2225_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4 <= select_ln1072_14_fu_2225_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_15_fu_2302_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4 <= select_ln1072_15_fu_2302_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_7_fu_2337_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 <= icmp_ln1072_7_fu_2337_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_16_fu_2386_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4 <= select_ln1072_16_fu_2386_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_17_fu_2463_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4 <= select_ln1072_17_fu_2463_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_8_fu_2498_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 <= icmp_ln1072_8_fu_2498_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_18_fu_2547_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4 <= select_ln1072_18_fu_2547_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_19_fu_2624_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4 <= select_ln1072_19_fu_2624_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_1_fu_1156_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4 <= select_ln1072_1_fu_1156_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_9_fu_2659_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 <= icmp_ln1072_9_fu_2659_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_20_fu_2708_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4 <= select_ln1072_20_fu_2708_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_21_fu_2785_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4 <= select_ln1072_21_fu_2785_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_10_fu_2820_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 <= icmp_ln1072_10_fu_2820_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_22_fu_2869_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4 <= select_ln1072_22_fu_2869_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_23_fu_2946_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4 <= select_ln1072_23_fu_2946_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_11_fu_2981_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 <= icmp_ln1072_11_fu_2981_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_24_fu_3030_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4 <= select_ln1072_24_fu_3030_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_25_fu_3107_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4 <= select_ln1072_25_fu_3107_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_12_fu_3142_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 <= icmp_ln1072_12_fu_3142_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_26_fu_3191_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4 <= select_ln1072_26_fu_3191_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_27_fu_3268_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4 <= select_ln1072_27_fu_3268_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_13_fu_3303_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 <= icmp_ln1072_13_fu_3303_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_28_fu_3352_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4 <= select_ln1072_28_fu_3352_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_29_fu_3429_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4 <= select_ln1072_29_fu_3429_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_1_fu_1200_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 <= icmp_ln1072_1_fu_1200_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_2_fu_1249_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4 <= select_ln1072_2_fu_1249_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_3_fu_1326_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4 <= select_ln1072_3_fu_1326_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_2_fu_1361_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 <= icmp_ln1072_2_fu_1361_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_4_fu_1410_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4 <= select_ln1072_4_fu_1410_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_5_fu_1487_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4 <= select_ln1072_5_fu_1487_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_3_fu_1531_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 <= icmp_ln1072_3_fu_1531_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_6_fu_1580_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4 <= select_ln1072_6_fu_1580_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_7_fu_1657_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4 <= select_ln1072_7_fu_1657_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, icmp_ln1072_4_fu_1692_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541)
    begin
        if ((tmp_i_reg_3950 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 <= icmp_ln1072_4_fu_1692_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_8_fu_1741_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4 <= select_ln1072_8_fu_1741_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4_assign_proc : process(tmp_i_reg_3950, cics_firstWord_load_load_fu_883_p1, select_ln1072_9_fu_1818_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561)
    begin
        if (((tmp_i_reg_3950 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_883_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4 <= select_ln1072_9_fu_1818_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_410 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_421 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_431 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_571 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_581 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_591 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_601 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_611 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_621 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_631 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_641 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_651 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_661 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_671 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_681 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_691 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_701 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_711 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_441 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_721 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_731 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_741 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_751 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_761 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_771 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_781 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_791 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_801 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_811 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_821 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_831 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_841 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_851 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_861 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_451 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_461 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_471 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_481 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_491 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_5_new_0_i_reg_501 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_511 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_521 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_531 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_541 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_551 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_561 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op591_write_state3_assign_proc : process(tmp_i_reg_3950_pp0_iter1_reg, cics_firstWord_load_reg_4078)
    begin
                ap_predicate_op591_write_state3 <= ((cics_firstWord_load_reg_4078 = ap_const_lv1_1) and (tmp_i_reg_3950_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_firstWord_load_load_fu_883_p1 <= cics_firstWord;
    icmp_ln1072_10_fu_2820_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln1072_11_fu_2981_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln1072_12_fu_3142_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln1072_13_fu_3303_p2 <= "1" when (trunc_ln674_fu_1007_p1 = ap_const_lv4_F) else "0";
    icmp_ln1072_1_fu_1200_p2 <= "0" when (tmp_4_fu_1191_p4 = ap_const_lv3_0) else "1";
    icmp_ln1072_2_fu_1361_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln1072_3_fu_1531_p2 <= "0" when (tmp_9_fu_1522_p4 = ap_const_lv2_0) else "1";
    icmp_ln1072_4_fu_1692_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln1072_5_fu_1853_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln1072_6_fu_2014_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln1072_7_fu_2337_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln1072_8_fu_2498_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln1072_9_fu_2659_p2 <= "1" when (unsigned(trunc_ln674_fu_1007_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln1072_fu_1030_p2 <= "0" when (trunc_ln674_fu_1007_p1 = ap_const_lv4_0) else "1";

    ipDataCheckFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ipDataCheckFifo_full_n, tmp_i_reg_3950, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_3950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_blk_n <= ipDataCheckFifo_full_n;
        else 
            ipDataCheckFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ipDataCheckFifo_din <= trunc_ln173_reg_4073;

    ipDataCheckFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_3950, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_3950 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataCheckFifo_write <= ap_const_logic_1;
        else 
            ipDataCheckFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_empty_n, tmp_i_nbreadreq_fu_382_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_blk_n <= ipDataMetaFifo_empty_n;
        else 
            ipDataMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_382_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_382_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ipDataMetaFifo_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    iph_subSumsFifoOut_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, iph_subSumsFifoOut_full_n, ap_predicate_op591_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op591_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iph_subSumsFifoOut_blk_n <= iph_subSumsFifoOut_full_n;
        else 
            iph_subSumsFifoOut_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    iph_subSumsFifoOut_din <= ((((((((((((((((((((((((((((((ap_const_lv34_0 & select_ln1072_29_reg_4227) & select_ln1072_28_reg_4222) & select_ln1072_27_reg_4217) & select_ln1072_26_reg_4212) & select_ln1072_25_reg_4207) & select_ln1072_24_reg_4202) & select_ln1072_23_reg_4197) & select_ln1072_22_reg_4192) & select_ln1072_21_reg_4187) & select_ln1072_20_reg_4182) & select_ln1072_19_reg_4177) & select_ln1072_18_reg_4172) & select_ln1072_17_reg_4167) & select_ln1072_16_reg_4162) & select_ln1072_15_reg_4157) & select_ln1072_14_reg_4152) & select_ln1072_13_reg_4147) & select_ln1072_12_reg_4142) & select_ln1072_11_reg_4137) & select_ln1072_10_reg_4132) & select_ln1072_9_reg_4127) & select_ln1072_8_reg_4122) & select_ln1072_7_reg_4117) & select_ln1072_6_reg_4112) & select_ln1072_5_reg_4107) & select_ln1072_4_reg_4102) & select_ln1072_3_reg_4097) & select_ln1072_2_reg_4092) & select_ln1072_1_reg_4087) & select_ln1072_reg_4082);

    iph_subSumsFifoOut_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op591_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op591_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iph_subSumsFifoOut_write <= ap_const_logic_1;
        else 
            iph_subSumsFifoOut_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln566_10_fu_3614_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_694_p4);
    or_ln566_11_fu_3633_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_724_p4);
    or_ln566_12_fu_3652_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_754_p4);
    or_ln566_13_fu_3671_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_784_p4);
    or_ln566_14_fu_3690_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_814_p4);
    or_ln566_15_fu_3709_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_844_p4);
    or_ln566_1_fu_3443_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_424_p4);
    or_ln566_2_fu_3462_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_454_p4);
    or_ln566_3_fu_3481_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_484_p4);
    or_ln566_4_fu_3500_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_514_p4);
    or_ln566_5_fu_3519_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_544_p4);
    or_ln566_6_fu_3538_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_574_p4);
    or_ln566_7_fu_3557_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_604_p4);
    or_ln566_8_fu_3576_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_634_p4);
    or_ln566_9_fu_3595_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_664_p4);
    or_ln566_fu_3438_p2 <= (tmp_last_V_reg_4022 or ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_413_p4);
    p_Result_10_fu_1845_p3 <= (p_Result_6_i216_i_fu_1836_p4 & p_Result_4_i215_i_fu_1827_p4);
    p_Result_11_fu_1929_p3 <= (p_Result_6_i219_i_fu_1920_p4 & p_Result_4_i218_i_fu_1911_p4);
    p_Result_12_fu_2006_p3 <= (p_Result_6_i222_i_fu_1997_p4 & p_Result_4_i221_i_fu_1988_p4);
    p_Result_13_fu_2090_p3 <= (p_Result_6_i225_i_fu_2081_p4 & p_Result_4_i224_i_fu_2072_p4);
    p_Result_14_fu_2167_p3 <= (p_Result_6_i228_i_fu_2158_p4 & p_Result_4_i227_i_fu_2149_p4);
    p_Result_15_fu_2252_p3 <= (p_Result_6_i231_i_fu_2243_p4 & p_Result_4_i230_i_fu_2234_p4);
    p_Result_16_fu_2329_p3 <= (p_Result_6_i234_i_fu_2320_p4 & p_Result_4_i233_i_fu_2311_p4);
    p_Result_17_fu_2413_p3 <= (p_Result_6_i237_i_fu_2404_p4 & p_Result_4_i236_i_fu_2395_p4);
    p_Result_18_fu_2490_p3 <= (p_Result_6_i240_i_fu_2481_p4 & p_Result_4_i239_i_fu_2472_p4);
    p_Result_19_fu_2574_p3 <= (p_Result_6_i243_i_fu_2565_p4 & p_Result_4_i242_i_fu_2556_p4);
    p_Result_1_fu_1106_p3 <= (p_Result_6_i189_i_fu_1097_p4 & p_Result_4_i188_i_fu_1088_p4);
    p_Result_20_fu_2651_p3 <= (p_Result_6_i246_i_fu_2642_p4 & p_Result_4_i245_i_fu_2633_p4);
    p_Result_21_fu_2735_p3 <= (p_Result_6_i249_i_fu_2726_p4 & p_Result_4_i248_i_fu_2717_p4);
    p_Result_22_fu_2812_p3 <= (p_Result_6_i252_i_fu_2803_p4 & p_Result_4_i251_i_fu_2794_p4);
    p_Result_23_fu_2896_p3 <= (p_Result_6_i255_i_fu_2887_p4 & p_Result_4_i254_i_fu_2878_p4);
    p_Result_24_fu_2973_p3 <= (p_Result_6_i258_i_fu_2964_p4 & p_Result_4_i257_i_fu_2955_p4);
    p_Result_25_fu_3057_p3 <= (p_Result_6_i261_i_fu_3048_p4 & p_Result_4_i260_i_fu_3039_p4);
    p_Result_26_fu_3134_p3 <= (p_Result_6_i264_i_fu_3125_p4 & p_Result_4_i263_i_fu_3116_p4);
    p_Result_27_fu_3218_p3 <= (p_Result_6_i267_i_fu_3209_p4 & p_Result_4_i266_i_fu_3200_p4);
    p_Result_28_fu_3295_p3 <= (p_Result_6_i270_i_fu_3286_p4 & p_Result_4_i269_i_fu_3277_p4);
    p_Result_29_fu_3379_p3 <= (p_Result_6_i273_i_fu_3370_p4 & p_Result_4_i272_i_fu_3361_p4);
    p_Result_2_fu_1183_p3 <= (p_Result_6_i192_i_fu_1174_p4 & p_Result_4_i191_i_fu_1165_p4);
    p_Result_3_fu_1276_p3 <= (p_Result_6_i195_i_fu_1267_p4 & p_Result_4_i194_i_fu_1258_p4);
    p_Result_4_fu_1353_p3 <= (p_Result_6_i198_i_fu_1344_p4 & p_Result_4_i197_i_fu_1335_p4);
    p_Result_4_i188_i_fu_1088_p4 <= ipDataMetaFifo_read_reg_3954(31 downto 24);
    p_Result_4_i191_i_fu_1165_p4 <= ipDataMetaFifo_read_reg_3954(47 downto 40);
    p_Result_4_i194_i_fu_1258_p4 <= ipDataMetaFifo_read_reg_3954(63 downto 56);
    p_Result_4_i197_i_fu_1335_p4 <= ipDataMetaFifo_read_reg_3954(79 downto 72);
    p_Result_4_i200_i_fu_1419_p4 <= ipDataMetaFifo_read_reg_3954(95 downto 88);
    p_Result_4_i203_i_fu_1496_p4 <= ipDataMetaFifo_read_reg_3954(111 downto 104);
    p_Result_4_i206_i_fu_1589_p4 <= ipDataMetaFifo_read_reg_3954(127 downto 120);
    p_Result_4_i209_i_fu_1666_p4 <= ipDataMetaFifo_read_reg_3954(143 downto 136);
    p_Result_4_i212_i_fu_1750_p4 <= ipDataMetaFifo_read_reg_3954(159 downto 152);
    p_Result_4_i215_i_fu_1827_p4 <= ipDataMetaFifo_read_reg_3954(175 downto 168);
    p_Result_4_i218_i_fu_1911_p4 <= ipDataMetaFifo_read_reg_3954(191 downto 184);
    p_Result_4_i221_i_fu_1988_p4 <= ipDataMetaFifo_read_reg_3954(207 downto 200);
    p_Result_4_i224_i_fu_2072_p4 <= ipDataMetaFifo_read_reg_3954(223 downto 216);
    p_Result_4_i227_i_fu_2149_p4 <= ipDataMetaFifo_read_reg_3954(239 downto 232);
    p_Result_4_i230_i_fu_2234_p4 <= ipDataMetaFifo_read_reg_3954(255 downto 248);
    p_Result_4_i233_i_fu_2311_p4 <= ipDataMetaFifo_read_reg_3954(271 downto 264);
    p_Result_4_i236_i_fu_2395_p4 <= ipDataMetaFifo_read_reg_3954(287 downto 280);
    p_Result_4_i239_i_fu_2472_p4 <= ipDataMetaFifo_read_reg_3954(303 downto 296);
    p_Result_4_i242_i_fu_2556_p4 <= ipDataMetaFifo_read_reg_3954(319 downto 312);
    p_Result_4_i245_i_fu_2633_p4 <= ipDataMetaFifo_read_reg_3954(335 downto 328);
    p_Result_4_i248_i_fu_2717_p4 <= ipDataMetaFifo_read_reg_3954(351 downto 344);
    p_Result_4_i251_i_fu_2794_p4 <= ipDataMetaFifo_read_reg_3954(367 downto 360);
    p_Result_4_i254_i_fu_2878_p4 <= ipDataMetaFifo_read_reg_3954(383 downto 376);
    p_Result_4_i257_i_fu_2955_p4 <= ipDataMetaFifo_read_reg_3954(399 downto 392);
    p_Result_4_i260_i_fu_3039_p4 <= ipDataMetaFifo_read_reg_3954(415 downto 408);
    p_Result_4_i263_i_fu_3116_p4 <= ipDataMetaFifo_read_reg_3954(431 downto 424);
    p_Result_4_i266_i_fu_3200_p4 <= ipDataMetaFifo_read_reg_3954(447 downto 440);
    p_Result_4_i269_i_fu_3277_p4 <= ipDataMetaFifo_read_reg_3954(463 downto 456);
    p_Result_4_i272_i_fu_3361_p4 <= ipDataMetaFifo_read_reg_3954(479 downto 472);
    p_Result_4_i_i_fu_1010_p4 <= ipDataMetaFifo_read_reg_3954(15 downto 8);
    p_Result_5_fu_1437_p3 <= (p_Result_6_i201_i_fu_1428_p4 & p_Result_4_i200_i_fu_1419_p4);
    p_Result_6_fu_1514_p3 <= (p_Result_6_i204_i_fu_1505_p4 & p_Result_4_i203_i_fu_1496_p4);
    p_Result_6_i189_i_fu_1097_p4 <= ipDataMetaFifo_read_reg_3954(23 downto 16);
    p_Result_6_i192_i_fu_1174_p4 <= ipDataMetaFifo_read_reg_3954(39 downto 32);
    p_Result_6_i195_i_fu_1267_p4 <= ipDataMetaFifo_read_reg_3954(55 downto 48);
    p_Result_6_i198_i_fu_1344_p4 <= ipDataMetaFifo_read_reg_3954(71 downto 64);
    p_Result_6_i201_i_fu_1428_p4 <= ipDataMetaFifo_read_reg_3954(87 downto 80);
    p_Result_6_i204_i_fu_1505_p4 <= ipDataMetaFifo_read_reg_3954(103 downto 96);
    p_Result_6_i207_i_fu_1598_p4 <= ipDataMetaFifo_read_reg_3954(119 downto 112);
    p_Result_6_i210_i_fu_1675_p4 <= ipDataMetaFifo_read_reg_3954(135 downto 128);
    p_Result_6_i213_i_fu_1759_p4 <= ipDataMetaFifo_read_reg_3954(151 downto 144);
    p_Result_6_i216_i_fu_1836_p4 <= ipDataMetaFifo_read_reg_3954(167 downto 160);
    p_Result_6_i219_i_fu_1920_p4 <= ipDataMetaFifo_read_reg_3954(183 downto 176);
    p_Result_6_i222_i_fu_1997_p4 <= ipDataMetaFifo_read_reg_3954(199 downto 192);
    p_Result_6_i225_i_fu_2081_p4 <= ipDataMetaFifo_read_reg_3954(215 downto 208);
    p_Result_6_i228_i_fu_2158_p4 <= ipDataMetaFifo_read_reg_3954(231 downto 224);
    p_Result_6_i231_i_fu_2243_p4 <= ipDataMetaFifo_read_reg_3954(247 downto 240);
    p_Result_6_i234_i_fu_2320_p4 <= ipDataMetaFifo_read_reg_3954(263 downto 256);
    p_Result_6_i237_i_fu_2404_p4 <= ipDataMetaFifo_read_reg_3954(279 downto 272);
    p_Result_6_i240_i_fu_2481_p4 <= ipDataMetaFifo_read_reg_3954(295 downto 288);
    p_Result_6_i243_i_fu_2565_p4 <= ipDataMetaFifo_read_reg_3954(311 downto 304);
    p_Result_6_i246_i_fu_2642_p4 <= ipDataMetaFifo_read_reg_3954(327 downto 320);
    p_Result_6_i249_i_fu_2726_p4 <= ipDataMetaFifo_read_reg_3954(343 downto 336);
    p_Result_6_i252_i_fu_2803_p4 <= ipDataMetaFifo_read_reg_3954(359 downto 352);
    p_Result_6_i255_i_fu_2887_p4 <= ipDataMetaFifo_read_reg_3954(375 downto 368);
    p_Result_6_i258_i_fu_2964_p4 <= ipDataMetaFifo_read_reg_3954(391 downto 384);
    p_Result_6_i261_i_fu_3048_p4 <= ipDataMetaFifo_read_reg_3954(407 downto 400);
    p_Result_6_i264_i_fu_3125_p4 <= ipDataMetaFifo_read_reg_3954(423 downto 416);
    p_Result_6_i267_i_fu_3209_p4 <= ipDataMetaFifo_read_reg_3954(439 downto 432);
    p_Result_6_i270_i_fu_3286_p4 <= ipDataMetaFifo_read_reg_3954(455 downto 448);
    p_Result_6_i273_i_fu_3370_p4 <= ipDataMetaFifo_read_reg_3954(471 downto 464);
    p_Result_7_fu_1607_p3 <= (p_Result_6_i207_i_fu_1598_p4 & p_Result_4_i206_i_fu_1589_p4);
    p_Result_8_fu_1684_p3 <= (p_Result_6_i210_i_fu_1675_p4 & p_Result_4_i209_i_fu_1666_p4);
    p_Result_9_fu_1768_p3 <= (p_Result_6_i213_i_fu_1759_p4 & p_Result_4_i212_i_fu_1750_p4);
    p_Result_s_fu_1022_p3 <= (trunc_ln674_1_fu_1019_p1 & p_Result_4_i_i_fu_1010_p4);
    select_ln1072_10_fu_1902_p3 <= 
        zext_ln559_10_fu_1898_p1 when (icmp_ln1072_5_fu_1853_p2(0) = '1') else 
        cics_ip_sums_sum_V_10;
    select_ln1072_11_fu_1979_p3 <= 
        zext_ln559_11_fu_1975_p1 when (icmp_ln1072_5_fu_1853_p2(0) = '1') else 
        cics_ip_sums_sum_V_11;
    select_ln1072_12_fu_2063_p3 <= 
        zext_ln559_12_fu_2059_p1 when (icmp_ln1072_6_fu_2014_p2(0) = '1') else 
        cics_ip_sums_sum_V_12;
    select_ln1072_13_fu_2140_p3 <= 
        zext_ln559_13_fu_2136_p1 when (icmp_ln1072_6_fu_2014_p2(0) = '1') else 
        cics_ip_sums_sum_V_13;
    select_ln1072_14_fu_2225_p3 <= 
        zext_ln559_14_fu_2221_p1 when (tmp_18_fu_2175_p3(0) = '1') else 
        cics_ip_sums_sum_V_14;
    select_ln1072_15_fu_2302_p3 <= 
        zext_ln559_15_fu_2298_p1 when (tmp_18_fu_2175_p3(0) = '1') else 
        cics_ip_sums_sum_V_15;
    select_ln1072_16_fu_2386_p3 <= 
        zext_ln559_16_fu_2382_p1 when (icmp_ln1072_7_fu_2337_p2(0) = '1') else 
        cics_ip_sums_sum_V_16;
    select_ln1072_17_fu_2463_p3 <= 
        zext_ln559_17_fu_2459_p1 when (icmp_ln1072_7_fu_2337_p2(0) = '1') else 
        cics_ip_sums_sum_V_17;
    select_ln1072_18_fu_2547_p3 <= 
        zext_ln559_18_fu_2543_p1 when (icmp_ln1072_8_fu_2498_p2(0) = '1') else 
        cics_ip_sums_sum_V_18;
    select_ln1072_19_fu_2624_p3 <= 
        zext_ln559_19_fu_2620_p1 when (icmp_ln1072_8_fu_2498_p2(0) = '1') else 
        cics_ip_sums_sum_V_19;
    select_ln1072_1_fu_1156_p3 <= 
        zext_ln559_1_fu_1152_p1 when (icmp_ln1072_fu_1030_p2(0) = '1') else 
        cics_ip_sums_sum_V_1;
    select_ln1072_20_fu_2708_p3 <= 
        zext_ln559_20_fu_2704_p1 when (icmp_ln1072_9_fu_2659_p2(0) = '1') else 
        cics_ip_sums_sum_V_20;
    select_ln1072_21_fu_2785_p3 <= 
        zext_ln559_21_fu_2781_p1 when (icmp_ln1072_9_fu_2659_p2(0) = '1') else 
        cics_ip_sums_sum_V_21;
    select_ln1072_22_fu_2869_p3 <= 
        zext_ln559_22_fu_2865_p1 when (icmp_ln1072_10_fu_2820_p2(0) = '1') else 
        cics_ip_sums_sum_V_22;
    select_ln1072_23_fu_2946_p3 <= 
        zext_ln559_23_fu_2942_p1 when (icmp_ln1072_10_fu_2820_p2(0) = '1') else 
        cics_ip_sums_sum_V_23;
    select_ln1072_24_fu_3030_p3 <= 
        zext_ln559_24_fu_3026_p1 when (icmp_ln1072_11_fu_2981_p2(0) = '1') else 
        cics_ip_sums_sum_V_24;
    select_ln1072_25_fu_3107_p3 <= 
        zext_ln559_25_fu_3103_p1 when (icmp_ln1072_11_fu_2981_p2(0) = '1') else 
        cics_ip_sums_sum_V_25;
    select_ln1072_26_fu_3191_p3 <= 
        zext_ln559_26_fu_3187_p1 when (icmp_ln1072_12_fu_3142_p2(0) = '1') else 
        cics_ip_sums_sum_V_26;
    select_ln1072_27_fu_3268_p3 <= 
        zext_ln559_27_fu_3264_p1 when (icmp_ln1072_12_fu_3142_p2(0) = '1') else 
        cics_ip_sums_sum_V_27;
    select_ln1072_28_fu_3352_p3 <= 
        zext_ln559_28_fu_3348_p1 when (icmp_ln1072_13_fu_3303_p2(0) = '1') else 
        cics_ip_sums_sum_V_28;
    select_ln1072_29_fu_3429_p3 <= 
        zext_ln559_29_fu_3425_p1 when (icmp_ln1072_13_fu_3303_p2(0) = '1') else 
        cics_ip_sums_sum_V_29;
    select_ln1072_2_fu_1249_p3 <= 
        zext_ln559_2_fu_1245_p1 when (icmp_ln1072_1_fu_1200_p2(0) = '1') else 
        cics_ip_sums_sum_V_2;
    select_ln1072_3_fu_1326_p3 <= 
        zext_ln559_3_fu_1322_p1 when (icmp_ln1072_1_fu_1200_p2(0) = '1') else 
        cics_ip_sums_sum_V_3;
    select_ln1072_4_fu_1410_p3 <= 
        zext_ln559_4_fu_1406_p1 when (icmp_ln1072_2_fu_1361_p2(0) = '1') else 
        cics_ip_sums_sum_V_4;
    select_ln1072_5_fu_1487_p3 <= 
        zext_ln559_5_fu_1483_p1 when (icmp_ln1072_2_fu_1361_p2(0) = '1') else 
        cics_ip_sums_sum_V_5;
    select_ln1072_6_fu_1580_p3 <= 
        zext_ln559_6_fu_1576_p1 when (icmp_ln1072_3_fu_1531_p2(0) = '1') else 
        cics_ip_sums_sum_V_6;
    select_ln1072_7_fu_1657_p3 <= 
        zext_ln559_7_fu_1653_p1 when (icmp_ln1072_3_fu_1531_p2(0) = '1') else 
        cics_ip_sums_sum_V_7;
    select_ln1072_8_fu_1741_p3 <= 
        zext_ln559_8_fu_1737_p1 when (icmp_ln1072_4_fu_1692_p2(0) = '1') else 
        cics_ip_sums_sum_V_8;
    select_ln1072_9_fu_1818_p3 <= 
        zext_ln559_9_fu_1814_p1 when (icmp_ln1072_4_fu_1692_p2(0) = '1') else 
        cics_ip_sums_sum_V_9;
    select_ln1072_fu_1079_p3 <= 
        zext_ln559_fu_1075_p1 when (icmp_ln1072_fu_1030_p2(0) = '1') else 
        cics_ip_sums_sum_V_0;
    select_ln566_10_fu_3543_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_584_p4;
    select_ln566_11_fu_3550_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_594_p4;
    select_ln566_12_fu_3562_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_614_p4;
    select_ln566_13_fu_3569_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_624_p4;
    select_ln566_14_fu_3581_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_644_p4;
    select_ln566_15_fu_3588_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_654_p4;
    select_ln566_16_fu_3600_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_674_p4;
    select_ln566_17_fu_3607_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_684_p4;
    select_ln566_18_fu_3619_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_704_p4;
    select_ln566_19_fu_3626_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_714_p4;
    select_ln566_1_fu_3455_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_444_p4;
    select_ln566_20_fu_3638_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_734_p4;
    select_ln566_21_fu_3645_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_744_p4;
    select_ln566_22_fu_3657_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_764_p4;
    select_ln566_23_fu_3664_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_774_p4;
    select_ln566_24_fu_3676_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_794_p4;
    select_ln566_25_fu_3683_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_804_p4;
    select_ln566_26_fu_3695_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_824_p4;
    select_ln566_27_fu_3702_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_834_p4;
    select_ln566_28_fu_3714_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_854_p4;
    select_ln566_29_fu_3721_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_864_p4;
    select_ln566_2_fu_3467_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_464_p4;
    select_ln566_3_fu_3474_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_474_p4;
    select_ln566_4_fu_3486_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_494_p4;
    select_ln566_5_fu_3493_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_5_new_0_i_phi_fu_504_p4;
    select_ln566_6_fu_3505_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_524_p4;
    select_ln566_7_fu_3512_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_534_p4;
    select_ln566_8_fu_3524_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_554_p4;
    select_ln566_9_fu_3531_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_564_p4;
    select_ln566_fu_3448_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4022(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_434_p4;
    tmp_10_fu_1552_p3 <= add_ln885_6_fu_1546_p2(16 downto 16);
    tmp_11_fu_1629_p3 <= add_ln885_7_fu_1623_p2(16 downto 16);
    tmp_12_fu_1713_p3 <= add_ln885_8_fu_1707_p2(16 downto 16);
    tmp_13_fu_1790_p3 <= add_ln885_9_fu_1784_p2(16 downto 16);
    tmp_14_fu_1874_p3 <= add_ln885_10_fu_1868_p2(16 downto 16);
    tmp_15_fu_1951_p3 <= add_ln885_11_fu_1945_p2(16 downto 16);
    tmp_16_fu_2035_p3 <= add_ln885_12_fu_2029_p2(16 downto 16);
    tmp_17_fu_2112_p3 <= add_ln885_13_fu_2106_p2(16 downto 16);
    tmp_18_fu_2175_p3 <= ipDataMetaFifo_read_reg_3954(3 downto 3);
    tmp_19_fu_2197_p3 <= add_ln885_14_fu_2191_p2(16 downto 16);
    tmp_20_fu_2274_p3 <= add_ln885_15_fu_2268_p2(16 downto 16);
    tmp_21_fu_2358_p3 <= add_ln885_16_fu_2352_p2(16 downto 16);
    tmp_22_fu_2435_p3 <= add_ln885_17_fu_2429_p2(16 downto 16);
    tmp_23_fu_2519_p3 <= add_ln885_18_fu_2513_p2(16 downto 16);
    tmp_24_fu_2596_p3 <= add_ln885_19_fu_2590_p2(16 downto 16);
    tmp_25_fu_2680_p3 <= add_ln885_20_fu_2674_p2(16 downto 16);
    tmp_26_fu_2757_p3 <= add_ln885_21_fu_2751_p2(16 downto 16);
    tmp_27_fu_2841_p3 <= add_ln885_22_fu_2835_p2(16 downto 16);
    tmp_28_fu_2918_p3 <= add_ln885_23_fu_2912_p2(16 downto 16);
    tmp_29_fu_3002_p3 <= add_ln885_24_fu_2996_p2(16 downto 16);
    tmp_30_fu_3079_p3 <= add_ln885_25_fu_3073_p2(16 downto 16);
    tmp_31_fu_3163_p3 <= add_ln885_26_fu_3157_p2(16 downto 16);
    tmp_32_fu_3240_p3 <= add_ln885_27_fu_3234_p2(16 downto 16);
    tmp_33_fu_3324_p3 <= add_ln885_28_fu_3318_p2(16 downto 16);
    tmp_34_fu_3401_p3 <= add_ln885_29_fu_3395_p2(16 downto 16);
    tmp_3_fu_1128_p3 <= add_ln885_1_fu_1122_p2(16 downto 16);
    tmp_4_fu_1191_p4 <= ipDataMetaFifo_read_reg_3954(3 downto 1);
    tmp_5_fu_1221_p3 <= add_ln885_2_fu_1215_p2(16 downto 16);
    tmp_6_fu_1298_p3 <= add_ln885_3_fu_1292_p2(16 downto 16);
    tmp_7_fu_1382_p3 <= add_ln885_4_fu_1376_p2(16 downto 16);
    tmp_8_fu_1459_p3 <= add_ln885_5_fu_1453_p2(16 downto 16);
    tmp_9_fu_1522_p4 <= ipDataMetaFifo_read_reg_3954(3 downto 2);
    tmp_fu_1051_p3 <= add_ln885_fu_1045_p2(16 downto 16);
    tmp_i_nbreadreq_fu_382_p3 <= (0=>(ipDataMetaFifo_empty_n), others=>'-');
    trunc_ln173_fu_879_p1 <= ipDataMetaFifo_dout(577 - 1 downto 0);
    trunc_ln674_1_fu_1019_p1 <= ipDataMetaFifo_read_reg_3954(8 - 1 downto 0);
    trunc_ln674_fu_1007_p1 <= ipDataMetaFifo_read_reg_3954(4 - 1 downto 0);
    trunc_ln885_10_fu_1864_p1 <= cics_ip_sums_sum_V_10(16 - 1 downto 0);
    trunc_ln885_11_fu_1941_p1 <= cics_ip_sums_sum_V_11(16 - 1 downto 0);
    trunc_ln885_12_fu_2025_p1 <= cics_ip_sums_sum_V_12(16 - 1 downto 0);
    trunc_ln885_13_fu_2102_p1 <= cics_ip_sums_sum_V_13(16 - 1 downto 0);
    trunc_ln885_14_fu_2187_p1 <= cics_ip_sums_sum_V_14(16 - 1 downto 0);
    trunc_ln885_15_fu_2264_p1 <= cics_ip_sums_sum_V_15(16 - 1 downto 0);
    trunc_ln885_16_fu_2348_p1 <= cics_ip_sums_sum_V_16(16 - 1 downto 0);
    trunc_ln885_17_fu_2425_p1 <= cics_ip_sums_sum_V_17(16 - 1 downto 0);
    trunc_ln885_18_fu_2509_p1 <= cics_ip_sums_sum_V_18(16 - 1 downto 0);
    trunc_ln885_19_fu_2586_p1 <= cics_ip_sums_sum_V_19(16 - 1 downto 0);
    trunc_ln885_1_fu_1118_p1 <= cics_ip_sums_sum_V_1(16 - 1 downto 0);
    trunc_ln885_20_fu_2670_p1 <= cics_ip_sums_sum_V_20(16 - 1 downto 0);
    trunc_ln885_21_fu_2747_p1 <= cics_ip_sums_sum_V_21(16 - 1 downto 0);
    trunc_ln885_22_fu_2831_p1 <= cics_ip_sums_sum_V_22(16 - 1 downto 0);
    trunc_ln885_23_fu_2908_p1 <= cics_ip_sums_sum_V_23(16 - 1 downto 0);
    trunc_ln885_24_fu_2992_p1 <= cics_ip_sums_sum_V_24(16 - 1 downto 0);
    trunc_ln885_25_fu_3069_p1 <= cics_ip_sums_sum_V_25(16 - 1 downto 0);
    trunc_ln885_26_fu_3153_p1 <= cics_ip_sums_sum_V_26(16 - 1 downto 0);
    trunc_ln885_27_fu_3230_p1 <= cics_ip_sums_sum_V_27(16 - 1 downto 0);
    trunc_ln885_28_fu_3314_p1 <= cics_ip_sums_sum_V_28(16 - 1 downto 0);
    trunc_ln885_29_fu_3391_p1 <= cics_ip_sums_sum_V_29(16 - 1 downto 0);
    trunc_ln885_2_fu_1211_p1 <= cics_ip_sums_sum_V_2(16 - 1 downto 0);
    trunc_ln885_3_fu_1288_p1 <= cics_ip_sums_sum_V_3(16 - 1 downto 0);
    trunc_ln885_4_fu_1372_p1 <= cics_ip_sums_sum_V_4(16 - 1 downto 0);
    trunc_ln885_5_fu_1449_p1 <= cics_ip_sums_sum_V_5(16 - 1 downto 0);
    trunc_ln885_6_fu_1542_p1 <= cics_ip_sums_sum_V_6(16 - 1 downto 0);
    trunc_ln885_7_fu_1619_p1 <= cics_ip_sums_sum_V_7(16 - 1 downto 0);
    trunc_ln885_8_fu_1703_p1 <= cics_ip_sums_sum_V_8(16 - 1 downto 0);
    trunc_ln885_9_fu_1780_p1 <= cics_ip_sums_sum_V_9(16 - 1 downto 0);
    trunc_ln885_fu_1041_p1 <= cics_ip_sums_sum_V_0(16 - 1 downto 0);
    zext_ln1691_10_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1874_p3),16));
    zext_ln1691_11_fu_1959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1951_p3),16));
    zext_ln1691_12_fu_2043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_2035_p3),16));
    zext_ln1691_13_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_2112_p3),16));
    zext_ln1691_14_fu_2205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_2197_p3),16));
    zext_ln1691_15_fu_2282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2274_p3),16));
    zext_ln1691_16_fu_2366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2358_p3),16));
    zext_ln1691_17_fu_2443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2435_p3),16));
    zext_ln1691_18_fu_2527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_2519_p3),16));
    zext_ln1691_19_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_2596_p3),16));
    zext_ln1691_1_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1128_p3),16));
    zext_ln1691_20_fu_2688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2680_p3),16));
    zext_ln1691_21_fu_2765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2757_p3),16));
    zext_ln1691_22_fu_2849_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_2841_p3),16));
    zext_ln1691_23_fu_2926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2918_p3),16));
    zext_ln1691_24_fu_3010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_3002_p3),16));
    zext_ln1691_25_fu_3087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_3079_p3),16));
    zext_ln1691_26_fu_3171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_3163_p3),16));
    zext_ln1691_27_fu_3248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_3240_p3),16));
    zext_ln1691_28_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_3324_p3),16));
    zext_ln1691_29_fu_3409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_3401_p3),16));
    zext_ln1691_2_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1221_p3),16));
    zext_ln1691_3_fu_1306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1298_p3),16));
    zext_ln1691_4_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1382_p3),16));
    zext_ln1691_5_fu_1467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1459_p3),16));
    zext_ln1691_6_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1552_p3),16));
    zext_ln1691_7_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1629_p3),16));
    zext_ln1691_8_fu_1721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1713_p3),16));
    zext_ln1691_9_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1790_p3),16));
    zext_ln1691_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1051_p3),16));
    zext_ln559_10_fu_1898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_10_fu_1892_p2),17));
    zext_ln559_11_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_11_fu_1969_p2),17));
    zext_ln559_12_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_12_fu_2053_p2),17));
    zext_ln559_13_fu_2136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_13_fu_2130_p2),17));
    zext_ln559_14_fu_2221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_14_fu_2215_p2),17));
    zext_ln559_15_fu_2298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_15_fu_2292_p2),17));
    zext_ln559_16_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_16_fu_2376_p2),17));
    zext_ln559_17_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_17_fu_2453_p2),17));
    zext_ln559_18_fu_2543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_18_fu_2537_p2),17));
    zext_ln559_19_fu_2620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_19_fu_2614_p2),17));
    zext_ln559_1_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_1_fu_1146_p2),17));
    zext_ln559_20_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_20_fu_2698_p2),17));
    zext_ln559_21_fu_2781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_21_fu_2775_p2),17));
    zext_ln559_22_fu_2865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_22_fu_2859_p2),17));
    zext_ln559_23_fu_2942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_23_fu_2936_p2),17));
    zext_ln559_24_fu_3026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_24_fu_3020_p2),17));
    zext_ln559_25_fu_3103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_25_fu_3097_p2),17));
    zext_ln559_26_fu_3187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_26_fu_3181_p2),17));
    zext_ln559_27_fu_3264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_27_fu_3258_p2),17));
    zext_ln559_28_fu_3348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_28_fu_3342_p2),17));
    zext_ln559_29_fu_3425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_29_fu_3419_p2),17));
    zext_ln559_2_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_2_fu_1239_p2),17));
    zext_ln559_3_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_3_fu_1316_p2),17));
    zext_ln559_4_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_4_fu_1400_p2),17));
    zext_ln559_5_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_5_fu_1477_p2),17));
    zext_ln559_6_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_6_fu_1570_p2),17));
    zext_ln559_7_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_7_fu_1647_p2),17));
    zext_ln559_8_fu_1737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_8_fu_1731_p2),17));
    zext_ln559_9_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_9_fu_1808_p2),17));
    zext_ln559_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln229_fu_1069_p2),17));
    zext_ln885_10_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_1845_p3),17));
    zext_ln885_11_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_1929_p3),17));
    zext_ln885_12_fu_2021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_2006_p3),17));
    zext_ln885_13_fu_2098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_2090_p3),17));
    zext_ln885_14_fu_2183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_2167_p3),17));
    zext_ln885_15_fu_2260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_2252_p3),17));
    zext_ln885_16_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_2329_p3),17));
    zext_ln885_17_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_2413_p3),17));
    zext_ln885_18_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_2490_p3),17));
    zext_ln885_19_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_2574_p3),17));
    zext_ln885_1_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_1106_p3),17));
    zext_ln885_20_fu_2666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_20_fu_2651_p3),17));
    zext_ln885_21_fu_2743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_2735_p3),17));
    zext_ln885_22_fu_2827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_22_fu_2812_p3),17));
    zext_ln885_23_fu_2904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_2896_p3),17));
    zext_ln885_24_fu_2988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_24_fu_2973_p3),17));
    zext_ln885_25_fu_3065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_25_fu_3057_p3),17));
    zext_ln885_26_fu_3149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_26_fu_3134_p3),17));
    zext_ln885_27_fu_3226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_27_fu_3218_p3),17));
    zext_ln885_28_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_28_fu_3295_p3),17));
    zext_ln885_29_fu_3387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_29_fu_3379_p3),17));
    zext_ln885_2_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_1183_p3),17));
    zext_ln885_3_fu_1284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_1276_p3),17));
    zext_ln885_4_fu_1368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_1353_p3),17));
    zext_ln885_5_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_1437_p3),17));
    zext_ln885_6_fu_1538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_1514_p3),17));
    zext_ln885_7_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_1607_p3),17));
    zext_ln885_8_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_1684_p3),17));
    zext_ln885_9_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_1768_p3),17));
    zext_ln885_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_1022_p3),17));
end behav;
