E:\Logic-Workbench-Core\target\debug\liblogic_sim_core.rlib: E:\Logic-Workbench-Core\logic-sim-core\src\lib.rs
