bbl loader
rows at 0x43cf38
Cols at 0x43df40
vals at 0x84e048
end of col idx
#define add_r6_r0_imm_256_macro asm volatile (".word 0x10000313")
#define vsetvli_r7_r6_e32_macro asm volatile (".word 0x8373d7")
#define ld_r10_m_upper_20_macro asm volatile (".word 0x3a537")
#define add_r10_r10_imm_m_lower_12_macro asm volatile (".word 0xee050513")
#define ld_r13_v_upper_20_macro asm volatile (".word 0x43a6b7")
#define add_r13_r13_imm_v_lower_12_macro asm volatile (".word 0xee868693")
#define ld_r28_y_upper_20_macro asm volatile (".word 0x43be37")
#define add_r28_r28_imm_y_lower_12_macro asm volatile (".word 0xf10e0e13")
#define ld_r12_imm_0xfffff_macro asm volatile (".word 0xfffff637")
#define sub_r10_r10_r12_macro asm volatile (".word 0x40c50533")
#define sub_r11_r11_r12_macro asm volatile (".word 0x40c585b3")
#define sub_r13_r13_r12_macro asm volatile (".word 0x40c686b3")
#define sub_r28_r28_r12_macro asm volatile (".word 0x40ce0e33")
#define vlwv_v10_r10_macro asm volatile (".word 0x2056507")
#define vlwv_v13_r13_macro asm volatile (".word 0x206e687")
#define vadd_vv_v11_v10_v13_vm_macro asm volatile (".word 0x2d505d7")
#define vmul_vv_v11_v10_v13_vm_macro asm volatile (".word 0x96d525d7")
#define vswv_r11_v11_macro asm volatile (".word 0x205e5a7")
#define vswv_r28_v28_macro asm volatile (".word 0x20e6e27")
#define add_10_10_imm_256_macro asm volatile (".word 0x2050513")
#define add_11_11_imm_256_macro asm volatile (".word 0x2058593")
#define add_11_11_imm_32_macro asm volatile (".word 0x458593")
#define add_13_13_imm_256_macro asm volatile (".word 0x2068693")
#define add_28_28_imm_256_macro asm volatile (".word 0x20e0e13")
#define add_28_28_imm_32_macro asm volatile (".word 0x4e0e13")
#define vredsum_vs_v28_v28_v11_macro asm volatile (".word 0x2be2e57")
#define cp_r29_r13_macro asm volatile (".word 0x68e93")
#define cp_r13_r29_macro asm volatile (".word 0xe8693")
#define reset_v28_r0_macro asm volatile (".word 0x5e004e57")
#define move_r30_v28_macro asm volatile (".word 0x5fc06f57")
#define sw_r11_r30_macro asm volatile (".word 0x1e5a023")
#define ld_r12_imm_0xfffff_macro asm volatile (".word 0xfffff637")
#define ld_r23_n_upper_20_macro asm volatile (".word 0x3abb7")
#define add_r23_r23_imm_n_lower_12_macro asm volatile (".word 0x4b0b8b93")
#define sub_r23_r23_r12_macro asm volatile (".word 0x40cb8bb3")
#define ldw_r23_r23_imm_0_macro asm volatile (".word 0xbab83")
#define set_r18_0_macro asm volatile (".word 0x913")
#define set_r19_0_macro asm volatile (".word 0x993")
#define set_r20_0_macro asm volatile (".word 0xa13")
#define set_r21_0_macro asm volatile (".word 0xa93")
#define set_r22_0_macro asm volatile (".word 0xb13")
#define incr_r18_macro asm volatile (".word 0x190913")
#define blt_r18_r23_imm_neg_4_macro asm volatile (".word 0xff794ee3")
#define blt_r18_r23_imm_neg_20_macro asm volatile (".word 0xff7946e3")
#define blt_r18_r23_imm_neg_40_macro asm volatile (".word 0xfd794ce3")
#define blt_r18_r23_imm_neg_52_macro asm volatile (".word 0xfd7946e3")
#define blt_r18_r23_imm_neg_60_macro asm volatile (".word 0xfd7942e3")
#define blt_r18_r23_imm_neg_64_macro asm volatile (".word 0xfd7940e3")
#define blt_r18_r23_imm_neg_68_macro asm volatile (".word 0xfb794ee3")
#define blt_r18_r23_imm_neg_80_macro asm volatile (".word 0xfb7948e3")
#define blt_r18_r23_imm_neg_92_macro asm volatile (".word 0xfb7942e3")
#define add_r6_r0_imm_256_macro asm volatile (".word 0x10000313")
#define vsetvli_r7_r6_e32_macro asm volatile (".word 0x8373d7")
#define ld_r24_t_upper_20_macro asm volatile (".word 0x3ac37")
#define add_r24_r24_imm_t_lower_12_macro asm volatile (".word 0x458c0c13")
#define sub_r24_r24_r12_macro asm volatile (".word 0x40cc0c33")
#define stw_r24_r18_imm_0_macro asm volatile (".word 0x12c2023")
#define stw_r24_r25_imm_0_macro asm volatile (".word 0x19c2023")
#define ld_r24_rows_upper_20_macro asm volatile (".word 0x43cc37")
#define add_r24_r24_imm_rows_lower_12_macro asm volatile (".word 0xf38c0c13")
#define sub_r24_r24_r12_macro asm volatile (".word 0x40cc0c33")
#define ld_r27_vals_upper_20_macro asm volatile (".word 0x84edb7")
#define add_r27_r27_imm_vals_lower_12_macro asm volatile (".word 0x48d8d93")
#define sub_r27_r27_r12_macro asm volatile (".word 0x40cd8db3")
#define ld_r28_cols_upper_20_macro asm volatile (".word 0x43de37")
#define add_r28_r28_imm_cols_lower_12_macro asm volatile (".word 0xf40e0e13")
#define sub_r28_r28_r12_macro asm volatile (".word 0x40ce0e33")
cols at 0x43df40
#define ld_r29_v_upper_20_macro asm volatile (".word 0x43aeb7")
#define add_r29_r29_imm_v_lower_12_macro asm volatile (".word 0xee8e8e93")
#define sub_r29_r29_r12_macro asm volatile (".word 0x40ce8eb3")
#define ld_r31_y_upper_20_macro asm volatile (".word 0x43bfb7")
#define add_r31_r31_imm_y_lower_12_macro asm volatile (".word 0xf10f8f93")
#define sub_r31_r31_r12_macro asm volatile (".word 0x40cf8fb3")
#define incr_r24_by_4_macro asm volatile (".word 0x4c0c13")
#define ldw_r25_r24_imm_0_macro asm volatile (".word 0xc2c83")
#define ldw_r26_r24_imm_0_macro asm volatile (".word 0xc2d03")
#define sub_r25_r26_r25_macro asm volatile (".word 0x419d0cb3")
#define srl_r26_r25_imm_3_macro asm volatile (".word 0x3cdd13")
#define incr_r19_macro asm volatile (".word 0x198993")
#define blt_r19_r26_imm_neg_4_macro asm volatile (".word 0xffa9cee3")
#define blt_r19_r26_imm_neg_12_macro asm volatile (".word 0xffa9cae3")
#define blt_r19_r26_imm_neg_20_macro asm volatile (".word 0xffa9c6e3")
#define blt_r19_r26_imm_neg_24_macro asm volatile (".word 0xffa9c4e3")
#define blt_r19_r26_imm_neg_28_macro asm volatile (".word 0xffa9c4e3")
#define blt_r19_r26_imm_neg_32_macro asm volatile (".word 0xffa9c0e3")
#define blt_r19_r26_imm_neg_36_macro asm volatile (".word 0xfda9cee3")
#define beq_r19_r26_imm_pos_12_macro asm volatile (".word 0x1a98663")
#define beq_r19_r26_imm_pos_24_macro asm volatile (".word 0x1a98c63")
#define beq_r19_r26_imm_pos_32_macro asm volatile (".word 0x3a98063")
#define beq_r19_r26_imm_pos_36_macro asm volatile (".word 0x3a98263")
#define beq_r19_r26_imm_pos_40_macro asm volatile (".word 0x3a98463")
#define beq_r19_r26_imm_pos_48_macro asm volatile (".word 0x3a98863")
#define nop asm volatile (".word 0x13")
#define vlwv_v27_r27_macro asm volatile (".word 0x20ded87")
#define vlwv_v28_r28_macro asm volatile (".word 0x20e6e07")
#define incr32_r27_macro asm volatile (".word 0x20d8d93")
#define incr4_r31_macro asm volatile (".word 0x4f8f93")
#define incr32_r28_macro asm volatile (".word 0x20e0e13")
#define vsll_vi_v28_v28_imm_4_macro asm volatile (".word 0x97c13e57")
#define vswv_r24_v28_macro asm volatile (".word 0x20c6e27")
#define vswv_r31_v30_macro asm volatile (".word 0x20fefa7")
#define vliwv_v29_r29_v28_macro asm volatile (".word 0xfceee87")
#define vmul_vv_v29_v27_v29_vm_macro asm volatile (".word 0x97ddaed7")
#define vredsum_vs_v30_v30_v29_macro asm volatile (".word 0x3dfafd7")
#define reset_v30_r0_macro asm volatile (".word 0x5e004fd7")
#define vlwv_v29_r30_macro asm volatile (".word 0x20f6e87")
#define ld_r30_helper_base_upper_20_macro asm volatile (".word 0xc0000f37")
#define add_r30_r30_imm_helper_base_lower_12_macro asm volatile (".word 0xf0f13")
#define sub_r30_r30_r12_macro asm volatile (".word 0x40cf0f33")
#define stw_r30_r23_imm_0_macro asm volatile (".word 0x17f2023")
#define stw_r30_r24_imm_4_macro asm volatile (".word 0x18f2223")
#define stw_r30_r28_imm_8_macro asm volatile (".word 0x1cf2423")
#define stw_r30_r29_imm_12_macro asm volatile (".word 0x1df2623")
#define stw_r30_r0_imm_16_macro asm volatile (".word 0xf2823")
#define add_r22_r0_imm_1_macro asm volatile (".word 0x100b13")
#define stw_r30_r22_imm_24_macro asm volatile (".word 0x16f2c23")
#define add_r30_r30_imm_1024_macro asm volatile (".word 0x400f0f13")
last_op is 25562245
Input: /home/UNT/sa0659/RISCV/spike/riscv-isa-sim-spmv/tests/spmv/temp_dense.dat; Matrix Dim: 1024 by 1024; NNZ: 933002; Sparsity: 0.11022; Took 127669048 cycles
Last expected: 25562245
Last output: 25562245
Passed!
L2$ Bytes Read:            26362816
L2$ Bytes Written:         12168320
L2$ Read Accesses:         823838
L2$ Write Accesses:        380260
L2$ Read Misses:           633918
L2$ Write Misses:          0
L2$ Writebacks:            350527
L2$ Miss Rate:             52.647%
D$ Bytes Read:            344069649
D$ Bytes Written:         295888511
D$ Read Accesses:         102240339
D$ Write Accesses:        76257527
D$ Read Misses:           445954
D$ Write Misses:          377884
D$ Writebacks:            380260
D$ Miss Rate:             0.462%
