Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 22 20:36:47 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_all_timing_summary_routed.rpt -pb project_all_timing_summary_routed.pb -rpx project_all_timing_summary_routed.rpx -warn_on_violation
| Design       : project_all
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[9]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[0]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[10]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[1]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[2]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[3]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[4]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[5]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[6]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[7]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[8]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 931 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.194        0.000                      0                 1009        0.006        0.000                      0                 1009        3.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c2/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c2/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       12.461        0.000                      0                  106        0.180        0.000                      0                  106        9.500        0.000                       0                    59  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 4.744        0.000                      0                  105        0.262        0.000                      0                  105        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               0.194        0.000                      0                  773        0.006        0.000                      0                  773  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       14.997        0.000                      0                   25        1.158        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c2/inst/clk_in1
  To Clock:  c2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.704ns (10.190%)  route 6.205ns (89.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.882     8.552    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.100    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X14Y61         FDRE (Setup_fdre_C_R)       -0.524    21.014    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.014    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.704ns (10.190%)  route 6.205ns (89.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.882     8.552    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.100    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X14Y61         FDRE (Setup_fdre_C_R)       -0.524    21.014    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.014    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.704ns (10.190%)  route 6.205ns (89.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.882     8.552    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.100    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X14Y61         FDRE (Setup_fdre_C_R)       -0.524    21.014    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.014    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.704ns (10.190%)  route 6.205ns (89.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.882     8.552    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.100    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X14Y61         FDRE (Setup_fdre_C_R)       -0.524    21.014    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.014    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.704ns (10.190%)  route 6.205ns (89.810%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.882     8.552    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.100    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X14Y61         FDRE (Setup_fdre_C_R)       -0.524    21.014    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.014    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.739ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 0.704ns (10.623%)  route 5.923ns (89.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.600     8.271    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.517    21.520    v2/CLK
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.097    21.617    
                         clock uncertainty           -0.084    21.534    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    21.010    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.010    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 12.739    

Slack (MET) :             12.739ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 0.704ns (10.623%)  route 5.923ns (89.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.600     8.271    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.517    21.520    v2/CLK
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.097    21.617    
                         clock uncertainty           -0.084    21.534    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    21.010    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.010    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 12.739    

Slack (MET) :             12.739ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 0.704ns (10.623%)  route 5.923ns (89.377%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.600     8.271    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.517    21.520    v2/CLK
    SLICE_X14Y62         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.097    21.617    
                         clock uncertainty           -0.084    21.534    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    21.010    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.010    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 12.739    

Slack (MET) :             12.931ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.704ns (10.780%)  route 5.827ns (89.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.504     8.174    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X13Y61         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.097    21.618    
                         clock uncertainty           -0.084    21.535    
    SLICE_X13Y61         FDRE (Setup_fdre_C_R)       -0.429    21.106    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.106    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                 12.931    

Slack (MET) :             12.931ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.704ns (10.780%)  route 5.827ns (89.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X15Y61         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456     2.099 r  v2/v_cnt_reg[0]/Q
                         net (fo=21, routed)          4.649     6.749    v2/v_addr[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.674     7.546    v2/v_cnt[10]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.504     8.174    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.518    21.521    v2/CLK
    SLICE_X13Y61         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.097    21.618    
                         clock uncertainty           -0.084    21.535    
    SLICE_X13Y61         FDRE (Setup_fdre_C_R)       -0.429    21.106    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.106    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                 12.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.380%)  route 0.135ns (41.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.572     0.574    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.135     0.849    v2/h_addr[7]
    SLICE_X14Y59         LUT5 (Prop_lut5_I2_O)        0.048     0.897 r  v2/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.897    v2/p_0_in__0[9]
    SLICE_X14Y59         FDRE                                         r  v2/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.843     0.845    v2/CLK
    SLICE_X14Y59         FDRE                                         r  v2/h_cnt_reg[9]/C
                         clock pessimism             -0.258     0.587    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.131     0.718    v2/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.572     0.574    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.135     0.849    v2/h_addr[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.894 r  v2/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.894    v2/p_0_in__0[8]
    SLICE_X14Y59         FDRE                                         r  v2/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.843     0.845    v2/CLK
    SLICE_X14Y59         FDRE                                         r  v2/h_cnt_reg[8]/C
                         clock pessimism             -0.258     0.587    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.120     0.707    v2/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.258%)  route 0.119ns (45.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.557     0.559    ps/clk_out1
    SLICE_X69Y79         FDCE                                         r  ps/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  ps/temp_data_reg[0]/Q
                         net (fo=3, routed)           0.119     0.818    ps/temp_data[0]
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.827     0.829    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[0]/C
                         clock pessimism             -0.257     0.572    
    SLICE_X68Y79         FDCE (Hold_fdce_C_D)         0.057     0.629    ps/ps2_byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps/temp_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.253%)  route 0.140ns (49.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.558     0.560    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  ps/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.140     0.840    ps/temp_data[4]
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.827     0.829    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[4]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X68Y79         FDCE (Hold_fdce_C_D)         0.075     0.648    ps/ps2_byte_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps/ps2_clk_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_clk_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.140%)  route 0.118ns (41.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X70Y78         FDCE                                         r  ps/ps2_clk_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  ps/ps2_clk_r1_reg/Q
                         net (fo=3, routed)           0.118     0.840    ps/ps2_clk_r1
    SLICE_X69Y78         FDCE                                         r  ps/ps2_clk_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X69Y78         FDCE                                         r  ps/ps2_clk_r2_reg/C
                         clock pessimism             -0.256     0.572    
    SLICE_X69Y78         FDCE (Hold_fdce_C_D)         0.075     0.647    ps/ps2_clk_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps/ps2_byte_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.072%)  route 0.140ns (42.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.557     0.559    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y79         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  ps/ps2_byte_r_reg[1]/Q
                         net (fo=8, routed)           0.140     0.840    ps/ps2_byte_r_reg_n_0_[1]
    SLICE_X68Y77         LUT4 (Prop_lut4_I1_O)        0.045     0.885 r  ps/ps2_ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     0.885    ps/ps2_ascii[0]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  ps/ps2_ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.825     0.827    ps/clk_out1
    SLICE_X68Y77         FDRE                                         r  ps/ps2_ascii_reg[0]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X68Y77         FDRE (Hold_fdre_C_D)         0.091     0.662    ps/ps2_ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ps/temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.558     0.560    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  ps/temp_data_reg[7]/Q
                         net (fo=3, routed)           0.194     0.894    ps/temp_data[7]
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.827     0.829    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[7]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X68Y79         FDCE (Hold_fdce_C_D)         0.078     0.651    ps/ps2_byte_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps/ps2_clk_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.026%)  route 0.145ns (40.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X70Y78         FDCE                                         r  ps/ps2_clk_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  ps/ps2_clk_r1_reg/Q
                         net (fo=3, routed)           0.145     0.867    ps/ps2_clk_r1
    SLICE_X69Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  ps/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    ps/temp_data[1]_i_1_n_0
    SLICE_X69Y78         FDCE                                         r  ps/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X69Y78         FDCE                                         r  ps/temp_data_reg[1]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X69Y78         FDCE (Hold_fdce_C_D)         0.092     0.664    ps/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.575%)  route 0.148ns (41.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.558     0.560    ps/clk_out1
    SLICE_X70Y80         FDCE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.148     0.871    ps/num[2]
    SLICE_X68Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.916 r  ps/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.916    ps/temp_data[7]_i_1_n_0
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.828     0.830    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[7]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X68Y80         FDCE (Hold_fdce_C_D)         0.092     0.666    ps/temp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps/FSM_sequential_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.549%)  route 0.148ns (41.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.558     0.560    ps/clk_out1
    SLICE_X70Y80         FDCE                                         r  ps/FSM_sequential_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  ps/FSM_sequential_num_reg[2]/Q
                         net (fo=14, routed)          0.148     0.872    ps/num[2]
    SLICE_X68Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.917 r  ps/temp_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.917    ps/temp_data[4]_i_1_n_0
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.828     0.830    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[4]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X68Y80         FDCE (Hold_fdce_C_D)         0.091     0.665    ps/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y59     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y60     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y59     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y59     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y60     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y60     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y60     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y60     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y59     v2/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y59     v2/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y59     v2/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y60     v2/h_de_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y59     v2/hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y62     v2/v_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y62     v2/v_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y62     v2/v_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y61     v2/v_de_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y63     v2/vs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y59     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y60     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y59     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y59     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y60     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y60     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y60     v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y60     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y59     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y59     v2/h_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.660ns (33.243%)  route 3.334ns (66.757%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.932    10.300    b3/prediv[15]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  b3/prediv_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X3Y139         FDRE                                         r  b3/prediv_reg[0]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y139         FDRE (Setup_fdre_C_CE)      -0.205    15.044    b3/prediv_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.660ns (33.243%)  route 3.334ns (66.757%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.932    10.300    b3/prediv[15]_i_1_n_0
    SLICE_X3Y139         FDSE                                         r  b3/prediv_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X3Y139         FDSE                                         r  b3/prediv_reg[2]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y139         FDSE (Setup_fdse_C_CE)      -0.205    15.044    b3/prediv_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X3Y140         FDSE                                         r  b3/prediv_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X3Y140         FDSE                                         r  b3/prediv_reg[13]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y140         FDSE (Setup_fdse_C_CE)      -0.205    15.044    b3/prediv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  b3/prediv_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X3Y140         FDRE                                         r  b3/prediv_reg[5]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y140         FDRE (Setup_fdre_C_CE)      -0.205    15.044    b3/prediv_reg[5]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X3Y140         FDSE                                         r  b3/prediv_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X3Y140         FDSE                                         r  b3/prediv_reg[7]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y140         FDSE (Setup_fdse_C_CE)      -0.205    15.044    b3/prediv_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  b3/prediv_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X3Y140         FDRE                                         r  b3/prediv_reg[8]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y140         FDRE (Setup_fdre_C_CE)      -0.205    15.044    b3/prediv_reg[8]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[11]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y140         FDSE (Setup_fdse_C_CE)      -0.169    15.080    b3/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[12]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y140         FDSE (Setup_fdse_C_CE)      -0.169    15.080    b3/prediv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[1]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y140         FDSE (Setup_fdse_C_CE)      -0.169    15.080    b3/prediv_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 b3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.660ns (35.254%)  route 3.049ns (64.746%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X2Y136         FDRE                                         r  b3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  b3/cnt_reg[2]/Q
                         net (fo=2, routed)           1.412     7.236    b3/cnt_reg[2]
    SLICE_X3Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.360 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.360    b3/delay[12]_i_11_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.892 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.892    b3/delay_reg[12]_i_3_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.049 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.989     9.038    b3/delay_reg[12]_i_1_n_2
    SLICE_X5Y140         LUT5 (Prop_lut5_I0_O)        0.329     9.367 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.648    10.015    b3/prediv[15]_i_1_n_0
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.587    15.009    b3/clk
    SLICE_X2Y140         FDSE                                         r  b3/prediv_reg[3]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y140         FDSE (Setup_fdse_C_CE)      -0.169    15.080    b3/prediv_reg[3]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  5.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.557     1.476    d1/a0/clk
    SLICE_X61Y79         FDRE                                         r  d1/a0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d1/a0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     1.735    d1/a0/cnt_reg[11]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  d1/a0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    d1/a0/cnt_reg[8]_i_1_n_4
    SLICE_X61Y79         FDRE                                         r  d1/a0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.826     1.991    d1/a0/clk
    SLICE_X61Y79         FDRE                                         r  d1/a0/cnt_reg[11]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.581    d1/a0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.556     1.475    d1/a0/clk
    SLICE_X61Y77         FDRE                                         r  d1/a0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d1/a0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.736    d1/a0/cnt_reg[3]
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  d1/a0/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.844    d1/a0/cnt_reg[0]_i_2_n_4
    SLICE_X61Y77         FDRE                                         r  d1/a0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.824     1.989    d1/a0/clk
    SLICE_X61Y77         FDRE                                         r  d1/a0/cnt_reg[3]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.105     1.580    d1/a0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.556     1.475    d1/a0/clk
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d1/a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.736    d1/a0/cnt_reg[7]
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  d1/a0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    d1/a0/cnt_reg[4]_i_1_n_4
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.825     1.990    d1/a0/clk
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.105     1.580    d1/a0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 b3/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.596     1.515    b3/clk
    SLICE_X2Y138         FDRE                                         r  b3/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  b3/cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.805    b3/cnt_reg[10]
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  b3/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.915    b3/cnt_reg[8]_i_1__0_n_5
    SLICE_X2Y138         FDRE                                         r  b3/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.869     2.034    b3/clk
    SLICE_X2Y138         FDRE                                         r  b3/cnt_reg[10]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.134     1.649    b3/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 b3/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.596     1.515    b3/clk
    SLICE_X2Y139         FDRE                                         r  b3/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  b3/cnt_reg[14]/Q
                         net (fo=2, routed)           0.126     1.805    b3/cnt_reg[14]
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  b3/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.915    b3/cnt_reg[12]_i_1__0_n_5
    SLICE_X2Y139         FDRE                                         r  b3/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.869     2.034    b3/clk
    SLICE_X2Y139         FDRE                                         r  b3/cnt_reg[14]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.134     1.649    b3/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b3/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.595     1.514    b3/clk
    SLICE_X2Y137         FDRE                                         r  b3/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  b3/cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.805    b3/cnt_reg[6]
    SLICE_X2Y137         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  b3/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.915    b3/cnt_reg[4]_i_1__0_n_5
    SLICE_X2Y137         FDRE                                         r  b3/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.867     2.032    b3/clk
    SLICE_X2Y137         FDRE                                         r  b3/cnt_reg[6]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.134     1.648    b3/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.556     1.475    d1/a0/clk
    SLICE_X61Y77         FDRE                                         r  d1/a0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d1/a0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.121     1.737    d1/a0/cnt_reg[2]
    SLICE_X61Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  d1/a0/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.848    d1/a0/cnt_reg[0]_i_2_n_5
    SLICE_X61Y77         FDRE                                         r  d1/a0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.824     1.989    d1/a0/clk
    SLICE_X61Y77         FDRE                                         r  d1/a0/cnt_reg[2]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.105     1.580    d1/a0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.556     1.475    d1/a0/clk
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d1/a0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.121     1.737    d1/a0/cnt_reg[6]
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  d1/a0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    d1/a0/cnt_reg[4]_i_1_n_5
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.825     1.990    d1/a0/clk
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.105     1.580    d1/a0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.556     1.475    d1/a0/clk
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  d1/a0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.734    d1/a0/cnt_reg[4]
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  d1/a0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    d1/a0/cnt_reg[4]_i_1_n_7
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.825     1.990    d1/a0/clk
    SLICE_X61Y78         FDRE                                         r  d1/a0/cnt_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.105     1.580    d1/a0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.557     1.476    d1/a0/clk
    SLICE_X61Y79         FDRE                                         r  d1/a0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d1/a0/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117     1.735    d1/a0/cnt_reg[8]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  d1/a0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    d1/a0/cnt_reg[8]_i_1_n_7
    SLICE_X61Y79         FDRE                                         r  d1/a0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.826     1.991    d1/a0/clk
    SLICE_X61Y79         FDRE                                         r  d1/a0/cnt_reg[8]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.581    d1/a0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136  b3/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136  b3/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136  b3/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y136  b3/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y61  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y141  b3/beep_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138  b3/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138  b3/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138  b3/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138  b3/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y62  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y137  b3/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y137  b3/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y137  b3/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y137  b3/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y79  d1/a0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y79  d1/a0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y80  d1/a0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y79  d1/a0/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y79  d1/a0/cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 4.731ns (37.955%)  route 7.734ns (62.045%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      3.841    10.231 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          3.878    14.108    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.628    15.050    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.050    
                         clock uncertainty           -0.182    14.868    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.302    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 4.731ns (38.032%)  route 7.708ns (61.968%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      3.841    10.231 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          3.852    14.083    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y14         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.623    15.045    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.045    
                         clock uncertainty           -0.182    14.863    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.297    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.352ns  (logic 4.731ns (38.302%)  route 7.621ns (61.698%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      3.841    10.231 r  v1/raddr__0/P[2]
                         net (fo=55, routed)          3.765    13.995    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y25         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.538    14.960    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.960    
                         clock uncertainty           -0.182    14.778    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.212    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.635ns  (logic 4.855ns (38.424%)  route 7.780ns (61.576%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[14])
                                                      3.841    10.231 r  v1/raddr__0/P[14]
                         net (fo=60, routed)          2.605    12.835    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.959 r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.319    14.279    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.703    15.126    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.126    
                         clock uncertainty           -0.182    14.943    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.500    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.272ns  (logic 4.731ns (38.551%)  route 7.541ns (61.449%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      3.841    10.231 r  v1/raddr__0/P[10]
                         net (fo=55, routed)          3.685    13.915    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y25         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.538    14.960    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.960    
                         clock uncertainty           -0.182    14.778    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.212    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.349ns  (logic 4.731ns (38.310%)  route 7.618ns (61.690%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      3.841    10.231 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          3.762    13.993    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.626    15.048    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.048    
                         clock uncertainty           -0.182    14.866    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.300    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.257ns  (logic 4.731ns (38.597%)  route 7.526ns (61.403%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      3.841    10.231 r  v1/raddr__0/P[2]
                         net (fo=55, routed)          3.670    13.901    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.535    14.957    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.209    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 4.731ns (38.631%)  route 7.516ns (61.369%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      3.841    10.231 r  v1/raddr__0/P[1]
                         net (fo=55, routed)          3.659    13.890    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y25         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.538    14.960    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.960    
                         clock uncertainty           -0.182    14.778    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.212    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.242ns  (logic 4.731ns (38.646%)  route 7.511ns (61.354%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[3])
                                                      3.841    10.231 r  v1/raddr__0/P[3]
                         net (fo=55, routed)          3.655    13.885    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.540    14.962    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.962    
                         clock uncertainty           -0.182    14.780    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.214    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.407ns  (logic 4.731ns (38.131%)  route 7.676ns (61.869%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.641     1.643    v2/CLK
    SLICE_X14Y61         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  v2/v_cnt_reg[1]/Q
                         net (fo=21, routed)          1.585     3.746    v2/v_addr[1]
    SLICE_X14Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.870 f  v2/raddr__0_i_29/O
                         net (fo=1, routed)           0.498     4.369    v2/raddr__0_i_29_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.493 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.825     5.317    v2/raddr__0_i_21_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I0_O)        0.124     5.441 r  v2/raddr__0_i_6/O
                         net (fo=1, routed)           0.948     6.390    v1/A[4]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841    10.231 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          3.820    14.051    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.713    15.136    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.136    
                         clock uncertainty           -0.182    14.953    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.387    aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.174ns (27.227%)  route 3.138ns (72.773%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      0.707     3.942 r  v1/raddr__0/P[2]
                         net (fo=55, routed)          1.892     5.834    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.684     5.286    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.286    
                         clock uncertainty            0.182     5.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.828    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           5.834    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.174ns (25.693%)  route 3.395ns (74.307%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[1])
                                                      0.707     3.942 r  v1/raddr__0/P[1]
                         net (fo=55, routed)          2.150     6.092    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.860     5.462    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360     6.004    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.092    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.174ns (26.596%)  route 3.240ns (73.404%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.280ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.707     3.942 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          1.994     5.937    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y26         RAMB18E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.678     5.280    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.280    
                         clock uncertainty            0.182     5.462    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.360     5.822    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.822    
                         arrival time                           5.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.174ns (26.489%)  route 3.258ns (73.511%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[12])
                                                      0.707     3.942 r  v1/raddr__0/P[12]
                         net (fo=60, routed)          2.012     5.954    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y16         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.681     5.283    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.283    
                         clock uncertainty            0.182     5.465    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.360     5.825    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.825    
                         arrival time                           5.954    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.174ns (26.429%)  route 3.268ns (73.571%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[4])
                                                      0.707     3.942 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          2.022     5.965    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.689     5.291    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.182     5.473    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.833    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.833    
                         arrival time                           5.965    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.174ns (27.776%)  route 3.053ns (72.224%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[11])
                                                      0.707     3.942 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          1.807     5.749    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X64Y60         FDRE                                         r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.631     5.234    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y60         FDRE                                         r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.182     5.416    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.192     5.608    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.608    
                         arrival time                           5.749    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.174ns (26.526%)  route 3.252ns (73.474%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.423ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[11])
                                                      0.707     3.942 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          2.006     5.948    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X9Y43          FDRE                                         r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.820     5.423    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y43          FDRE                                         r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.000     5.423    
                         clock uncertainty            0.182     5.605    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.192     5.797    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.948    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.174ns (26.337%)  route 3.284ns (73.663%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.707     3.942 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          2.038     5.980    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.684     5.286    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.286    
                         clock uncertainty            0.182     5.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.360     5.828    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           5.980    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.174ns (26.261%)  route 3.297ns (73.739%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[1])
                                                      0.707     3.942 r  v1/raddr__0/P[1]
                         net (fo=55, routed)          2.051     5.993    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.684     5.286    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.286    
                         clock uncertainty            0.182     5.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360     5.828    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           5.993    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.174ns (26.337%)  route 3.284ns (73.663%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.273ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.519     1.522    v2/CLK
    SLICE_X15Y59         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.367     1.889 r  v2/h_cnt_reg[7]/Q
                         net (fo=14, routed)          0.454     2.343    v2/h_addr[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I2_O)        0.100     2.443 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.792     3.235    v1/C[6]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.707     3.942 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          2.038     5.980    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y14         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.671     5.273    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.273    
                         clock uncertainty            0.182     5.455    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.360     5.815    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.815    
                         arrival time                           5.980    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.580ns (12.950%)  route 3.899ns (87.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.797     6.095    ps/rstn
    SLICE_X68Y80         FDCE                                         f  ps/temp_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[4]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y80         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.580ns (12.950%)  route 3.899ns (87.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.797     6.095    ps/rstn
    SLICE_X68Y80         FDCE                                         f  ps/temp_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[6]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y80         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/temp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.580ns (12.950%)  route 3.899ns (87.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.797     6.095    ps/rstn
    SLICE_X68Y80         FDCE                                         f  ps/temp_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y80         FDCE                                         r  ps/temp_data_reg[7]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y80         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/temp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[0]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[1]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[1]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[2]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[2]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[3]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[3]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[4]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[4]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[5]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[5]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 ps/ps2_ascii_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_byte_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.580ns (13.371%)  route 3.758ns (86.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.614     1.616    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.456     2.072 r  ps/ps2_ascii_reg[3]/Q
                         net (fo=8, routed)           2.102     4.174    ps/ps2_byte[3]
    SLICE_X62Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.298 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          1.656     5.954    ps/rstn
    SLICE_X68Y79         FDCE                                         f  ps/ps2_byte_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          1.498    21.501    ps/clk_out1
    SLICE_X68Y79         FDCE                                         r  ps/ps2_byte_r_reg[6]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.084    21.497    
    SLICE_X68Y79         FDCE (Recov_fdce_C_CLR)     -0.405    21.092    ps/ps2_byte_r_reg[6]
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 15.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_state_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.228%)  route 0.894ns (82.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.389     1.637    ps/rstn
    SLICE_X67Y78         FDCE                                         f  ps/ps2_state_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X67Y78         FDCE                                         r  ps/ps2_state_r_reg/C
                         clock pessimism             -0.256     0.572    
    SLICE_X67Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.480    ps/ps2_state_r_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_clk_r0_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.186ns (15.511%)  route 1.013ns (84.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.508     1.757    ps/rstn
    SLICE_X70Y78         FDCE                                         f  ps/ps2_clk_r0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X70Y78         FDCE                                         r  ps/ps2_clk_r0_reg/C
                         clock pessimism             -0.234     0.594    
    SLICE_X70Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    ps/ps2_clk_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_clk_r1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.186ns (15.511%)  route 1.013ns (84.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.508     1.757    ps/rstn
    SLICE_X70Y78         FDCE                                         f  ps/ps2_clk_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X70Y78         FDCE                                         r  ps/ps2_clk_r1_reg/C
                         clock pessimism             -0.234     0.594    
    SLICE_X70Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.527    ps/ps2_clk_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/key_f0_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.325%)  route 1.028ns (84.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.523     1.771    ps/rstn
    SLICE_X69Y78         FDCE                                         f  ps/key_f0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X69Y78         FDCE                                         r  ps/key_f0_reg/C
                         clock pessimism             -0.234     0.594    
    SLICE_X69Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.502    ps/key_f0_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/ps2_clk_r2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.325%)  route 1.028ns (84.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.523     1.771    ps/rstn
    SLICE_X69Y78         FDCE                                         f  ps/ps2_clk_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X69Y78         FDCE                                         r  ps/ps2_clk_r2_reg/C
                         clock pessimism             -0.234     0.594    
    SLICE_X69Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.502    ps/ps2_clk_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.325%)  route 1.028ns (84.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.523     1.771    ps/rstn
    SLICE_X69Y78         FDCE                                         f  ps/temp_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X69Y78         FDCE                                         r  ps/temp_data_reg[1]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X69Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.502    ps/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.186ns (15.270%)  route 1.032ns (84.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.527     1.776    ps/rstn
    SLICE_X68Y78         FDCE                                         f  ps/temp_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.826     0.828    ps/clk_out1
    SLICE_X68Y78         FDCE                                         r  ps/temp_data_reg[2]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X68Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.502    ps/temp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/temp_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.186ns (14.618%)  route 1.086ns (85.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.582     1.830    ps/rstn
    SLICE_X70Y79         FDCE                                         f  ps/temp_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.827     0.829    ps/clk_out1
    SLICE_X70Y79         FDCE                                         r  ps/temp_data_reg[3]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X70Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.528    ps/temp_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/FSM_sequential_num_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.925%)  route 1.150ns (86.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.645     1.893    ps/rstn
    SLICE_X70Y80         FDCE                                         f  ps/FSM_sequential_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.828     0.830    ps/clk_out1
    SLICE_X70Y80         FDCE                                         r  ps/FSM_sequential_num_reg[0]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X70Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.529    ps/FSM_sequential_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 ps/ps2_ascii_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps/FSM_sequential_num_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.186ns (13.925%)  route 1.150ns (86.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.556     0.558    ps/clk_out1
    SLICE_X67Y77         FDSE                                         r  ps/ps2_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDSE (Prop_fdse_C_Q)         0.141     0.699 f  ps/ps2_ascii_reg[1]/Q
                         net (fo=8, routed)           0.505     1.203    ps/ps2_byte[1]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.248 f  ps/cnt[0]_i_1__1/O
                         net (fo=43, routed)          0.645     1.893    ps/rstn
    SLICE_X70Y80         FDCE                                         f  ps/FSM_sequential_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=57, routed)          0.828     0.830    ps/clk_out1
    SLICE_X70Y80         FDCE                                         r  ps/FSM_sequential_num_reg[1]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X70Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.529    ps/FSM_sequential_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  1.365    





