<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="memWrite" language="c" vlnv="xilinx.com:hls:memWrite:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -D VGG16 -I /home/zhoujw/FPGA/PipeCNN/project_xilinx/device" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
      <port name="CONV_IN" mode="read_only" dataWidth="16" portType="stream"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="out_dim1" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="out_dim2" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="out_dim3" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
      <arg name="out_dim1xbatch" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
      <arg name="out_dim1x2xbatch" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="batch_indx_dim1" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="batch_indx_dim2" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="padd_offset" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="pool_on" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="pool_size" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="pool_stride" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="top" addressQualifier="1" id="11" port="M_AXI_GMEM0" size="0x8" offset="0x68" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="conv_in" addressQualifier="4" id="12" port="CONV_IN" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="conv_in" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
