--- verilog_synth
+++ uhdm_synth
@@ -1,11 +1,11 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:3.1-22.10" *)
+(* top =  1  *)
 module uut_forgen01(a, y);
-(* src = "dut.sv:5.13-5.14" *)
+(* src = "dut.sv:3.21-3.22" *)
 input [4:0] a;
 wire [4:0] a;
-(* src = "dut.sv:6.8-6.9" *)
+(* src = "dut.sv:3.24-3.25" *)
 output y;
 wire y;
 wire _00_;
@@ -16,10 +16,7 @@
 wire _05_;
 wire _06_;
 wire _07_;
-(* src = "dut.sv:8.9-8.10" *)
-wire [31:0] i;
-(* src = "dut.sv:8.12-8.13" *)
-wire [31:0] j;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:9.12-9.15" *)
 wire [31:0] lut;
 \$_MUX_  _08_ (
@@ -29,8 +26,8 @@
 .Y(_06_)
 );
 \$_AND_  _09_ (
-.A(a[1]),
-.B(a[0]),
+.A(a[0]),
+.B(a[1]),
 .Y(_07_)
 );
 \$_ANDNOT_  _10_ (
@@ -73,7 +70,5 @@
 .S(a[4]),
 .Y(y)
 );
-assign i = 32'd32;
-assign j = 32'd6;
 assign lut = 32'd2693408940;
 endmodule
