#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 20 16:08:02 2022
# Process ID: 5648
# Current directory: D:/Desktop/experiment/addr_32bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4084 D:\Desktop\experiment\addr_32bit\addr_32bit.xpr
# Log file: D:/Desktop/experiment/addr_32bit/vivado.log
# Journal file: D:/Desktop/experiment/addr_32bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/experiment/addr_32bit/addr_32bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_addr_32bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_addr_32bit_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3e44a8e15c804fbd94604825e0b6d801 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_addr_32bit_behav xil_defaultlib.sim_addr_32bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_addr_32bit_behav -key {Behavioral:sim_1:Functional:sim_addr_32bit} -tclbatch {sim_addr_32bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_addr_32bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_addr_32bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_addr_32bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_addr_32bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_16bit/addr_16bit.srcs/sources_1/new/addr_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sources_1/new/addr_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_4bit/addr_4bit.srcs/sources_1/new/addr_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/fulladder/fulladder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/halfadder/halfadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sim_1/new/sim_addr_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_addr_32bit
ERROR: [VRFC 10-1412] syntax error near s9a31 [D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sim_1/new/sim_addr_32bit.v:30]
ERROR: [VRFC 10-1040] module sim_addr_32bit ignored due to previous errors [D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sim_1/new/sim_addr_32bit.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_addr_32bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_addr_32bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_16bit/addr_16bit.srcs/sources_1/new/addr_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sources_1/new/addr_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_4bit/addr_4bit.srcs/sources_1/new/addr_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/fulladder/fulladder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/halfadder/halfadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/addr_32bit/addr_32bit.srcs/sim_1/new/sim_addr_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_addr_32bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3e44a8e15c804fbd94604825e0b6d801 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_addr_32bit_behav xil_defaultlib.sim_addr_32bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.addr_4bit
Compiling module xil_defaultlib.addr_16bit
Compiling module xil_defaultlib.addr_32bit
Compiling module xil_defaultlib.sim_addr_32bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_addr_32bit_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/experiment/addr_32bit/addr_32bit.sim/sim_1/behav/xsim/xsim.dir/sim_addr_32bit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 20 16:10:01 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 23:47:27 2022...
