INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:03:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 buffer49/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer28/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 1.984ns (31.256%)  route 4.364ns (68.744%))
  Logic Levels:           22  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1748, unset)         0.508     0.508    buffer49/clk
    SLICE_X20Y76         FDRE                                         r  buffer49/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer49/outs_reg[1]/Q
                         net (fo=1, routed)           0.431     1.171    addi16/Memory_reg[3][0]_i_13_1[0]
    SLICE_X20Y81         LUT4 (Prop_lut4_I3_O)        0.119     1.290 r  addi16/Memory[1][4]_i_9/O
                         net (fo=1, routed)           0.000     1.290    addi16/Memory[1][4]_i_9_n_0
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.528 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.528    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.578 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.578    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X20Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.628 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.628    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X20Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.678 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.678    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X20Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.728 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.728    addi16/Memory_reg[3][0]_i_30_n_0
    SLICE_X20Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.778 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.778    addi16/Memory_reg[3][0]_i_19_n_0
    SLICE_X20Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.925 r  addi16/Memory_reg[3][0]_i_15/O[3]
                         net (fo=3, routed)           0.402     2.328    cmpi4/Memory_reg[1][0]_i_2_0[27]
    SLICE_X19Y85         LUT6 (Prop_lut6_I5_O)        0.120     2.448 r  cmpi4/Memory[1][0]_i_5/O
                         net (fo=1, routed)           0.000     2.448    cmpi4/Memory[1][0]_i_5_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     2.730 r  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, routed)           0.327     3.056    buffer98/fifo/result[0]
    SLICE_X18Y85         LUT3 (Prop_lut3_I0_O)        0.123     3.179 r  buffer98/fifo/transmitValue_i_4__14/O
                         net (fo=4, routed)           0.363     3.542    fork27/control/generateBlocks[1].regblock/buffer98_outs
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.043     3.585 f  fork27/control/generateBlocks[1].regblock/fullReg_i_2__15/O
                         net (fo=5, routed)           0.316     3.902    buffer91/fifo/mux23_outs_valid
    SLICE_X22Y80         LUT6 (Prop_lut6_I2_O)        0.043     3.945 f  buffer91/fifo/Head[0]_i_2__0/O
                         net (fo=5, routed)           0.182     4.127    fork27/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X22Y79         LUT3 (Prop_lut3_I1_O)        0.043     4.170 r  fork27/control/generateBlocks[0].regblock/i___3_i_3/O
                         net (fo=3, routed)           0.361     4.530    fork27/control/generateBlocks[1].regblock/blockStopArray[0]
    SLICE_X20Y78         LUT6 (Prop_lut6_I0_O)        0.043     4.573 r  fork27/control/generateBlocks[1].regblock/i___3_i_2/O
                         net (fo=6, routed)           0.174     4.747    buffer49/control/anyBlockStop
    SLICE_X21Y78         LUT2 (Prop_lut2_I1_O)        0.043     4.790 f  buffer49/control/Memory[0][31]_i_2__1/O
                         net (fo=4, routed)           0.282     5.072    fork16/control/generateBlocks[3].regblock/transmitValue_reg_2
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.043     5.115 r  fork16/control/generateBlocks[3].regblock/transmitValue_i_2__21/O
                         net (fo=2, routed)           0.224     5.339    fork16/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X23Y75         LUT6 (Prop_lut6_I2_O)        0.043     5.382 f  fork16/control/generateBlocks[0].regblock/transmitValue_i_2__76/O
                         net (fo=10, routed)          0.233     5.615    buffer37/control/outs_reg[31]
    SLICE_X24Y75         LUT6 (Prop_lut6_I5_O)        0.043     5.658 r  buffer37/control/fullReg_i_11/O
                         net (fo=1, routed)           0.244     5.902    fork15/control/generateBlocks[7].regblock/fullReg_i_3__19
    SLICE_X24Y76         LUT6 (Prop_lut6_I1_O)        0.043     5.945 r  fork15/control/generateBlocks[7].regblock/fullReg_i_8__2/O
                         net (fo=1, routed)           0.093     6.038    fork15/control/generateBlocks[8].regblock/transmitValue_reg_4
    SLICE_X24Y76         LUT5 (Prop_lut5_I4_O)        0.043     6.081 f  fork15/control/generateBlocks[8].regblock/fullReg_i_3__19/O
                         net (fo=24, routed)          0.439     6.520    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I3_O)        0.043     6.563 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.292     6.856    buffer28/E[0]
    SLICE_X32Y75         FDRE                                         r  buffer28/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1748, unset)         0.483     7.683    buffer28/clk
    SLICE_X32Y75         FDRE                                         r  buffer28/dataReg_reg[25]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.194     7.453    buffer28/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  0.598    




