{"vcs1":{"timestamp_begin":1739429909.314146645, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739429909.646247252, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739429909.967435813, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739429909.094503816}
{"VCS_COMP_START_TIME": 1739429909.094503816}
{"VCS_COMP_END_TIME": 1739429910.181221395}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150352}}
