[2025-09-17 08:32:18] START suite=qualcomm_srv trace=srv243_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv243_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2624399 heartbeat IPC: 3.81 cumulative IPC: 3.81 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5091553 heartbeat IPC: 4.053 cumulative IPC: 3.928 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5091553 cumulative IPC: 3.928 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5091553 cumulative IPC: 3.928 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13610979 heartbeat IPC: 1.174 cumulative IPC: 1.174 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22067509 heartbeat IPC: 1.183 cumulative IPC: 1.178 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30556510 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39099015 heartbeat IPC: 1.171 cumulative IPC: 1.176 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47569916 heartbeat IPC: 1.181 cumulative IPC: 1.177 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 56085092 heartbeat IPC: 1.174 cumulative IPC: 1.177 (Simulation time: 00 hr 07 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv243_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 64651389 heartbeat IPC: 1.167 cumulative IPC: 1.175 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72981602 heartbeat IPC: 1.2 cumulative IPC: 1.178 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 81527831 heartbeat IPC: 1.17 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84864316 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84864316 cumulative IPC: 1.178 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv243_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.178 instructions: 100000003 cycles: 84864316
CPU 0 Branch Prediction Accuracy: 92.33% MPKI: 13.8 Average ROB Occupancy at Mispredict: 28.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1202
BRANCH_INDIRECT: 0.3594
BRANCH_CONDITIONAL: 11.94
BRANCH_DIRECT_CALL: 0.445
BRANCH_INDIRECT_CALL: 0.5205
BRANCH_RETURN: 0.4175


====Backend Stall Breakdown====
ROB_STALL: 46720
LQ_STALL: 0
SQ_STALL: 361453


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 77.121216
REPLAY_LOAD: 22.913979
NON_REPLAY_LOAD: 16.505093

== Total ==
ADDR_TRANS: 2545
REPLAY_LOAD: 8524
NON_REPLAY_LOAD: 35651

== Counts ==
ADDR_TRANS: 33
REPLAY_LOAD: 372
NON_REPLAY_LOAD: 2160

cpu0->cpu0_STLB TOTAL        ACCESS:    2069035 HIT:    2055788 MISS:      13247 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2069035 HIT:    2055788 MISS:      13247 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 77.35 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9685893 HIT:    8915630 MISS:     770263 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7899326 HIT:    7239593 MISS:     659733 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599949 HIT:     509525 MISS:      90424 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164470 HIT:    1154941 MISS:       9529 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22148 HIT:      11571 MISS:      10577 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15128066 HIT:    7596381 MISS:    7531685 MSHR_MERGE:    1813902
cpu0->cpu0_L1I LOAD         ACCESS:   15128066 HIT:    7596381 MISS:    7531685 MSHR_MERGE:    1813902
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29761608 HIT:   25272025 MISS:    4489583 MSHR_MERGE:    1685931
cpu0->cpu0_L1D LOAD         ACCESS:   16551896 HIT:   13899168 MISS:    2652728 MSHR_MERGE:     471176
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13182943 HIT:   11368355 MISS:    1814588 MSHR_MERGE:    1214636
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26769 HIT:       4502 MISS:      22267 MSHR_MERGE:        119
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12425575 HIT:   10308936 MISS:    2116639 MSHR_MERGE:    1061964
cpu0->cpu0_ITLB LOAD         ACCESS:   12425575 HIT:   10308936 MISS:    2116639 MSHR_MERGE:    1061964
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.308 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28295076 HIT:   26940511 MISS:    1354565 MSHR_MERGE:     340205
cpu0->cpu0_DTLB LOAD         ACCESS:   28295076 HIT:   26940511 MISS:    1354565 MSHR_MERGE:     340205
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.671 cycles
cpu0->LLC TOTAL        ACCESS:     897430 HIT:     872873 MISS:      24557 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     659733 HIT:     641596 MISS:      18137 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90424 HIT:      86749 MISS:       3675 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     136696 HIT:     136556 MISS:        140 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10577 HIT:       7972 MISS:       2605 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        209
  ROW_BUFFER_MISS:      24191
  AVG DBUS CONGESTED CYCLE: 3.283
Channel 0 WQ ROW_BUFFER_HIT:        141
  ROW_BUFFER_MISS:       3086
  FULL:          0
Channel 0 REFRESHES ISSUED:       7072

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       505347       574493        76313         2238
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46         1957         1156          254
  STLB miss resolved @ L2C                0         1992         2476         1389          109
  STLB miss resolved @ LLC                0          406         1227         3064          677
  STLB miss resolved @ MEM                0            1          557         1898         1175

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             182268        55228      1460601        85656          213
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1233          381           33
  STLB miss resolved @ L2C                0         1287         6765         1998            4
  STLB miss resolved @ LLC                0           88         3214         1245           39
  STLB miss resolved @ MEM                0            0           76          122           70
[2025-09-17 08:44:36] END   suite=qualcomm_srv trace=srv243_ap (rc=0)
