********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:00:33
COMMAND: -cd verilog/src/unisims OSERDESE1.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l OSERDESE1.v.log

[ERR:UH0700] OSERDESE1.v:210: Unsupported expression "<n<> u<1554> t<Number_1Tickbx> p<1555> l<210>>           0: assign CLKPERFDELAY_in = CLKPERF; 
".

[ERR:UH0700] OSERDESE1.v:40: Unsupported expression "<n<> u<0> t<Null_rule> p<24753> s<24752> l<40>> `timescale  1 ps / 1 ps
".

[ERR:UH0700] OSERDESE1.v:40: Unsupported expression "<n<> u<3> t<Description> p<24752> c<2> s<6> l<40>> `timescale  1 ps / 1 ps
".

[NTE:CP0309] OSERDESE1.v:43: Implicit port type (wire) for "OCBEXTEND",
there are 6 more instances of this message.

[NTE:CP0309] OSERDESE1.v:1855: Implicit port type (wire) for "rst_bufo_p",
there are 4 more instances of this message.

[NTE:CP0309] OSERDESE1.v:2333: Implicit port type (wire) for "iodelay_state",
there are 1 more instances of this message.

[NTE:CP0309] OSERDESE1.v:670: Implicit port type (wire) for "IOCLK_GLITCH".

[NTE:CP0309] OSERDESE1.v:931: Implicit port type (wire) for "SHIFTOUT1",
there are 3 more instances of this message.

[NTE:CP0309] OSERDESE1.v:1546: Implicit port type (wire) for "iodelay_state",
there are 1 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 6

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

