circuit AllToAllController :
  module AllToAllController :
    input clock : Clock
    input reset : UInt<1>
    output io : { processor : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { rd : UInt<5>, data : UInt<64>}}, busy : UInt<1>, interrupt : UInt<1>, flip exception : UInt<1>}, flip mesh : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}, busy : UInt<1>}}

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllController.scala 44:22]
    reg rd_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address) @[AllToAllController.scala 59:23]
    node _T = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 68:20]
    node stall_resp = and(_T, io.mesh.resp.valid) @[AllToAllController.scala 68:33]
    io.processor.interrupt <= UInt<1>("h0") @[AllToAllController.scala 72:26]
    io.mesh.cmd.bits.rs1 <= io.processor.cmd.bits.rs1 @[AllToAllController.scala 75:24]
    io.mesh.cmd.bits.rs2 <= io.processor.cmd.bits.rs2 @[AllToAllController.scala 76:24]
    io.processor.resp.bits.data <= io.mesh.resp.bits.data @[AllToAllController.scala 80:19]
    node _T_1 = eq(io.processor.cmd.bits.inst.opcode, UInt<6>("h2b")) @[AllToAllController.scala 91:60]
    node action_signal = and(io.processor.cmd.valid, _T_1) @[AllToAllController.scala 91:34]
    node done_action_signal = eq(io.mesh.busy, UInt<1>("h0")) @[AllToAllController.scala 92:28]
    node _T_2 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 95:54]
    node mem_cmd = and(io.processor.cmd.valid, _T_2) @[AllToAllController.scala 95:28]
    node load_signal = eq(io.processor.cmd.bits.inst.funct, UInt<1>("h1")) @[AllToAllController.scala 97:42]
    node store_signal = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h2")) @[AllToAllController.scala 99:43]
    io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 102:21]
    node _T_3 = and(mem_cmd, load_signal) @[AllToAllController.scala 103:36]
    io.mesh.cmd.bits.load <= _T_3 @[AllToAllController.scala 103:25]
    node _T_4 = and(mem_cmd, store_signal) @[AllToAllController.scala 104:37]
    io.mesh.cmd.bits.store <= _T_4 @[AllToAllController.scala 104:26]
    io.mesh.cmd.bits.doAllToAll <= action_signal @[AllToAllController.scala 105:31]
    node _T_5 = eq(state, UInt<3>("h0")) @[AllToAllController.scala 107:14]
    when _T_5 : @[AllToAllController.scala 107:23]
      io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 109:23]
      io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 110:16]
      io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 112:23]
      io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 114:17]
      io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 121:24]
      io.processor.resp.bits.rd <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 123:31]
      rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 125:16]
      when action_signal : @[AllToAllController.scala 127:24]
        state <= UInt<3>("h1") @[AllToAllController.scala 128:13]
      else :
        node _T_6 = and(mem_cmd, load_signal) @[AllToAllController.scala 129:24]
        when _T_6 : @[AllToAllController.scala 129:39]
          state <= UInt<3>("h4") @[AllToAllController.scala 130:13]
        else :
          node _T_7 = and(mem_cmd, store_signal) @[AllToAllController.scala 131:24]
          when _T_7 : @[AllToAllController.scala 131:40]
            state <= UInt<3>("h5") @[AllToAllController.scala 132:13]
          else :
            state <= UInt<3>("h0") @[AllToAllController.scala 134:13]
    else :
      node _T_8 = eq(state, UInt<3>("h4")) @[AllToAllController.scala 137:20]
      when _T_8 : @[AllToAllController.scala 137:35]
        io.processor.busy <= stall_resp @[AllToAllController.scala 139:23]
        node _T_9 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 140:19]
        io.processor.cmd.ready <= _T_9 @[AllToAllController.scala 140:16]
        node _T_10 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 142:26]
        node _T_11 = and(_T_10, io.processor.cmd.valid) @[AllToAllController.scala 142:38]
        io.mesh.cmd.valid <= _T_11 @[AllToAllController.scala 142:23]
        io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 148:17]
        io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 153:24]
        io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 155:31]
        node _T_12 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 158:10]
        when _T_12 : @[AllToAllController.scala 158:22]
          rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 159:18]
        node _T_13 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 171:28]
        node _T_14 = and(action_signal, _T_13) @[AllToAllController.scala 171:25]
        when _T_14 : @[AllToAllController.scala 171:40]
          state <= UInt<3>("h1") @[AllToAllController.scala 172:13]
        else :
          node _T_15 = and(mem_cmd, load_signal) @[AllToAllController.scala 173:24]
          node _T_16 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 173:42]
          node _T_17 = and(_T_15, _T_16) @[AllToAllController.scala 173:39]
          when _T_17 : @[AllToAllController.scala 173:54]
            state <= UInt<3>("h4") @[AllToAllController.scala 174:13]
          else :
            node _T_18 = and(mem_cmd, store_signal) @[AllToAllController.scala 175:24]
            node _T_19 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 175:43]
            node _T_20 = and(_T_18, _T_19) @[AllToAllController.scala 175:40]
            when _T_20 : @[AllToAllController.scala 175:55]
              state <= UInt<3>("h5") @[AllToAllController.scala 176:13]
            else :
              when stall_resp : @[AllToAllController.scala 177:27]
                state <= UInt<3>("h7") @[AllToAllController.scala 178:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 180:13]
      else :
        node _T_21 = eq(state, UInt<3>("h5")) @[AllToAllController.scala 183:20]
        when _T_21 : @[AllToAllController.scala 183:36]
          io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 186:23]
          io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 188:16]
          io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 190:23]
          io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 196:17]
          io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 200:24]
          io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 202:31]
          state <= UInt<3>("h6") @[AllToAllController.scala 216:11]
        else :
          node _T_22 = eq(state, UInt<3>("h6")) @[AllToAllController.scala 218:20]
          when _T_22 : @[AllToAllController.scala 218:35]
            io.processor.busy <= stall_resp @[AllToAllController.scala 220:23]
            node _T_23 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 221:19]
            io.processor.cmd.ready <= _T_23 @[AllToAllController.scala 221:16]
            node _T_24 = and(io.processor.cmd.valid, io.processor.cmd.valid) @[AllToAllController.scala 223:37]
            io.mesh.cmd.valid <= _T_24 @[AllToAllController.scala 223:23]
            io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 229:17]
            io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 233:24]
            io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 235:31]
            node _T_25 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 239:10]
            when _T_25 : @[AllToAllController.scala 239:22]
              rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 240:18]
            node _T_26 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 252:28]
            node _T_27 = and(action_signal, _T_26) @[AllToAllController.scala 252:25]
            when _T_27 : @[AllToAllController.scala 252:40]
              state <= UInt<3>("h1") @[AllToAllController.scala 253:13]
            else :
              node _T_28 = and(mem_cmd, load_signal) @[AllToAllController.scala 254:24]
              node _T_29 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 254:42]
              node _T_30 = and(_T_28, _T_29) @[AllToAllController.scala 254:39]
              when _T_30 : @[AllToAllController.scala 254:54]
                state <= UInt<3>("h4") @[AllToAllController.scala 255:13]
              else :
                node _T_31 = and(mem_cmd, store_signal) @[AllToAllController.scala 256:24]
                node _T_32 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 256:43]
                node _T_33 = and(_T_31, _T_32) @[AllToAllController.scala 256:40]
                when _T_33 : @[AllToAllController.scala 256:55]
                  state <= UInt<3>("h5") @[AllToAllController.scala 257:13]
                else :
                  when stall_resp : @[AllToAllController.scala 258:27]
                    state <= UInt<3>("h7") @[AllToAllController.scala 259:13]
                  else :
                    state <= UInt<3>("h0") @[AllToAllController.scala 261:13]
          else :
            node _T_34 = eq(state, UInt<3>("h7")) @[AllToAllController.scala 264:20]
            when _T_34 : @[AllToAllController.scala 264:41]
              io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 268:23]
              io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 269:16]
              io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 270:23]
              io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 272:17]
              io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 275:24]
              io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 277:31]
              when stall_resp : @[AllToAllController.scala 279:21]
                state <= UInt<3>("h7") @[AllToAllController.scala 280:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 283:13]
            else :
              node _T_35 = eq(state, UInt<3>("h1")) @[AllToAllController.scala 287:20]
              when _T_35 : @[AllToAllController.scala 287:31]
                io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 289:23]
                io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 290:16]
                io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 297:24]
                io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 299:19]
                io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 300:17]
                state <= UInt<3>("h2") @[AllToAllController.scala 302:11]
              else :
                node _T_36 = eq(state, UInt<3>("h2")) @[AllToAllController.scala 304:20]
                when _T_36 : @[AllToAllController.scala 304:41]
                  io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 306:23]
                  io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 307:16]
                  io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 310:24]
                  io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 312:31]
                  io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 314:17]
                  when done_action_signal : @[AllToAllController.scala 316:30]
                    state <= UInt<3>("h3") @[AllToAllController.scala 317:13]
                  else :
                    state <= UInt<3>("h2") @[AllToAllController.scala 319:13]
                else :
                  node _T_37 = eq(state, UInt<3>("h3")) @[AllToAllController.scala 322:20]
                  when _T_37 : @[AllToAllController.scala 322:36]
                    io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 324:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 325:16]
                    io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 329:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 331:31]
                    io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 333:17]
                    state <= UInt<3>("h0") @[AllToAllController.scala 335:11]
                  else :
                    io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 339:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 340:16]
                    io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 342:17]
                    io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 345:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 347:31]
                    state <= UInt<3>("h0") @[AllToAllController.scala 349:11]

