/*
 * stm32f407xx.h
 *
 *  Created on: Dec 2, 2025
 *      Author: preus
 */

#ifndef STM32F407XX_H_
#define STM32F407XX_H_

#define FLASH_BASEADDR
#define SRAM1_BASEADDR			0x20000000U
#define SRAM2_BASEADDR			0x20000000U + 0x2001C001U
#define	ROM_BASEADDR			0x1FFF0000U
#define SRAM					SRAM1_BASEADDR

#define APB1_BASEADDR			0x40000000U
#define APB2_BASEADDR			0x40010000U
#define AHB1_BASEADDR			0x40020000U
#define AHB2_BASEADDR			0x50000000U

/*
 * Base addresses of peripherals which are hanging on APB1 bus
*/
#define TIM2_BASEADDR					APB1_BASEADDR + 0x0000U
#define TIM3_BASEADDR					APB1_BASEADDR + 0x0400U
#define TIM4_BASEADDR					APB1_BASEADDR + 0x0800U
#define TIM5_BASEADDR					APB1_BASEADDR + 0x0C00U
#define TIM6_BASEADDR					APB1_BASEADDR + 0x1000U
#define TIM7_BASEADDR					APB1_BASEADDR + 0x1400U
#define TIM12_BASEADDR					APB1_BASEADDR + 0x1800U
#define TIM13_BASEADDR					APB1_BASEADDR + 0x1C00U
#define TIM14_BASEADDR					APB1_BASEADDR + 0x2000U
#define RTK_BKP_BASEADDR				APB1_BASEADDR + 0x2800U
#define WWDG_BASEADDR					APB1_BASEADDR + 0x2C00U
#define IWDG_BASEADDR					APB1_BASEADDR + 0x3000U
#define I2S2EXT_BASEADDR				APB1_BASEADDR + 0x3400U
#define SPI2_I2S2_BASEADDR				APB1_BASEADDR + 0x3800U
#define SPI3_I2S3_BASEADDR				APB1_BASEADDR + 0x3C00U
#define I2S3EXT_BASEADDR				APB1_BASEADDR + 0x4000U
#define USART2_BASEADDR					APB1_BASEADDR + 0x4400U
#define USART3_BASEADDR					APB1_BASEADDR + 0x4800U
#define UART4_BASEADDR					APB1_BASEADDR + 0x4C00U
#define UART5_BASEADDR					APB1_BASEADDR + 0x5000U
#define I2C1_BASEADDR					APB1_BASEADDR + 0x5400U
#define I2C2_BASEADDR					APB1_BASEADDR + 0x5800U
#define I2C3_BASEADDR					APB1_BASEADDR + 0x5C00U
#define CAN1_BASEADDR					APB1_BASEADDR + 0x6400U
#define CAN2_BASEADDR					APB1_BASEADDR + 0x6800U
#define PWR_BASEADDR					APB1_BASEADDR + 0x7000U
#define DAC_BASEADDR					APB1_BASEADDR + 0x7400U
#define UART7_BASEADDR					APB1_BASEADDR + 0x7800U
#define UART8_BASEADDR					APB1_BASEADDR + 0x7C00U

/*
 * Base addresses of peripherals which are hanging on APB2 bus
*/
#define TIM1_BASEADDR					APB2_BASEADDR + 0x0000U
#define TIM8_BASEADDR					APB2_BASEADDR + 0x0400U
#define USART1_BASEADDR					APB2_BASEADDR + 0x1000U
#define USART6_BASEADDR					APB2_BASEADDR + 0x1400U
#define ADC1_ADC2_ADC3_BASEADDR			APB2_BASEADDR + 0x2000U
#define SDIO_BASEADDR					APB2_BASEADDR + 0x2C00U
#define SPI1_BASEADDR					APB2_BASEADDR + 0x3000U
#define SPI4_BASEADDR					APB2_BASEADDR + 0x3400U
#define SYSCFG_BASEADDR					APB2_BASEADDR + 0x3800U
#define EXTI_BASEADDR					APB2_BASEADDR + 0x3C00U
#define TIM9_BASEADDR					APB2_BASEADDR + 0x4000U
#define TIM10_BASEADDR					APB2_BASEADDR + 0x4400U
#define TIM11_BASEADDR					APB2_BASEADDR + 0x4800U
#define SPI5_BASEADDR					APB2_BASEADDR + 0x5000U
#define SPI6_BASEADDR					APB2_BASEADDR + 0x5400U
#define SAI1_BASEADDR					APB2_BASEADDR + 0x5800U
#define LCD_TFT_BASEADDR				APB2_BASEADDR + 0x6800U

/*
 * Base addresses of peripherals which are hanging on AHB1 bus
*/
#define GPIOA_BASEADDR					AHB1_BASEADDR + 0x0000U
#define GPIOB_BASEADDR					AHB1_BASEADDR + 0x0400U
#define GPIOC_BASEADDR					AHB1_BASEADDR + 0x0800U
#define GPIOD_BASEADDR					AHB1_BASEADDR + 0x0C00U
#define GPIOE_BASEADDR					AHB1_BASEADDR + 0x1000U
#define GPIOF_BASEADDR					AHB1_BASEADDR + 0x1400U
#define GPIOG_BASEADDR					AHB1_BASEADDR + 0x1800U
#define GPIOH_BASEADDR					AHB1_BASEADDR + 0x1C00U
#define GPIOI_BASEADDR					AHB1_BASEADDR + 0x2000U
#define GPIOJ_BASEADDR					AHB1_BASEADDR + 0x2400U
#define GPIOK_BASEADDR					AHB1_BASEADDR + 0x2800U
#define CRC								AHB1_BASEADDR + 0x3000U
#define RCC								AHB1_BASEADDR + 0x3800U
#define FLASHINTREG_BASEADDR			AHB1_BASEADDR + 0x3C00U
#define BKPSRAM_BASEADDR				AHB1_BASEADDR + 0x4000U
#define DMA1_BASEADDR					AHB1_BASEADDR + 0x6000U
#define DMA2_BASEADDR					AHB1_BASEADDR + 0x6400U
#define ETHERNET_MAC_BASEADDR			AHB1_BASEADDR + 0x8000U
#define DMA2D_BASEADDR					AHB1_BASEADDR + 0xB000U
#define USBOTGHS_BASEADDR				AHB1_BASEADDR + 0x2800U

/*
 * Base addresses of peripherals which are hanging on AHB2 bus
*/
#define USBOTGFS						AHB2_BASEADDR + 0x00000
#define DCMI							AHB2_BASEADDR + 0x50000
#define CRYP							AHB2_BASEADDR + 0x60000
#define HASH							AHB2_BASEADDR + 0x60400
#define RNG								AHB2_BASEADDR + 0x60800

/*
*   Peripheral Registers Struct Definition for GPIO
*/
typedef struct 
{
    uint32_t MODER;
    uint32_t OTYPER;
    uint32_t OSPEEDR;
    uint32_t PUPDR;
    uint32_t IDR;
    uint32_t ODR;
    uint32_t BSRR;
    uint32_t LCKR;
    uint32_t AF[2];

} GPIO_RegDef_t;


/*
* Macros for GPIO Peripherals
*/
#define GPIOA = ((GPIO_RegDef_t*)GPIOA_BASEADDR)
#define GPIOB = ((GPIO_RegDef_t*)GPIOB_BASEADDR)
#define GPIOC = ((GPIO_RegDef_t*)GPIOC_BASEADDR)
#define GPIOD = ((GPIO_RegDef_t*)GPIOD_BASEADDR)
#define GPIOE = ((GPIO_RegDef_t*)GPIOE_BASEADDR)
#define GPIOF = ((GPIO_RegDef_t*)GPIOF_BASEADDR)
#define GPIOG = ((GPIO_RegDef_t*)GPIOG_BASEADDR)
#define GPIOH = ((GPIO_RegDef_t*)GPIOH_BASEADDR)
#define GPIOI = ((GPIO_RegDef_t*)GPIOI_BASEADDR)
#define GPIOJ = ((GPIO_RegDef_t*)GPIOJ_BASEADDR)
#define GPIOK = ((GPIO_RegDef_t*)GPIOK_BASEADDR)

#endif /* STM32F407XX_H_ */
