0.6
2019.1
May 24 2019
15:06:07
C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.sim/sim_1/synth/timing/xsim/RegisterFileTB_time_synth.v,1600354044,verilog,,,,glbl;register_file;register_module;register_module_0;register_module_1;register_module_2;register_module_3;register_module_4;register_module_5;register_module_6,,,,,,,,
C:/Users/Dhruv/Desktop/DSD II/Lab_2/Lab_2.srcs/sim_1/new/RegisterFileTB.vhd,1600353675,vhdl,,,,registerfiletb,,,,,,,,
