{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556970047894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556970047895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 20:40:47 2019 " "Processing started: Sat May 04 20:40:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556970047895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556970047895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourbitcomparator -c fourbitcomparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourbitcomparator -c fourbitcomparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556970047895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556970048450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullcomparator_vh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfullcomparator_vh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitfullcomparator_vh-behav " "Found design unit 1: onebitfullcomparator_vh-behav" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556970048894 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebitfullcomparator_vh " "Found entity 1: onebitfullcomparator_vh" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556970048894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556970048894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitcomparator-sample " "Found design unit 1: fourbitcomparator-sample" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556970048898 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitcomparator " "Found entity 1: fourbitcomparator" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556970048898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556970048898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourbitcomparator " "Elaborating entity \"fourbitcomparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556970048944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfullcomparator_vh onebitfullcomparator_vh:u3 " "Elaborating entity \"onebitfullcomparator_vh\" for hierarchy \"onebitfullcomparator_vh:u3\"" {  } { { "fourbitcomparator.vhd" "u3" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556970048965 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xo onebitfullcomparator_vh.vhd(19) " "VHDL Process Statement warning at onebitfullcomparator_vh.vhd(19): inferring latch(es) for signal or variable \"Xo\", which holds its previous value in one or more paths through the process" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556970048974 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Yo onebitfullcomparator_vh.vhd(19) " "VHDL Process Statement warning at onebitfullcomparator_vh.vhd(19): inferring latch(es) for signal or variable \"Yo\", which holds its previous value in one or more paths through the process" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556970048974 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zo onebitfullcomparator_vh.vhd(19) " "VHDL Process Statement warning at onebitfullcomparator_vh.vhd(19): inferring latch(es) for signal or variable \"Zo\", which holds its previous value in one or more paths through the process" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556970048974 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zo onebitfullcomparator_vh.vhd(19) " "Inferred latch for \"Zo\" at onebitfullcomparator_vh.vhd(19)" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556970048974 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yo onebitfullcomparator_vh.vhd(19) " "Inferred latch for \"Yo\" at onebitfullcomparator_vh.vhd(19)" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556970048974 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xo onebitfullcomparator_vh.vhd(19) " "Inferred latch for \"Xo\" at onebitfullcomparator_vh.vhd(19)" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556970048974 "|fourbitcomparator|onebitfullcomparator_vh:u3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u0\|Xo " "Latch onebitfullcomparator_vh:u0\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u1\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u1\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049352 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u0\|Yo " "Latch onebitfullcomparator_vh:u0\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u1\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u1\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049352 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u0\|Zo " "Latch onebitfullcomparator_vh:u0\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u1\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u1\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049352 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u1\|Zo " "Latch onebitfullcomparator_vh:u1\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u2\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u2\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049352 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u1\|Yo " "Latch onebitfullcomparator_vh:u1\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u2\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u2\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049352 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u1\|Xo " "Latch onebitfullcomparator_vh:u1\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u2\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u2\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049352 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u2\|Zo " "Latch onebitfullcomparator_vh:u2\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u3\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u3\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049353 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u2\|Xo " "Latch onebitfullcomparator_vh:u2\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u3\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u3\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049353 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u2\|Yo " "Latch onebitfullcomparator_vh:u2\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA onebitfullcomparator_vh:u3\|Zo " "Ports D and ENA on the latch are fed by the same signal onebitfullcomparator_vh:u3\|Zo" {  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049353 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u3\|Zo " "Latch onebitfullcomparator_vh:u3\|Zo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Zif " "Ports D and ENA on the latch are fed by the same signal Zif" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049353 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u3\|Xo " "Latch onebitfullcomparator_vh:u3\|Xo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yif " "Ports D and ENA on the latch are fed by the same signal Yif" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049353 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "onebitfullcomparator_vh:u3\|Yo " "Latch onebitfullcomparator_vh:u3\|Yo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Yif " "Ports D and ENA on the latch are fed by the same signal Yif" {  } { { "fourbitcomparator.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1556970049353 ""}  } { { "onebitfullcomparator_vh.vhd" "" { Text "D:/VHDL/4_10_ex020_fourbitcomparator/fourbitcomparator_sw/onebitfullcomparator_vh.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1556970049353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556970049560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556970049560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556970049626 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556970049626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556970049626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556970049626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556970049668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 20:40:49 2019 " "Processing ended: Sat May 04 20:40:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556970049668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556970049668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556970049668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556970049668 ""}
