
---------- Begin Simulation Statistics ----------
final_tick                                80017177000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197782                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689852                       # Number of bytes of host memory used
host_op_rate                                   198170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   505.61                       # Real time elapsed on the host
host_tick_rate                              158259190                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080017                       # Number of seconds simulated
sim_ticks                                 80017177000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615318                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096243                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104338                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728863                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65353                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.600344                       # CPI: cycles per instruction
system.cpu.discardedOps                        190747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615060                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408089                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002178                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27845394                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624866                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160034354                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132188960                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        129943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       504288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1009327                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            238                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40176                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16499                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       203211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29041664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29041664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73268                       # Request fanout histogram
system.membus.respLayer1.occupancy         1273619000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           794237500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            261821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       523697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           275                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       261546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1513784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1514367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    253001216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              253080064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           56913                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10285056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           561954                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000641                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 561594     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    360      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             561954                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2438879500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2271444995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1237500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               431757                       # number of demand (read+write) hits
system.l2.demand_hits::total                   431768                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              431757                       # number of overall hits
system.l2.overall_hits::total                  431768                       # number of overall hits
system.l2.demand_misses::.cpu.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73009                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73273                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               264                       # number of overall misses
system.l2.overall_misses::.cpu.data             73009                       # number of overall misses
system.l2.overall_misses::total                 73273                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25754500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8752807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8778561500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25754500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8752807000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8778561500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           504766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               505041                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          504766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              505041                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.144639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.144639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145083                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97554.924242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119886.685203                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119806.224667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97554.924242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119886.685203                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119806.224667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40176                       # number of writebacks
system.l2.writebacks::total                     40176                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23114500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8022361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8045475500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23114500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8022361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8045475500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.144629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.145073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.144629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145073                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87554.924242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109889.334831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109808.859256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87554.924242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109889.334831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109808.859256                       # average overall mshr miss latency
system.l2.replacements                          56913                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       483521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           483521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       483521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       483521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            188242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                188242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6940853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6940853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.226042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.226042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126247.826403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126247.826403                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6391073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6391073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.226042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.226042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116247.826403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116247.826403                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25754500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25754500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97554.924242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97554.924242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23114500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87554.924242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87554.924242                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        243515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            243515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1811954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1811954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       261546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        261546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100491.043203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100491.043203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1631288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1631288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90496.394097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90496.394097                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15838.886676                       # Cycle average of tags in use
system.l2.tags.total_refs                     1009202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.768667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.878557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.571621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15791.436498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16220609                       # Number of tag accesses
system.l2.tags.data_accesses                 16220609                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18689024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18756608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10285056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10285056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               73268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            844619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         233562651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             234407270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       844619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           844619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128535602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128535602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128535602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           844619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        233562651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            362942872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    292008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011060554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406716                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11762278500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1465320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17257228500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40135.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58885.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   263461                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144645                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160704                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    636.190593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   527.086696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.625304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          682      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          783      1.72%      3.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15110     33.10%     36.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1018      2.23%     38.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5526     12.11%     50.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1142      2.50%     53.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3992      8.75%     61.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          492      1.08%     62.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16902     37.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45647                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.792010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.264168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.442211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9830     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.135492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9023     91.73%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.07%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      0.23%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.08%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              698      7.10%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               60      0.61%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18756096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10284096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18756608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10285056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       234.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       128.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    234.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79333614000                       # Total gap between requests
system.mem_ctrls.avgGap                     699319.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18688512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10284096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 844618.649818151025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233556252.553123712540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 128523604.375595510006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       292016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160704                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41135000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17216093500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1816910346750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38953.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58955.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11305943.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            161913780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86059215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1044410640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417166740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6316040640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11233001400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21267226560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40525818975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.463993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55138891250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2671760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22206525750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164005800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87171150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1048066320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          421629840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6316040640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11149351050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21337668960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40523933760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.440433                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55321524500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2671760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22023892500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019122                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019122                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019122                       # number of overall hits
system.cpu.icache.overall_hits::total         7019122                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          275                       # number of overall misses
system.cpu.icache.overall_misses::total           275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26580000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26580000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26580000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26580000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019397                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96654.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96654.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96654.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96654.545455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26305000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26305000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95654.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95654.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95654.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95654.545455                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019122                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019122                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26580000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26580000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96654.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96654.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95654.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95654.545455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.325193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019397                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25525.080000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.325193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.872364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56155451                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56155451                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51526697                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51526697                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51528329                       # number of overall hits
system.cpu.dcache.overall_hits::total        51528329                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       520943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         520943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       527732                       # number of overall misses
system.cpu.dcache.overall_misses::total        527732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16078802500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16078802500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16078802500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16078802500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52047640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52047640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52056061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52056061                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010138                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010138                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30864.801907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30864.801907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30467.742149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30467.742149                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       483521                       # number of writebacks
system.cpu.dcache.writebacks::total            483521                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       502786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       502786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       504766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       504766                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13982634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13982634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14146377000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14146377000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27810.309953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27810.309953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28025.613849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28025.613849                       # average overall mshr miss latency
system.cpu.dcache.replacements                 504253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40836246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40836246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       261308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        261308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5096028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5096028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41097554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41097554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19501.997643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19501.997643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       259566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       259566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4697381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4697381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18097.058166                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18097.058166                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10690451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10690451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       259635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       259635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10982774500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10982774500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42300.824234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42300.824234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9285253500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9285253500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38176.356796                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38176.356796                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1632                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1632                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6789                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6789                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.806199                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.806199                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    163742500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    163742500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82698.232323                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82698.232323                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.715880                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            504765                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.083950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.715880                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208729313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208729313                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80017177000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
