
*** Running vivado
    with args -log uart_drive.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_drive.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed May 14 10:54:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_drive.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 629.719 ; gain = 199.750
Command: synth_design -top uart_drive -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73072
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1086.160 ; gain = 453.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_drive' [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_module' [E:/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_module' (0#1) [E:/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module' [E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module' (0#1) [E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:70]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/Learn/FPGA/qi/04_uart/src/uart_rx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [E:/Learn/FPGA/qi/04_uart/src/uart_rx.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'i_user_rx_data' does not match port width (1) of module 'uart_rx' [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:75]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:24]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'uart_drive' (0#1) [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_cnt_reg was removed.  [E:/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:46]
WARNING: [Synth 8-6014] Unused sequential element r_cnt_reg was removed.  [E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:36]
WARNING: [Synth 8-7129] Port i_user_rx_data[7] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[6] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[5] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[4] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[3] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[2] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[1] in module uart_drive is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.648 ; gain = 561.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.648 ; gain = 561.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.648 ; gain = 561.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.648 ; gain = 561.980
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z010clg400-2 does not have CEAM library.
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_user_rx_data[7] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[6] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[5] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[4] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[3] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[2] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[1] in module uart_drive is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance uart_rx_u0 of module uart_rx having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |uart_tx |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     1|
|4     |FDCE    |     1|
|5     |IBUF    |    11|
|6     |OBUF    |     2|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |    18|
|2     |  CLK_DIV_module_u0 |CLK_DIV_module |     2|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1377.105 ; gain = 744.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1385.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2f07bb98
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1487.199 ; gain = 857.480
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1487.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1/uart_drive.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_drive_utilization_synth.rpt -pb uart_drive_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 10:54:56 2025...
