module top_module (
    input in,
    output out);
	assign wire in = out;
    
endmodule
