# MEMORY_TILE_MODULE / TILE_CONTROL
# 2 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

Tile_Control @ 0x0000096030 [32 rw reset=0x0000000F] "Tile control register"
  3       Isolate_From_East            rw  "Block events and access requests to the locks and memory from East"
  2       Isolate_From_North           rw  "Block events from North"
  1       Isolate_From_West            rw  "Block events and access requests to the locks and memory from West"
  0       Isolate_From_South           rw  "Block events from South"

Tile_Control_Packet_Handler_Status @ 0x00000B0F30 [32 wtc] "Status of control packet handling"
  3       Tlast_Error                  wtc  "Sticky bit"
  2       SLVERR_On_Access             wtc  "Sticky bit"
  1       Second_Header_Parity_Error   wtc  "Sticky bit"
  0       First_Header_Parity_Error    wtc  "Sticky bit"
