{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670783312180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670783312191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 19:28:32 2022 " "Processing started: Sun Dec 11 19:28:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670783312191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783312191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function1 -c function1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off function1 -c function1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783312191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670783312701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670783312701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_gestion-tb " "Found design unit 1: tb_gestion-tb" {  } { { "tb_gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/tb_gestion.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324125 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_gestion " "Found entity 1: tb_gestion" {  } { { "tb_gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/tb_gestion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsitre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsitre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regsitre-arch_registre " "Found design unit 1: regsitre-arch_registre" {  } { { "regsitre.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324126 ""} { "Info" "ISGN_ENTITY_NAME" "1 regsitre " "Found entity 1: regsitre" {  } { { "regsitre.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/regsitre.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion-rtl " "Found design unit 1: gestion-rtl" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324126 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion " "Found entity 1: gestion" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_imp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_imp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_imp-rtl " "Found design unit 1: gen_imp-rtl" {  } { { "gen_imp.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324136 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_imp " "Found entity 1: gen_imp" {  } { { "gen_imp.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gen_imp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324140 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/edge_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324141 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mef-rtl " "Found design unit 1: mef-rtl" {  } { { "mef.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324141 ""} { "Info" "ISGN_ENTITY_NAME" "1 mef " "Found entity 1: mef" {  } { { "mef.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/mef.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670783324141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gestion " "Elaborating entity \"gestion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670783324186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_50M gestion.vhd(25) " "Verilog HDL or VHDL warning at gestion.vhd(25): object \"clk_50M\" assigned a value but never read" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670783324186 "|gestion"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "gestion.vhd(86) " "VHDL Wait Statement error at gestion.vhd(86): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "gestion.vhd" "" { Text "C:/Users/etudiant/Desktop/MOUNIR_VHDL/gestion.vhd" 86 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1670783324188 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670783324188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670783324301 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 11 19:28:44 2022 " "Processing ended: Sun Dec 11 19:28:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670783324301 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670783324301 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670783324301 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324301 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670783324932 ""}
