// Seed: 3947085626
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output uwire id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    output supply0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wor id_15,
    input wand id_16,
    output supply0 id_17,
    input tri id_18,
    output wire id_19,
    input tri1 id_20,
    input wire id_21
);
  assign module_1.id_4 = 0;
  assign id_4 = id_0;
  rnmos id_23 (-1, {-1, id_12}, -1);
  wire id_24, id_25;
  assign {id_6, -1} = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    output wire id_5,
    output wor id_6,
    output wire id_7,
    output tri1 id_8,
    input wor id_9
);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_7,
      id_1,
      id_4,
      id_9,
      id_0,
      id_6,
      id_3,
      id_9,
      id_6,
      id_3,
      id_4,
      id_9,
      id_3,
      id_7,
      id_4,
      id_7,
      id_3,
      id_9
  );
  wire id_12;
endmodule
