<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="63" />
   <export preferredWidth="274" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="306" />
   <clocksource preferredWidth="306" />
   <frequency preferredWidth="287" />
  </columns>
 </clocktable>
 <window width="1100" height="800" x="911" y="109" />
 <library
   expandedCategories="Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Processors and Peripherals/Peripherals,Library,Library/Interface Protocols/PCI Express,Project,Library/Interface Protocols,Library/Processors and Peripherals" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
