Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: id_ex.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "id_ex.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "id_ex"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : id_ex
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\verilog\P5\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\verilog\P5\id_ex.v" into library work
Parsing module <id_ex>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <id_ex>.

Elaborating module <control>.
WARNING:HDLCompiler:1127 - "D:\verilog\P5\id_ex.v" Line 54: Assignment to beq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P5\id_ex.v" Line 55: Assignment to lui ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P5\id_ex.v" Line 57: Assignment to jr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P5\id_ex.v" Line 59: Assignment to j ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\verilog\P5\id_ex.v" Line 65: Assignment to rs ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\verilog\P5\id_ex.v" Line 66: Result of 2-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <id_ex>.
    Related source file is "D:\verilog\P5\id_ex.v".
INFO:Xst:3210 - "D:\verilog\P5\id_ex.v" line 47: Output port <beq> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P5\id_ex.v" line 47: Output port <lui> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P5\id_ex.v" line 47: Output port <jr> of the instance <Control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\verilog\P5\id_ex.v" line 47: Output port <j> of the instance <Control> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <id_RD2>.
    Found 32-bit register for signal <imm>.
    Found 5-bit register for signal <id_WA>.
    Found 32-bit register for signal <id_PC>.
    Found 32-bit register for signal <id_IR>.
    Found 32-bit register for signal <id_RD1>.
    Found 32-bit comparator greater for signal <signimm<31>> created at line 69
    Summary:
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <id_ex> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\verilog\P5\control.v".
WARNING:Xst:653 - Signal <j> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 32-bit register                                       : 5
 5-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <id_ex> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block id_ex, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : id_ex.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 43
#      LUT2                        : 17
#      LUT3                        : 15
#      LUT4                        : 5
#      LUT6                        : 6
# FlipFlops/Latches                : 165
#      FDR                         : 165
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 294
#      IBUF                        : 129
#      OBUF                        : 165

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   43  out of  63400     0%  
    Number used as Logic:                43  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      43  out of     43   100%  
   Number with an unused LUT:             0  out of     43     0%  
   Number of fully used LUT-FF pairs:     0  out of     43     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         295
 Number of bonded IOBs:                 295  out of    210   140% (*) 
    IOB Flip Flops/Latches:             165

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 165   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.499ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 677 / 330
-------------------------------------------------------------------------
Offset:              1.499ns (Levels of Logic = 3)
  Source:            IR<30> (PAD)
  Destination:       id_WA_0 (FF)
  Destination Clock: clk rising

  Data Path: IR<30> to id_WA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.721  IR_30_IBUF (IR_30_IBUF)
     LUT6:I0->O            5   0.097   0.575  Mmux_rd[4]_rt[4]_mux_15_OUT111 (Mmux_rd[4]_rt[4]_mux_15_OUT11)
     LUT4:I0->O            1   0.097   0.000  id_WA_0_glue_set (id_WA_0_glue_set)
     FDR:D                     0.008          id_WA_0
    ----------------------------------------
    Total                      1.499ns (0.203ns logic, 1.296ns route)
                                       (13.5% logic, 86.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 165 / 165
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            id_RD1_31 (FF)
  Destination:       id_RD1<31> (PAD)
  Source Clock:      clk rising

  Data Path: id_RD1_31 to id_RD1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.361   0.279  id_RD1_31 (id_RD1_31)
     OBUF:I->O                 0.000          id_RD1_31_OBUF (id_RD1<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.45 secs
 
--> 

Total memory usage is 4625880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

