<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/process.v.html" target="file-frame">third_party/tools/yosys/tests/simple/process.v</a>
defines: 
time_elapsed: 0.076s
ram usage: 10212 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/process.v.html" target="file-frame">third_party/tools/yosys/tests/simple/process.v</a>
module blocking_cond (
	in,
	out
);
	input in;
	output reg out;
	reg tmp;
	always @(*) begin
		tmp = 1;
		out = 1&#39;b0;
		case (1&#39;b1)
			tmp: out = in;
		endcase
		tmp = 0;
	end
endmodule
module uut (
	clk,
	arst,
	a,
	b,
	c,
	d,
	e,
	f,
	out1
);
	input clk;
	input arst;
	input a;
	input b;
	input c;
	input d;
	input e;
	input f;
	output reg [3:0] out1;
	always @(posedge clk or posedge arst)
		if (arst)
			out1 = 0;
		else begin
			if (a) begin
				case ({b, c})
					2&#39;b00: out1 = out1 + 9;
					2&#39;b01, 2&#39;b10: out1 = out1 + 13;
				endcase
				if (d) begin
					out1 = out1 + 2;
					out1 = out1 + 1;
				end
				case ({e, f})
					2&#39;b11: out1 = out1 + 8;
					2&#39;b00:
						;
					default: out1 = out1 + 10;
				endcase
				out1 = out1 ^ 7;
			end
			out1 = out1 + 14;
		end
endmodule
module uart (
	reset,
	txclk,
	ld_tx_data,
	tx_empty,
	tx_cnt
);
	input reset;
	input txclk;
	input ld_tx_data;
	output reg tx_empty;
	output reg [3:0] tx_cnt;
	always @(posedge txclk)
		if (reset) begin
			tx_empty &lt;= 1;
			tx_cnt &lt;= 0;
		end
		else begin
			if (ld_tx_data)
				tx_empty &lt;= 0;
			if (!tx_empty)
				tx_cnt &lt;= tx_cnt + 1;
		end
endmodule

</pre>
</body>