$date
	Thu May 29 12:39:58 2025
$end
$version
	QuestaSim Version 10.6c
$end
$timescale
	1ns
$end

$scope module alu_tb $end

$scope module DUT $end
$var reg 8 ! opa_stage1 [7:0] $end
$var reg 8 " opb_stage1 [7:0] $end
$var reg 1 # err_stage2 $end
$var reg 16 $ res_stage2 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
bx "
x#
bx $
$end
#10
b0 $
0#
b0 !
b0 "
#20
bx !
bx "
#30
b100 "
b101 $
#40
b0 $
b101 $
b100 !
b0 $
b1000 $
#50
b0 $
b1000 $
b10100 "
b0 $
b10101 $
#60
b0 $
b10101 $
b1 !
b11 "
b0 $
b1000 $
#80
b0 $
b1000 $
b10001001 !
b101 "
b0 $
b1001100 $
#100
b0 $
b1111111111111110 $
b100 !
b0 $
b1111111111111111 $
#110
b0 $
b1111111111111111 $
b11 !
b11 "
b0 $
