int\r\nF_1 ( struct V_1 * V_2 , T_1 type ,\r\nstruct V_3 * * V_4 )\r\n{\r\nswitch ( type ) {\r\ncase V_5 :\r\n* V_4 = & V_2 -> V_6 -> V_7 ;\r\nreturn 0 ;\r\ncase V_8 :\r\n* V_4 = & V_2 -> V_6 -> V_9 ;\r\nreturn 0 ;\r\ndefault:\r\nbreak;\r\n}\r\nreturn - V_10 ;\r\n}\r\nstatic T_1\r\nF_2 ( struct V_11 * V_12 )\r\n{\r\nswitch ( V_12 -> V_13 . V_14 ) {\r\ncase V_15 : return 0 ;\r\ncase V_16 : return 0x0210 ;\r\ncase V_17 : return 0x0230 ;\r\ncase V_18 : return 0x0240 ;\r\ncase V_19 : return 0x0250 ;\r\ncase V_20 : return 0x0260 ;\r\ncase V_21 : return 0x0270 ;\r\ndefault:\r\nF_3 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int\r\nF_4 ( struct V_1 * V_22 ,\r\nstruct V_11 * V_12 , bool V_23 )\r\n{\r\nconst T_1 V_24 = F_2 ( V_12 ) ;\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nstruct V_26 * V_13 = & V_2 -> V_6 -> V_22 . V_12 . V_13 ;\r\nstruct V_27 * V_28 = V_13 -> V_28 ;\r\nstruct V_29 * V_30 = V_2 -> V_22 . V_30 ;\r\nint V_31 = 0 ;\r\nF_5 ( & V_13 -> V_32 ) ;\r\nF_6 ( V_28 , 0x002634 , V_2 -> V_22 . V_33 ) ;\r\nif ( F_7 (device, 2000 ,\r\nif (nvkm_rd32(device, 0x002634) == chan->base.chid)\r\nbreak;\r\n) < 0 ) {\r\nF_8 ( V_13 , L_1 ,\r\nV_2 -> V_22 . V_33 , V_2 -> V_22 . V_34 . V_35 -> V_36 ) ;\r\nV_31 = - V_37 ;\r\n}\r\nF_9 ( & V_13 -> V_32 ) ;\r\nif ( V_31 && V_23 )\r\nreturn V_31 ;\r\nif ( V_24 ) {\r\nF_10 ( V_30 ) ;\r\nF_11 ( V_30 , V_24 + 0x00 , 0x00000000 ) ;\r\nF_11 ( V_30 , V_24 + 0x04 , 0x00000000 ) ;\r\nF_12 ( V_30 ) ;\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic int\r\nF_13 ( struct V_1 * V_22 ,\r\nstruct V_11 * V_12 )\r\n{\r\nconst T_1 V_24 = F_2 ( V_12 ) ;\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nstruct V_29 * V_30 = V_2 -> V_22 . V_30 ;\r\nif ( V_24 ) {\r\nT_2 V_38 = V_2 -> V_39 [ V_12 -> V_13 . V_14 ] . V_40 . V_24 ;\r\nF_10 ( V_30 ) ;\r\nF_11 ( V_30 , V_24 + 0x00 , F_14 ( V_38 ) | 4 ) ;\r\nF_11 ( V_30 , V_24 + 0x04 , F_15 ( V_38 ) ) ;\r\nF_12 ( V_30 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_16 ( struct V_1 * V_22 ,\r\nstruct V_11 * V_12 )\r\n{\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nF_17 ( & V_2 -> V_39 [ V_12 -> V_13 . V_14 ] . V_40 ) ;\r\nF_18 ( & V_2 -> V_39 [ V_12 -> V_13 . V_14 ] . V_30 ) ;\r\n}\r\nstatic int\r\nF_19 ( struct V_1 * V_22 ,\r\nstruct V_11 * V_12 ,\r\nstruct V_41 * V_34 )\r\n{\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nint V_39 = V_12 -> V_13 . V_14 ;\r\nint V_31 ;\r\nif ( ! F_2 ( V_12 ) )\r\nreturn 0 ;\r\nV_31 = F_20 ( V_34 , NULL , 0 , & V_2 -> V_39 [ V_39 ] . V_30 ) ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\nreturn F_21 ( V_2 -> V_39 [ V_39 ] . V_30 , V_2 -> V_42 ,\r\nV_43 , & V_2 -> V_39 [ V_39 ] . V_40 ) ;\r\n}\r\nstatic void\r\nF_22 ( struct V_1 * V_22 )\r\n{\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nstruct V_44 * V_6 = V_2 -> V_6 ;\r\nstruct V_27 * V_28 = V_6 -> V_22 . V_12 . V_13 . V_28 ;\r\nT_1 V_45 = V_2 -> V_22 . V_33 * 8 ;\r\nif ( ! F_23 ( & V_2 -> V_46 ) && ! V_2 -> V_47 ) {\r\nF_24 ( V_6 , V_2 ) ;\r\nF_25 ( V_28 , 0x003004 + V_45 , 0x00000001 , 0x00000000 ) ;\r\nF_26 ( V_6 ) ;\r\n}\r\nF_27 ( V_6 ) ;\r\nF_6 ( V_28 , 0x003000 + V_45 , 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_28 ( struct V_1 * V_22 )\r\n{\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nstruct V_44 * V_6 = V_2 -> V_6 ;\r\nstruct V_27 * V_28 = V_6 -> V_22 . V_12 . V_13 . V_28 ;\r\nT_1 V_38 = V_2 -> V_22 . V_30 -> V_38 >> 12 ;\r\nT_1 V_45 = V_2 -> V_22 . V_33 * 8 ;\r\nF_6 ( V_28 , 0x003000 + V_45 , 0xc0000000 | V_38 ) ;\r\nif ( F_23 ( & V_2 -> V_46 ) && ! V_2 -> V_47 ) {\r\nF_29 ( V_6 , V_2 ) ;\r\nF_6 ( V_28 , 0x003004 + V_45 , 0x001f0001 ) ;\r\nF_26 ( V_6 ) ;\r\n}\r\n}\r\nstatic void *\r\nF_30 ( struct V_1 * V_22 )\r\n{\r\nstruct V_25 * V_2 = V_25 ( V_22 ) ;\r\nF_31 ( NULL , & V_2 -> V_42 , V_2 -> V_48 ) ;\r\nF_18 ( & V_2 -> V_48 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic int\r\nF_32 ( struct V_49 * V_22 , const struct V_50 * V_51 ,\r\nvoid * V_52 , T_1 V_53 , struct V_41 * * V_54 )\r\n{\r\nunion {\r\nstruct V_55 V_56 ;\r\n} * args = V_52 ;\r\nstruct V_44 * V_6 = V_44 ( V_22 ) ;\r\nstruct V_27 * V_28 = V_6 -> V_22 . V_12 . V_13 . V_28 ;\r\nstruct V_41 * V_57 = V_51 -> V_57 ;\r\nstruct V_25 * V_2 ;\r\nT_2 V_58 , V_59 , V_60 ;\r\nint V_31 = - V_61 , V_62 ;\r\nF_33 ( V_57 , L_2 , V_53 ) ;\r\nif ( ! ( V_31 = F_34 ( V_31 , & V_52 , & V_53 , args -> V_56 , 0 , 0 , false ) ) ) {\r\nF_33 ( V_57 , L_3\r\nL_4 ,\r\nargs -> V_56 . V_63 , args -> V_56 . V_42 , args -> V_56 . V_59 ,\r\nargs -> V_56 . V_60 ) ;\r\n} else\r\nreturn V_31 ;\r\nif ( ! ( V_2 = F_35 ( sizeof( * V_2 ) , V_64 ) ) )\r\nreturn - V_65 ;\r\n* V_54 = & V_2 -> V_22 . V_34 ;\r\nV_2 -> V_6 = V_6 ;\r\nF_36 ( & V_2 -> V_46 ) ;\r\nV_31 = F_37 ( & V_66 , & V_6 -> V_22 ,\r\n0x1000 , 0x1000 , true , args -> V_56 . V_42 , 0 ,\r\n( 1ULL << V_17 ) |\r\n( 1ULL << V_18 ) |\r\n( 1ULL << V_16 ) |\r\n( 1ULL << V_19 ) |\r\n( 1ULL << V_20 ) |\r\n( 1ULL << V_21 ) |\r\n( 1ULL << V_15 ) ,\r\n1 , V_6 -> V_67 . V_68 . V_24 , 0x1000 ,\r\nV_51 , & V_2 -> V_22 ) ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\nargs -> V_56 . V_33 = V_2 -> V_22 . V_33 ;\r\nV_31 = F_38 ( V_28 , 0x10000 , 0x1000 , false , NULL , & V_2 -> V_48 ) ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\nF_10 ( V_2 -> V_22 . V_30 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x0200 , F_14 ( V_2 -> V_48 -> V_38 ) ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x0204 , F_15 ( V_2 -> V_48 -> V_38 ) ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x0208 , 0xffffffff ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x020c , 0x000000ff ) ;\r\nF_12 ( V_2 -> V_22 . V_30 ) ;\r\nV_31 = F_31 ( V_2 -> V_22 . V_42 , & V_2 -> V_42 , V_2 -> V_48 ) ;\r\nif ( V_31 )\r\nreturn V_31 ;\r\nV_58 = V_2 -> V_22 . V_33 * 0x1000 ;\r\nV_59 = args -> V_56 . V_59 ;\r\nV_60 = F_39 ( args -> V_56 . V_60 / 8 ) ;\r\nF_10 ( V_6 -> V_67 . V_69 ) ;\r\nfor ( V_62 = 0 ; V_62 < 0x1000 ; V_62 += 4 )\r\nF_11 ( V_6 -> V_67 . V_69 , V_58 + V_62 , 0x00000000 ) ;\r\nF_12 ( V_6 -> V_67 . V_69 ) ;\r\nV_58 = F_40 ( V_6 -> V_67 . V_69 ) + V_58 ;\r\nF_10 ( V_2 -> V_22 . V_30 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x08 , F_14 ( V_58 ) ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x0c , F_15 ( V_58 ) ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x10 , 0x0000face ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x30 , 0xfffff902 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x48 , F_14 ( V_59 ) ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x4c , F_15 ( V_59 ) |\r\n( V_60 << 16 ) ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x54 , 0x00000002 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x84 , 0x20400000 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x94 , 0x30000001 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0x9c , 0x00000100 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0xa4 , 0x1f1f1f1f ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0xa8 , 0x1f1f1f1f ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0xac , 0x0000001f ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0xb8 , 0xf8000000 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0xf8 , 0x10003080 ) ;\r\nF_11 ( V_2 -> V_22 . V_30 , 0xfc , 0x10000010 ) ;\r\nF_12 ( V_2 -> V_22 . V_30 ) ;\r\nreturn 0 ;\r\n}
