<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.12.25.22:43:28"
 outputDirectory="C:/123456789_20171217-1038/sdram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE10E22I7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="read_sdram" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="read_sdram_read_en" direction="input" role="read_en" width="1" />
   <port name="read_sdram_data" direction="output" role="data" width="16" />
   <port name="read_sdram_addr" direction="input" role="addr" width="32" />
   <port
       name="read_sdram_dev_idle"
       direction="output"
       role="dev_idle"
       width="1" />
   <port
       name="read_sdram_data_avalid"
       direction="output"
       role="data_avalid"
       width="1" />
  </interface>
  <interface name="write_sdram_2" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="write_sdram_2_write_en"
       direction="input"
       role="write_en"
       width="1" />
   <port name="write_sdram_2_data" direction="input" role="data" width="16" />
   <port name="write_sdram_2_addr" direction="input" role="addr" width="32" />
   <port
       name="write_sdram_2_dev_idle"
       direction="output"
       role="dev_idle"
       width="1" />
  </interface>
  <interface name="write_sdram_2_1" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="write_sdram_2_1_write_en"
       direction="input"
       role="write_en"
       width="1" />
   <port name="write_sdram_2_1_data" direction="input" role="data" width="16" />
   <port name="write_sdram_2_1_addr" direction="input" role="addr" width="32" />
   <port
       name="write_sdram_2_1_dev_idle"
       direction="output"
       role="dev_idle"
       width="1" />
  </interface>
  <interface name="write_sdram_0" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="write_sdram_0_write_en"
       direction="input"
       role="write_en"
       width="1" />
   <port name="write_sdram_0_data" direction="input" role="data" width="16" />
   <port name="write_sdram_0_addr" direction="input" role="addr" width="32" />
   <port
       name="write_sdram_0_dev_idle"
       direction="output"
       role="dev_idle"
       width="1" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="12" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
 </perimeter>
</deploy>
