/*
 * Copyright (C) 2005-2015 Capital Microelectronics Co., Ltd. All rights reserved.
 * These coded instructions, statements, and computer programs are the copyrighted
 * works and confidential proprietary information of Capital Microelectronics, Co., Ltd.
 * They may not be modified, copied, reproduced, distributed, or disclosed
 * to third parties in any manner, medium, or form, in whole or in part,
 * without the prior written consent of Capital Microelectronics, Co., Ltd.
 */

//
// Device: M7A12N0F484C7
//

//
//

(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "demo_sd_to_lcd")
  (DATE "Tue May 19 23:39:32 2015")
  (VENDOR "Agatelogic")
  (PROGRAM "Primace")
  (VERSION "Version 3.0")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "CARRY_SKIP_OUT")
    (INSTANCE sbid1_0_0_cso_logic )
    (DELAY
      (ABSOLUTE
        (PORT p0b (0:0:0) (0:0:0))
        (PORT p1b (0:0:0) (0:0:0))
        (PORT p2b (0:0:0) (0:0:0))
        (PORT p3b (0:0:0) (0:0:0))
        (IOPATH p0b r4_out_b (251:251:251) (194:194:194))
        (IOPATH p0b p4_out_b (210:210:210) (208:208:208))
        (IOPATH p0b p8_out_b (215:215:215) (214:214:214))
        (IOPATH p1b r4_out_b (247:247:247) (192:192:192))
        (IOPATH p1b p4_out_b (208:208:208) (204:204:204))
        (IOPATH p1b p8_out_b (214:214:214) (210:210:210))
        (IOPATH p2b r4_out_b (255:255:255) (195:195:195))
        (IOPATH p2b p4_out_b (214:214:214) (217:217:217))
        (IOPATH p2b p8_out_b (220:220:220) (222:222:222))
        (IOPATH p3b r4_out_b (251:251:251) (192:192:192))
        (IOPATH p3b p4_out_b (212:212:212) (212:212:212))
        (IOPATH p3b p8_out_b (215:215:215) (218:218:218))
      )
    )
  )
  (CELL
    (CELLTYPE "CFG_CARRY_SKIP_IN")
    (INSTANCE sbid1_0_0_csi_logic )
  )
  (CELL
    (CELLTYPE "CFG_CARRY_SKIP_IN")
    (INSTANCE sbid1_0_1_csi_logic )
    (DELAY
      (ABSOLUTE
        (PORT c4_in (0:0:0) (0:0:0))
        (PORT c_skip4_in (0:0:0) (0:0:0))
        (PORT r4_in_b (0:0:0) (0:0:0))
        (PORT p4_in_b (0:0:0) (0:0:0))
        (PORT p8_in_b (0:0:0) (0:0:0))
        (IOPATH c4_in c_in (87:87:87) (87:87:87))
        (IOPATH r4_in_b c_in (164:164:164) (140:140:140))
        (IOPATH p4_in_b c_in (167:167:167) (147:147:147))
        (IOPATH p8_in_b c_in (156:156:156) (142:142:142))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE rstn_final__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (526:526:526) (518:518:518))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_h_cnt__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_h_cnt__reg\[5\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_h_cnt__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (956:956:956) (732:732:732))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_h_cnt__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (908:908:908) (761:761:761))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_v_cnt__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT en (750:750:750) (688:688:688))
        (PORT sr (1043:1043:1043) (901:901:901))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_v_cnt__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT en (754:754:754) (692:692:692))
        (PORT sr (1181:1181:1181) (944:944:944))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_colorgen_v_cnt__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT en (526:526:526) (464:464:464))
        (PORT sr (1728:1728:1728) (1580:1580:1580))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[10\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (820:820:820) (710:710:710))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (935:935:935) (793:793:793))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (530:530:530) (472:472:472))
        (PORT sr (4695:4695:4695) (4606:4606:4606))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[3\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (615:615:615) (392:392:392))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[5\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (620:620:620) (387:387:387))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (733:733:733) (586:586:586))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (930:930:930) (813:813:813))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1308:1308:1308) (1223:1223:1223))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[5\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1645:1645:1645) (1492:1492:1492))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1554:1554:1554) (1469:1469:1469))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_bmp_fig_chg__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_bmp_fig_cnt__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (660:660:660) (549:549:549))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_bmp_fig_cnt__reg\[3\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (649:649:649) (532:532:532))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_de_i_r_sclk__reg\[3\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_de_i_start_pulse__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1865:1865:1865) (1718:1718:1718))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_de_o__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11445:11445:11445) (11445:11445:11445))
        (PORT sr (2168:2168:2168) (2034:2034:2034))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_display_before_bmp__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_display_period_align__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[12\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (531:531:531) (473:473:473))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[15\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (627:627:627) (379:379:379))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[17\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[20\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[23\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[27\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (970:970:970) (866:866:866))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[28\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (724:724:724) (620:620:620))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[30\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[31\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_dma_start_xfer__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (902:902:902) (749:749:749))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[3\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1374:1374:1374) (1201:1201:1201))
        (PORT sr (1287:1287:1287) (1142:1142:1142))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[6\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1172:1172:1172) (1001:1001:1001))
        (PORT sr (1081:1081:1081) (934:934:934))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1382:1382:1382) (1216:1216:1216))
        (PORT sr (976:976:976) (739:739:739))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1525:1525:1525) (1384:1384:1384))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (995:995:995) (768:768:768))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[10\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[6\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (5315:5315:5315) (5230:5230:5230))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[11\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (5315:5315:5315) (5230:5230:5230))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[12\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (5315:5315:5315) (5230:5230:5230))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11446:11446:11446) (11446:11446:11446))
        (PORT sr (1000:1000:1000) (942:942:942))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[10\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11445:11445:11445) (11445:11445:11445))
        (PORT sr (2460:2460:2460) (2198:2198:2198))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[13\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11441:11441:11441) (11441:11441:11441))
        (PORT sr (2069:2069:2069) (1935:1935:1935))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[15\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11445:11445:11445) (11445:11445:11445))
        (PORT sr (2618:2618:2618) (2484:2484:2484))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11441:11441:11441) (11441:11441:11441))
        (PORT sr (1838:1838:1838) (1709:1709:1709))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_text__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (2594:2594:2594) (2460:2460:2460))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (634:634:634) (454:454:454))
        (PORT sr (1428:1428:1428) (1275:1275:1275))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (441:441:441) (292:292:292))
        (PORT sr (848:848:848) (763:763:763))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahb_cs__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1049:1049:1049) (991:991:991))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahb_cs__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1946:1946:1946) (1861:1861:1861))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahb_cs__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1729:1729:1729) (1644:1644:1644))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[18\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (883:883:883) (780:780:780))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[23\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (844:844:844) (695:695:695))
        (PORT sr (811:811:811) (702:702:702))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[24\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1000:1000:1000) (906:906:906))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[29\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (779:779:779) (743:743:743))
        (PORT sr (1391:1391:1391) (1179:1179:1179))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[30\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (654:654:654) (534:534:534))
        (PORT sr (1154:1154:1154) (955:955:955))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[31\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (446:446:446) (336:336:336))
        (PORT sr (829:829:829) (771:771:771))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (870:870:870) (685:685:685))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_dma_cs__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (745:745:745) (599:599:599))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (839:839:839) (593:593:593))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[11\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1882:1882:1882) (1821:1821:1821))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[15\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (758:758:758) (697:697:697))
        (PORT sr (1287:1287:1287) (1064:1064:1064))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[18\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (807:807:807) (767:767:767))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[19\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (537:537:537) (471:471:471))
        (PORT sr (1711:1711:1711) (1484:1484:1484))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[20\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (947:947:947) (823:823:823))
        (PORT sr (676:676:676) (540:540:540))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[21\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (2105:2105:2105) (2044:2044:2044))
        (PORT sr (688:688:688) (553:553:553))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[5\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (724:724:724) (602:602:602))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1547:1547:1547) (1369:1369:1369))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1969:1969:1969) (1784:1784:1784))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[5\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (544:544:544) (477:477:477))
        (PORT sr (1284:1284:1284) (1052:1052:1052))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (550:550:550) (541:541:541))
        (PORT sr (1216:1216:1216) (1059:1059:1059))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hburst_o__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hburst_o__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hburst_o__reg\[2\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1068:1068:1068) (921:921:921))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (2406:2406:2406) (2263:2263:2263))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[28\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1956:1956:1956) (1825:1825:1825))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[29\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (1030:1030:1030) (897:897:897))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[4\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (2179:2179:2179) (2048:2048:2048))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (2587:2587:2587) (2456:2456:2456))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (2207:2207:2207) (2064:2064:2064))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwrite_o__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[23\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (444:444:444) (337:337:337))
        (PORT sr (598:598:598) (373:373:373))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[24\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (559:559:559) (521:521:521))
        (PORT sr (1492:1492:1492) (1262:1262:1262))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[30\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (833:833:833) (716:716:716))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[6\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1287:1287:1287) (1249:1249:1249))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[8\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1051:1051:1051) (1013:1013:1013))
        (PORT sr (1307:1307:1307) (1156:1156:1156))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[9\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1052:1052:1052) (949:949:949))
        (PORT sr (4481:4481:4481) (4398:4398:4398))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_done_r__reg\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (851:851:851) (605:605:605))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (1080:1080:1080) (965:965:965))
        (PORT sr (4886:4886:4886) (4794:4794:4794))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[3\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (438:438:438) (332:332:332))
        (PORT sr (4695:4695:4695) (4606:4606:4606))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[6\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (611:611:611) (427:427:427))
        (PORT sr (909:909:909) (761:761:761))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[7\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT en (748:748:748) (711:711:711))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
    (TIMINGCHECK
       (SETUP en (negedge  clk)  (83:83:83))
       (SETUP en (posedge  clk)  (83:83:83))
       (HOLD en (negedge  clk)  (1:1:1))
       (HOLD en (posedge  clk)  (1:1:1))
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_v_valid_r__reg\[0\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4691:4691:4691) (4610:4610:4610))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LBUF")
    (INSTANCE u_sdram_to_RGB_v_valid_r__reg\[1\]\.lbuf )
    (DELAY
      (ABSOLUTE
        (PORT clk (11455:11455:11455) (11455:11455:11455))
        (PORT sr (4690:4690:4690) (4604:4604:4604))
        (IOPATH clk mclk_b (375:375:375) (397:397:397))
        (IOPATH clk sclk (373:373:373) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0758 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (513:513:513) (408:408:408))
        (PORT f2 (1296:1296:1296) (1217:1217:1217))
        (PORT f1 (1130:1130:1130) (879:879:879))
        (PORT f0 (972:972:972) (808:808:808))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (1404:1404:1404) (1316:1316:1316))
        (IOPATH f3 dx (182:182:182) (204:204:204))
        (IOPATH f3 co (328:328:328) (328:328:328))
        (IOPATH f2 dx (176:176:176) (195:195:195))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH f1 dx (100:100:100) (105:105:105))
        (IOPATH f1 co (274:274:274) (274:274:274))
        (IOPATH f0 dx (79:79:79) (77:77:77))
        (IOPATH f0 co (227:227:227) (227:227:227))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0759 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1280:1280:1280) (1186:1186:1186))
        (PORT f2 (1111:1111:1111) (942:942:942))
        (PORT f1 (979:979:979) (813:813:813))
        (PORT f0 (766:766:766) (583:583:583))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (1219:1219:1219) (1041:1041:1041))
        (IOPATH f3 dx (182:182:182) (204:204:204))
        (IOPATH f3 s (317:317:317) (317:317:317))
        (IOPATH f3 co (328:328:328) (328:328:328))
        (IOPATH f2 dx (176:176:176) (195:195:195))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH f1 dx (100:100:100) (105:105:105))
        (IOPATH f1 s (229:229:229) (229:229:229))
        (IOPATH f1 co (274:274:274) (274:274:274))
        (IOPATH f0 dx (79:79:79) (77:77:77))
        (IOPATH f0 s (203:203:203) (203:203:203))
        (IOPATH f0 co (227:227:227) (227:227:227))
        (IOPATH ci s (55:55:55) (55:55:55))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0760 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (511:511:511) (400:400:400))
        (PORT f2 (1084:1084:1084) (884:884:884))
        (PORT f1 (778:778:778) (612:612:612))
        (PORT f0 (799:799:799) (671:671:671))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (1192:1192:1192) (983:983:983))
        (IOPATH f3 dx (182:182:182) (204:204:204))
        (IOPATH f3 s (317:317:317) (317:317:317))
        (IOPATH f3 co (328:328:328) (328:328:328))
        (IOPATH f2 dx (176:176:176) (196:196:196))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH f1 dx (100:100:100) (105:105:105))
        (IOPATH f1 s (229:229:229) (229:229:229))
        (IOPATH f1 co (274:274:274) (274:274:274))
        (IOPATH f0 dx (79:79:79) (78:78:78))
        (IOPATH f0 s (203:203:203) (203:203:203))
        (IOPATH f0 co (227:227:227) (227:227:227))
        (IOPATH ci s (55:55:55) (55:55:55))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0761 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1744:1744:1744) (1564:1564:1564))
        (PORT f1 (931:931:931) (806:806:806))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (1852:1852:1852) (1663:1663:1663))
        (IOPATH f2 dx (176:176:176) (196:196:196))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH f1 dx (100:100:100) (105:105:105))
        (IOPATH f1 s (229:229:229) (229:229:229))
        (IOPATH f1 co (274:274:274) (274:274:274))
        (IOPATH ci s (55:55:55) (55:55:55))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0762 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (755:755:755) (603:603:603))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (863:863:863) (702:702:702))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH ci s (55:55:55) (55:55:55))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0763 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (761:761:761) (641:641:641))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (869:869:869) (740:740:740))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH ci s (55:55:55) (55:55:55))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0764 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1113:1113:1113) (932:932:932))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (1221:1221:1221) (1031:1031:1031))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH f2 co (350:350:350) (350:350:350))
        (IOPATH ci s (55:55:55) (55:55:55))
        (IOPATH ci co (25:25:25) (25:25:25))
        (IOPATH ca co (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4C")
    (INSTANCE ii0765 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (766:766:766) (634:634:634))
        (PORT ci (0:0:0) (0:0:0))
        (PORT ca (874:874:874) (733:733:733))
        (IOPATH f2 s (305:305:305) (305:305:305))
        (IOPATH ci s (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0455 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (476:476:476) (301:301:301))
        (PORT f0 (685:685:685) (534:534:534))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0456 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (567:567:567) (461:461:461))
        (PORT f0 (674:674:674) (502:502:502))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0458 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (1982:1982:1982) (1765:1765:1765))
        (PORT f0 (1304:1304:1304) (1217:1217:1217))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0459 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (521:521:521) (367:367:367))
        (PORT f1 (484:484:484) (311:311:311))
        (PORT f0 (474:474:474) (303:303:303))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0460 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (546:546:546) (446:446:446))
        (PORT f2 (519:519:519) (364:364:364))
        (PORT f1 (298:298:298) (210:210:210))
        (PORT f0 (477:477:477) (347:347:347))
        (IOPATH f3 dx (262:262:262) (282:282:282))
        (IOPATH f2 dx (250:250:250) (250:250:250))
        (IOPATH f1 dx (160:160:160) (170:170:170))
        (IOPATH f0 dx (142:142:142) (147:147:147))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0461 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (505:505:505) (353:353:353))
        (PORT f0 (795:795:795) (579:579:579))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0463 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (352:352:352) (283:283:283))
        (PORT f1 (492:492:492) (340:340:340))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0464 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (813:813:813) (568:568:568))
        (PORT f0 (469:469:469) (324:324:324))
        (IOPATH f1 dx (123:123:123) (123:123:123))
        (IOPATH f0 dx (100:100:100) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0465 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (508:508:508) (345:345:345))
        (PORT f1 (297:297:297) (184:184:184))
        (PORT f0 (778:778:778) (682:682:682))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (120:120:120) (125:125:125))
        (IOPATH f0 dx (100:100:100) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0466 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (358:358:358) (285:285:285))
        (PORT f2 (290:290:290) (166:166:166))
        (PORT f1 (309:309:309) (217:217:217))
        (PORT f0 (458:458:458) (316:316:316))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (105:105:105) (106:106:106))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0467 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (213:213:213) (271:271:271))
        (PORT f2 (510:510:510) (357:357:357))
        (PORT f1 (743:743:743) (564:564:564))
        (PORT f0 (460:460:460) (340:340:340))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0468 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (344:344:344) (270:270:270))
        (PORT f1 (479:479:479) (307:307:307))
        (PORT f0 (462:462:462) (344:344:344))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0469 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (339:339:339) (251:251:251))
        (PORT f1 (307:307:307) (202:202:202))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0470 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (531:531:531) (421:421:421))
        (PORT f2 (487:487:487) (396:396:396))
        (PORT f0 (301:301:301) (234:234:234))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0471 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (518:518:518) (414:414:414))
        (PORT f1 (513:513:513) (407:407:407))
        (PORT f0 (455:455:455) (317:317:317))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0472 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (890:890:890) (719:719:719))
        (PORT f2 (519:519:519) (361:361:361))
        (PORT f1 (131:131:131) (100:100:100))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0473 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (572:572:572) (512:512:512))
        (PORT f2 (478:478:478) (333:333:333))
        (PORT f1 (299:299:299) (174:174:174))
        (PORT f0 (296:296:296) (185:185:185))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0474 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (352:352:352) (294:294:294))
        (PORT f1 (505:505:505) (414:414:414))
        (PORT f0 (485:485:485) (374:374:374))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0475 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (522:522:522) (400:400:400))
        (PORT f2 (474:474:474) (344:344:344))
        (PORT f1 (314:314:314) (220:220:220))
        (PORT f0 (320:320:320) (224:224:224))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (106:106:106) (106:106:106))
        (IOPATH f0 dx (83:83:83) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0476 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (493:493:493) (351:351:351))
        (PORT f2 (340:340:340) (254:254:254))
        (PORT f1 (466:466:466) (328:328:328))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0477 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (482:482:482) (360:360:360))
        (PORT f0 (470:470:470) (349:349:349))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0478 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (349:349:349) (275:275:275))
        (PORT f1 (532:532:532) (433:433:433))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0479 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (536:536:536) (429:429:429))
        (PORT f2 (290:290:290) (166:166:166))
        (PORT f1 (467:467:467) (289:289:289))
        (PORT f0 (466:466:466) (340:340:340))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (105:105:105) (106:106:106))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0480 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (520:520:520) (367:367:367))
        (PORT f2 (527:527:527) (435:435:435))
        (PORT f1 (473:473:473) (294:294:294))
        (PORT f0 (473:473:473) (295:295:295))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (105:105:105) (106:106:106))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0481 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (558:558:558) (470:470:470))
        (PORT f2 (508:508:508) (355:355:355))
        (PORT f1 (473:473:473) (299:299:299))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0482 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (295:295:295) (187:187:187))
        (PORT f0 (461:461:461) (277:277:277))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0483 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (526:526:526) (409:409:409))
        (PORT f2 (703:703:703) (510:510:510))
        (PORT f1 (514:514:514) (392:392:392))
        (PORT f0 (461:461:461) (289:289:289))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (105:105:105) (106:106:106))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0484 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (378:378:378) (300:300:300))
        (PORT f2 (291:291:291) (171:171:171))
        (PORT f1 (469:469:469) (292:292:292))
        (PORT f0 (310:310:310) (198:198:198))
        (IOPATH f3 dx (196:196:196) (218:218:218))
        (IOPATH f2 dx (185:185:185) (186:186:186))
        (IOPATH f1 dx (122:122:122) (122:122:122))
        (IOPATH f0 dx (98:98:98) (93:93:93))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0485 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (347:347:347) (278:278:278))
        (PORT f1 (507:507:507) (387:387:387))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f1 dx (114:114:114) (119:119:119))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0486 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (790:790:790) (641:641:641))
        (PORT f2 (619:619:619) (540:540:540))
        (PORT f1 (856:856:856) (651:651:651))
        (PORT f0 (573:573:573) (496:496:496))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0487 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (651:651:651) (566:566:566))
        (PORT f2 (515:515:515) (347:347:347))
        (PORT f0 (370:370:370) (241:241:241))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0488 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (651:651:651) (566:566:566))
        (PORT f2 (725:725:725) (572:572:572))
        (PORT f1 (362:362:362) (199:199:199))
        (PORT f0 (550:550:550) (334:334:334))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (191:191:191) (212:212:212))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0489 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (736:736:736) (664:664:664))
        (PORT f2 (321:321:321) (222:222:222))
        (PORT f1 (482:482:482) (288:288:288))
        (PORT f0 (286:286:286) (168:168:168))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0490 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (131:131:131) (100:100:100))
        (PORT f0 (472:472:472) (330:330:330))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0491 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (334:334:334) (239:239:239))
        (PORT f2 (299:299:299) (174:174:174))
        (PORT f1 (298:298:298) (170:170:170))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0492 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (352:352:352) (283:283:283))
        (PORT f1 (743:743:743) (648:648:648))
        (PORT f0 (843:843:843) (752:752:752))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0493 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (644:644:644) (553:553:553))
        (PORT f2 (510:510:510) (357:357:357))
        (PORT f1 (531:531:531) (433:433:433))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0494 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (575:575:575) (504:504:504))
        (PORT f2 (520:520:520) (364:364:364))
        (PORT f0 (355:355:355) (194:194:194))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (191:191:191) (210:210:210))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0495 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (947:947:947) (719:719:719))
        (PORT f1 (298:298:298) (210:210:210))
        (PORT f0 (539:539:539) (450:450:450))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0496 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (220:220:220) (279:279:279))
        (PORT f2 (646:646:646) (497:497:497))
        (PORT f1 (845:845:845) (756:756:756))
        (PORT f0 (469:469:469) (297:297:297))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0497 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (353:353:353) (249:249:249))
        (PORT f1 (492:492:492) (320:320:320))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0498 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (941:941:941) (723:723:723))
        (PORT f2 (365:365:365) (315:315:315))
        (PORT f1 (523:523:523) (397:397:397))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0499 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (645:645:645) (570:570:570))
        (PORT f2 (507:507:507) (357:357:357))
        (PORT f1 (532:532:532) (442:442:442))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0500 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (329:329:329) (227:227:227))
        (PORT f1 (465:465:465) (294:294:294))
        (PORT f0 (504:504:504) (393:393:393))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0501 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (519:519:519) (412:412:412))
        (PORT f1 (476:476:476) (356:356:356))
        (PORT f0 (488:488:488) (335:335:335))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0502 )
    (DELAY
      (ABSOLUTE
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0503 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (575:575:575) (520:520:520))
        (PORT f2 (781:781:781) (685:685:685))
        (PORT f1 (699:699:699) (525:525:525))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (124:124:124) (127:127:127))
        (IOPATH f0 dx (100:100:100) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0504 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (351:351:351) (287:287:287))
        (PORT f2 (480:480:480) (300:300:300))
        (PORT f0 (466:466:466) (335:335:335))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0505 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (329:329:329) (227:227:227))
        (PORT f1 (743:743:743) (659:659:659))
        (PORT f0 (467:467:467) (294:294:294))
        (IOPATH f3 dx (222:222:222) (242:242:242))
        (IOPATH f1 dx (125:125:125) (132:132:132))
        (IOPATH f0 dx (104:104:104) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0506 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (513:513:513) (398:398:398))
        (PORT f1 (291:291:291) (183:183:183))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0507 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (813:813:813) (671:671:671))
        (PORT f2 (720:720:720) (565:565:565))
        (PORT f1 (809:809:809) (721:721:721))
        (PORT f0 (461:461:461) (277:277:277))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0508 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (528:528:528) (474:474:474))
        (PORT f2 (810:810:810) (649:649:649))
        (PORT f1 (460:460:460) (326:326:326))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0509 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (329:329:329) (227:227:227))
        (PORT f2 (341:341:341) (255:255:255))
        (PORT f1 (462:462:462) (340:340:340))
        (PORT f0 (457:457:457) (285:285:285))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0510 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (301:301:301) (212:212:212))
        (PORT f0 (489:489:489) (394:394:394))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0511 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (251:251:251))
        (PORT f1 (459:459:459) (293:293:293))
        (PORT f0 (452:452:452) (271:271:271))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0512 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (558:558:558) (471:471:471))
        (PORT f2 (914:914:914) (778:778:778))
        (PORT f1 (301:301:301) (212:212:212))
        (PORT f0 (678:678:678) (517:517:517))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0513 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (502:502:502) (392:392:392))
        (PORT f1 (474:474:474) (304:304:304))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0514 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (515:515:515) (360:360:360))
        (PORT f0 (482:482:482) (358:358:358))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0515 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (503:503:503) (351:351:351))
        (PORT f0 (641:641:641) (605:605:605))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0516 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (507:507:507) (344:344:344))
        (PORT f0 (740:740:740) (656:656:656))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0517 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (526:526:526) (475:475:475))
        (PORT f1 (462:462:462) (325:325:325))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0518 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (508:508:508) (415:415:415))
        (PORT f2 (323:323:323) (230:230:230))
        (PORT f1 (483:483:483) (369:369:369))
        (PORT f0 (473:473:473) (322:322:322))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0519 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1388:1388:1388) (1171:1171:1171))
        (PORT f1 (765:765:765) (579:579:579))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0520 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (812:812:812) (649:649:649))
        (PORT f1 (1349:1349:1349) (1111:1111:1111))
        (PORT f0 (463:463:463) (292:292:292))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0521 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1864:1864:1864) (1775:1775:1775))
        (PORT f0 (592:592:592) (516:516:516))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0522 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (638:638:638) (582:582:582))
        (PORT f0 (470:470:470) (299:299:299))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0523 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f1 (671:671:671) (496:496:496))
        (PORT f0 (982:982:982) (894:894:894))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0524 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (508:508:508) (358:358:358))
        (PORT f1 (598:598:598) (518:518:518))
        (PORT f0 (783:783:783) (617:617:617))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0525 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (345:345:345) (255:255:255))
        (PORT f2 (352:352:352) (283:283:283))
        (PORT f1 (735:735:735) (552:552:552))
        (PORT f0 (469:469:469) (300:300:300))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0526 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (561:561:561) (508:508:508))
        (PORT f2 (340:340:340) (254:254:254))
        (PORT f1 (475:475:475) (324:324:324))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0527 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (359:359:359) (327:327:327))
        (PORT f1 (746:746:746) (572:572:572))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0528 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (640:640:640) (580:580:580))
        (PORT f1 (287:287:287) (167:167:167))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0529 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (323:323:323) (230:230:230))
        (PORT f1 (762:762:762) (579:579:579))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0530 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (296:296:296) (170:170:170))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0531 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (507:507:507) (344:344:344))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0532 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1834:1834:1834) (1743:1743:1743))
        (PORT f2 (352:352:352) (283:283:283))
        (PORT f1 (494:494:494) (379:379:379))
        (PORT f0 (800:800:800) (604:604:604))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0533 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (776:776:776) (553:553:553))
        (PORT f0 (809:809:809) (629:629:629))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0534 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (479:479:479) (354:354:354))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0535 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (2161:2161:2161) (2066:2066:2066))
        (PORT f1 (475:475:475) (306:306:306))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0536 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (1663:1663:1663) (1559:1559:1559))
        (PORT f0 (501:501:501) (397:397:397))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0537 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (1995:1995:1995) (1715:1715:1715))
        (PORT f0 (491:491:491) (388:388:388))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0538 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (1895:1895:1895) (1791:1791:1791))
        (PORT f0 (690:690:690) (537:537:537))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0539 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (2259:2259:2259) (1995:1995:1995))
        (PORT f0 (452:452:452) (269:269:269))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0540 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (2260:2260:2260) (1997:1997:1997))
        (PORT f1 (466:466:466) (294:294:294))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0541 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (2161:2161:2161) (2068:2068:2068))
        (PORT f0 (473:473:473) (320:320:320))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0542 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (521:521:521) (445:445:445))
        (PORT f0 (1985:1985:1985) (1705:1705:1705))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0543 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (2037:2037:2037) (1773:1773:1773))
        (PORT f1 (307:307:307) (232:232:232))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0544 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1944:1944:1944) (1857:1857:1857))
        (PORT f0 (807:807:807) (600:600:600))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0545 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (323:323:323) (229:229:229))
        (PORT f1 (980:980:980) (865:865:865))
        (PORT f0 (467:467:467) (294:294:294))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0546 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (749:749:749) (599:599:599))
        (PORT f1 (296:296:296) (170:170:170))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f1 dx (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0547 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (323:323:323) (230:230:230))
        (PORT f1 (690:690:690) (523:523:523))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0548 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (738:738:738) (580:580:580))
        (PORT f2 (525:525:525) (377:377:377))
        (PORT f1 (482:482:482) (329:329:329))
        (PORT f0 (463:463:463) (292:292:292))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0549 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (522:522:522) (390:390:390))
        (PORT f1 (287:287:287) (167:167:167))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0550 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (717:717:717) (554:554:554))
        (PORT f1 (480:480:480) (309:309:309))
        (PORT f0 (490:490:490) (422:422:422))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0551 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (308:308:308) (196:196:196))
        (PORT f1 (477:477:477) (285:285:285))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0552 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (337:337:337) (240:240:240))
        (PORT f2 (490:490:490) (350:350:350))
        (PORT f0 (536:536:536) (436:436:436))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0553 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (589:589:589) (519:519:519))
        (PORT f0 (296:296:296) (185:185:185))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0554 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (526:526:526) (370:370:370))
        (PORT f1 (541:541:541) (510:510:510))
        (PORT f0 (478:478:478) (306:306:306))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0555 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (347:347:347) (277:277:277))
        (PORT f2 (517:517:517) (363:363:363))
        (PORT f1 (727:727:727) (639:639:639))
        (PORT f0 (518:518:518) (429:429:429))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0556 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (536:536:536) (446:446:446))
        (PORT f2 (323:323:323) (229:229:229))
        (PORT f1 (541:541:541) (454:454:454))
        (PORT f0 (472:472:472) (297:297:297))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (120:120:120) (125:125:125))
        (IOPATH f0 dx (100:100:100) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0557 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (339:339:339) (251:251:251))
        (PORT f1 (298:298:298) (209:209:209))
        (PORT f0 (931:931:931) (759:759:759))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0558 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (506:506:506) (365:365:365))
        (PORT f2 (518:518:518) (371:371:371))
        (PORT f1 (457:457:457) (290:290:290))
        (PORT f0 (776:776:776) (583:583:583))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0559 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (537:537:537) (435:435:435))
        (PORT f1 (486:486:486) (362:362:362))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0560 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (345:345:345) (282:282:282))
        (PORT f2 (491:491:491) (303:303:303))
        (PORT f0 (473:473:473) (330:330:330))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0561 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (339:339:339) (251:251:251))
        (IOPATH f2 dx (181:181:181) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0562 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (330:330:330) (244:244:244))
        (PORT f0 (481:481:481) (324:324:324))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0563 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (299:299:299) (174:174:174))
        (PORT f1 (499:499:499) (326:326:326))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0564 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (780:780:780) (521:521:521))
        (PORT f2 (514:514:514) (364:364:364))
        (PORT f1 (291:291:291) (183:183:183))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0565 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (731:731:731) (592:592:592))
        (PORT f2 (517:517:517) (386:386:386))
        (PORT f1 (584:584:584) (372:372:372))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (118:118:118) (119:119:119))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0566 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (533:533:533) (394:394:394))
        (PORT f1 (529:529:529) (437:437:437))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0567 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (546:546:546) (420:420:420))
        (PORT f2 (582:582:582) (513:513:513))
        (PORT f0 (735:735:735) (644:644:644))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0568 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (508:508:508) (371:371:371))
        (PORT f2 (564:564:564) (466:466:466))
        (PORT f1 (738:738:738) (647:647:647))
        (PORT f0 (848:848:848) (696:696:696))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0569 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (251:251:251))
        (PORT f2 (741:741:741) (580:580:580))
        (PORT f1 (509:509:509) (390:390:390))
        (PORT f0 (528:528:528) (438:438:438))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0570 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (519:519:519) (412:412:412))
        (PORT f0 (474:474:474) (302:302:302))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0571 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (330:330:330) (233:233:233))
        (PORT f1 (474:474:474) (304:304:304))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0572 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (518:518:518) (362:362:362))
        (PORT f1 (825:825:825) (603:603:603))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0573 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (841:841:841) (660:660:660))
        (PORT f0 (955:955:955) (620:620:620))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0574 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (793:793:793) (643:643:643))
        (PORT f2 (507:507:507) (344:344:344))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0575 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (631:631:631) (580:580:580))
        (PORT f1 (486:486:486) (350:350:350))
        (PORT f0 (310:310:310) (217:217:217))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0576 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (826:826:826) (728:728:728))
        (PORT f2 (291:291:291) (171:171:171))
        (PORT f0 (519:519:519) (392:392:392))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f0 dx (83:83:83) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0577 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (517:517:517) (364:364:364))
        (PORT f1 (574:574:574) (466:466:466))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0578 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (546:546:546) (458:458:458))
        (PORT f1 (480:480:480) (309:309:309))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0579 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (323:323:323) (230:230:230))
        (PORT f1 (675:675:675) (503:503:503))
        (PORT f0 (462:462:462) (294:294:294))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0580 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (777:777:777) (643:643:643))
        (PORT f1 (292:292:292) (171:171:171))
        (PORT f0 (491:491:491) (383:383:383))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (105:105:105) (106:106:106))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0581 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (528:528:528) (374:374:374))
        (PORT f2 (321:321:321) (224:224:224))
        (PORT f0 (284:284:284) (168:168:168))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0582 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (529:529:529) (373:373:373))
        (PORT f1 (499:499:499) (391:391:391))
        (PORT f0 (814:814:814) (617:617:617))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0583 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (965:965:965) (833:833:833))
        (PORT f1 (591:591:591) (511:511:511))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (116:116:116) (119:119:119))
        (IOPATH f0 dx (96:96:96) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0584 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (467:467:467) (290:290:290))
        (PORT f1 (590:590:590) (499:499:499))
        (PORT f0 (301:301:301) (176:176:176))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (106:106:106) (106:106:106))
        (IOPATH f0 dx (83:83:83) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0585 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (558:558:558) (464:464:464))
        (PORT f2 (796:796:796) (638:638:638))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0586 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (713:713:713) (554:554:554))
        (PORT f1 (799:799:799) (607:607:607))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0587 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (565:565:565) (506:506:506))
        (PORT f2 (495:495:495) (337:337:337))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0588 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (340:340:340) (250:250:250))
        (PORT f0 (547:547:547) (334:334:334))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0589 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (299:299:299) (174:174:174))
        (PORT f1 (480:480:480) (298:298:298))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0590 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (810:810:810) (696:696:696))
        (PORT f2 (1535:1535:1535) (1374:1374:1374))
        (PORT f1 (1365:1365:1365) (1264:1264:1264))
        (PORT f0 (467:467:467) (294:294:294))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0591 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1188:1188:1188) (1102:1102:1102))
        (PORT f2 (510:510:510) (357:357:357))
        (PORT f1 (1043:1043:1043) (793:793:793))
        (PORT f0 (1362:1362:1362) (1261:1261:1261))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0592 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (251:251:251))
        (PORT f2 (1414:1414:1414) (1330:1330:1330))
        (PORT f1 (760:760:760) (628:628:628))
        (PORT f0 (1656:1656:1656) (1382:1382:1382))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0593 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (2625:2625:2625) (2269:2269:2269))
        (PORT f2 (337:337:337) (250:250:250))
        (PORT f1 (541:541:541) (313:313:313))
        (PORT f0 (531:531:531) (323:323:323))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (191:191:191) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0594 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (805:805:805) (663:663:663))
        (PORT f2 (609:609:609) (511:511:511))
        (PORT f1 (954:954:954) (782:782:782))
        (PORT f0 (802:802:802) (686:686:686))
        (IOPATH f3 dx (196:196:196) (218:218:218))
        (IOPATH f2 dx (185:185:185) (186:186:186))
        (IOPATH f1 dx (123:123:123) (123:123:123))
        (IOPATH f0 dx (95:95:95) (91:91:91))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0595 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (803:803:803) (640:640:640))
        (PORT f2 (1024:1024:1024) (936:936:936))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0596 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (213:213:213) (271:271:271))
        (PORT f2 (403:403:403) (389:389:389))
        (PORT f1 (789:789:789) (673:673:673))
        (PORT f0 (748:748:748) (568:568:568))
        (IOPATH f3 dx (222:222:222) (242:242:242))
        (IOPATH f2 dx (209:209:209) (210:210:210))
        (IOPATH f1 dx (125:125:125) (132:132:132))
        (IOPATH f0 dx (105:105:105) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0597 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (548:548:548) (454:454:454))
        (PORT f2 (575:575:575) (476:476:476))
        (PORT f1 (1361:1361:1361) (1118:1118:1118))
        (PORT f0 (601:601:601) (471:471:471))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0598 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (230:230:230) (299:299:299))
        (PORT f2 (1949:1949:1949) (1767:1767:1767))
        (PORT f1 (1018:1018:1018) (906:906:906))
        (PORT f0 (711:711:711) (552:552:552))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (120:120:120) (125:125:125))
        (IOPATH f0 dx (100:100:100) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0599 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (854:854:854) (771:771:771))
        (PORT f2 (868:868:868) (771:771:771))
        (PORT f1 (598:598:598) (464:464:464))
        (PORT f0 (1273:1273:1273) (1088:1088:1088))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0600 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (847:847:847) (843:843:843))
        (PORT f1 (1042:1042:1042) (1006:1006:1006))
        (PORT f0 (462:462:462) (292:292:292))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0601 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (3068:3068:3068) (2710:2710:2710))
        (PORT f1 (480:480:480) (309:309:309))
        (PORT f0 (471:471:471) (318:318:318))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (116:116:116) (119:119:119))
        (IOPATH f0 dx (96:96:96) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0602 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (321:321:321) (224:224:224))
        (PORT f0 (2961:2961:2961) (2691:2691:2691))
        (IOPATH f2 dx (185:185:185) (186:186:186))
        (IOPATH f0 dx (95:95:95) (91:91:91))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0603 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (892:892:892) (925:925:925))
        (PORT f1 (528:528:528) (429:429:429))
        (PORT f0 (506:506:506) (400:400:400))
        (IOPATH f3 dx (228:228:228) (249:249:249))
        (IOPATH f1 dx (128:128:128) (137:137:137))
        (IOPATH f0 dx (109:109:109) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0604 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (338:338:338) (245:245:245))
        (PORT f1 (854:854:854) (830:830:830))
        (PORT f0 (1061:1061:1061) (901:901:901))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0605 )
    (DELAY
      (ABSOLUTE
        (PORT f1 (1005:1005:1005) (859:859:859))
        (PORT f0 (974:974:974) (748:748:748))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0606 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (220:220:220) (279:279:279))
        (PORT f0 (768:768:768) (686:686:686))
        (IOPATH f3 dx (235:235:235) (256:256:256))
        (IOPATH f0 dx (115:115:115) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0607 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (216:216:216) (270:270:270))
        (PORT f2 (649:649:649) (565:565:565))
        (PORT f1 (800:800:800) (713:713:713))
        (PORT f0 (329:329:329) (232:232:232))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (120:120:120) (125:125:125))
        (IOPATH f0 dx (100:100:100) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0608 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (852:852:852) (839:839:839))
        (PORT f2 (532:532:532) (483:483:483))
        (PORT f1 (683:683:683) (561:561:561))
        (PORT f0 (816:816:816) (644:644:644))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (120:120:120) (120:120:120))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0609 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (585:585:585) (515:515:515))
        (PORT f2 (521:521:521) (368:368:368))
        (PORT f0 (559:559:559) (363:363:363))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0610 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (212:212:212) (260:260:260))
        (PORT f2 (872:872:872) (847:847:847))
        (PORT f1 (739:739:739) (670:670:670))
        (PORT f0 (500:500:500) (392:392:392))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0611 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (759:759:759) (662:662:662))
        (PORT f2 (1999:1999:1999) (1693:1693:1693))
        (PORT f1 (1208:1208:1208) (895:895:895))
        (PORT f0 (1235:1235:1235) (1019:1019:1019))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0612 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (327:327:327) (234:234:234))
        (PORT f2 (482:482:482) (291:291:291))
        (PORT f1 (875:875:875) (687:687:687))
        (PORT f0 (482:482:482) (314:314:314))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0613 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (684:684:684) (607:607:607))
        (PORT f2 (659:659:659) (575:575:575))
        (PORT f1 (131:131:131) (100:100:100))
        (PORT f0 (1188:1188:1188) (985:985:985))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0614 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1119:1119:1119) (989:989:989))
        (PORT f2 (528:528:528) (429:429:429))
        (PORT f1 (510:510:510) (393:393:393))
        (PORT f0 (673:673:673) (517:517:517))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0615 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (836:836:836) (659:659:659))
        (PORT f2 (1111:1111:1111) (1108:1108:1108))
        (PORT f1 (298:298:298) (209:209:209))
        (PORT f0 (889:889:889) (682:682:682))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0616 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (333:333:333) (243:243:243))
        (PORT f2 (340:340:340) (250:250:250))
        (PORT f1 (1146:1146:1146) (943:943:943))
        (PORT f0 (543:543:543) (332:332:332))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0617 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (385:385:385) (309:309:309))
        (PORT f2 (543:543:543) (448:448:448))
        (PORT f1 (866:866:866) (773:773:773))
        (PORT f0 (1158:1158:1158) (1025:1025:1025))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0618 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (581:581:581) (507:507:507))
        (PORT f0 (320:320:320) (224:224:224))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f0 dx (83:83:83) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0619 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (220:220:220) (281:281:281))
        (PORT f2 (623:623:623) (603:603:603))
        (PORT f1 (474:474:474) (304:304:304))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0620 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (392:392:392) (312:312:312))
        (PORT f2 (352:352:352) (283:283:283))
        (PORT f1 (842:842:842) (858:858:858))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0621 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (339:339:339) (251:251:251))
        (PORT f1 (465:465:465) (280:280:280))
        (PORT f0 (527:527:527) (439:439:439))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0622 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (857:857:857) (850:850:850))
        (PORT f1 (470:470:470) (334:334:334))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0623 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (797:797:797) (699:699:699))
        (PORT f2 (730:730:730) (625:625:625))
        (PORT f1 (477:477:477) (350:350:350))
        (PORT f0 (693:693:693) (566:566:566))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0624 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1093:1093:1093) (929:929:929))
        (PORT f2 (797:797:797) (704:704:704))
        (PORT f1 (1350:1350:1350) (1116:1116:1116))
        (PORT f0 (460:460:460) (340:340:340))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0625 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1285:1285:1285) (1192:1192:1192))
        (PORT f2 (749:749:749) (634:634:634))
        (PORT f1 (1981:1981:1981) (1726:1726:1726))
        (PORT f0 (543:543:543) (384:384:384))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0626 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (508:508:508) (404:404:404))
        (PORT f2 (527:527:527) (416:416:416))
        (PORT f1 (1648:1648:1648) (1434:1434:1434))
        (PORT f0 (1011:1011:1011) (809:809:809))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (120:120:120) (120:120:120))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0627 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (225:225:225) (289:289:289))
        (PORT f2 (1505:1505:1505) (1323:1323:1323))
        (PORT f0 (470:470:470) (350:350:350))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0628 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (534:534:534) (400:400:400))
        (PORT f1 (463:463:463) (279:279:279))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0629 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (551:551:551) (457:457:457))
        (PORT f2 (2852:2852:2852) (2482:2482:2482))
        (PORT f1 (381:381:381) (249:249:249))
        (PORT f0 (74:74:74) (56:56:56))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (191:191:191) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0630 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1123:1123:1123) (1069:1069:1069))
        (PORT f2 (1283:1283:1283) (1088:1088:1088))
        (PORT f1 (762:762:762) (736:736:736))
        (PORT f0 (292:292:292) (176:176:176))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0631 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (500:500:500) (339:339:339))
        (PORT f2 (339:339:339) (251:251:251))
        (PORT f1 (1086:1086:1086) (965:965:965))
        (PORT f0 (297:297:297) (209:209:209))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0632 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (512:512:512) (343:343:343))
        (PORT f1 (298:298:298) (210:210:210))
        (PORT f0 (764:764:764) (590:590:590))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f1 dx (116:116:116) (119:119:119))
        (IOPATH f0 dx (96:96:96) (95:95:95))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0633 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (717:717:717) (572:572:572))
        (PORT f2 (869:869:869) (716:716:716))
        (PORT f1 (473:473:473) (350:350:350))
        (PORT f0 (470:470:470) (298:298:298))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0634 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (499:499:499) (341:341:341))
        (PORT f2 (477:477:477) (284:284:284))
        (PORT f1 (2765:2765:2765) (2482:2482:2482))
        (PORT f0 (472:472:472) (308:308:308))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0635 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (342:342:342) (253:253:253))
        (PORT f2 (495:495:495) (311:311:311))
        (PORT f1 (883:883:883) (564:564:564))
        (PORT f0 (284:284:284) (168:168:168))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0636 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (354:354:354) (281:281:281))
        (PORT f2 (507:507:507) (343:343:343))
        (PORT f1 (482:482:482) (329:329:329))
        (PORT f0 (458:458:458) (272:272:272))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0637 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (505:505:505) (339:339:339))
        (PORT f2 (2844:2844:2844) (2479:2479:2479))
        (PORT f1 (301:301:301) (212:212:212))
        (PORT f0 (475:475:475) (319:319:319))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0638 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1091:1091:1091) (995:995:995))
        (PORT f2 (341:341:341) (255:255:255))
        (PORT f1 (542:542:542) (468:468:468))
        (PORT f0 (470:470:470) (345:345:345))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0639 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (545:545:545) (429:429:429))
        (PORT f2 (569:569:569) (533:533:533))
        (PORT f1 (465:465:465) (342:342:342))
        (PORT f0 (734:734:734) (640:640:640))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0640 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (870:870:870) (725:725:725))
        (PORT f2 (533:533:533) (416:416:416))
        (PORT f1 (820:820:820) (636:636:636))
        (PORT f0 (472:472:472) (342:342:342))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0641 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (3128:3128:3128) (2655:2655:2655))
        (PORT f2 (589:589:589) (528:528:528))
        (PORT f1 (131:131:131) (100:100:100))
        (PORT f0 (805:805:805) (712:712:712))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0642 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (680:680:680) (678:678:678))
        (PORT f1 (590:590:590) (474:474:474))
        (PORT f0 (488:488:488) (335:335:335))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0643 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (2339:2339:2339) (2145:2145:2145))
        (PORT f1 (1802:1802:1802) (1691:1691:1691))
        (PORT f0 (513:513:513) (425:425:425))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0644 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (560:560:560) (497:497:497))
        (PORT f2 (526:526:526) (380:380:380))
        (PORT f1 (581:581:581) (470:470:470))
        (PORT f0 (478:478:478) (355:355:355))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0645 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (2134:2134:2134) (1936:1936:1936))
        (PORT f1 (2035:2035:2035) (1924:1924:1924))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0646 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (510:510:510) (382:382:382))
        (PORT f2 (526:526:526) (370:370:370))
        (PORT f1 (742:742:742) (453:453:453))
        (PORT f0 (510:510:510) (458:458:458))
        (IOPATH f3 dx (228:228:228) (249:249:249))
        (IOPATH f2 dx (215:215:215) (217:217:217))
        (IOPATH f1 dx (132:132:132) (141:141:141))
        (IOPATH f0 dx (110:110:110) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0647 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (736:736:736) (591:591:591))
        (PORT f2 (528:528:528) (429:429:429))
        (PORT f1 (831:831:831) (660:660:660))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0648 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (905:905:905) (799:799:799))
        (PORT f1 (488:488:488) (360:360:360))
        (IOPATH f2 dx (209:209:209) (210:210:210))
        (IOPATH f1 dx (125:125:125) (132:132:132))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0649 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (515:515:515) (426:426:426))
        (PORT f2 (513:513:513) (409:409:409))
        (PORT f1 (474:474:474) (304:304:304))
        (PORT f0 (758:758:758) (514:514:514))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0650 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (528:528:528) (432:432:432))
        (PORT f1 (483:483:483) (360:360:360))
        (PORT f0 (461:461:461) (290:290:290))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0651 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (299:299:299) (174:174:174))
        (PORT f1 (478:478:478) (289:289:289))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0652 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (748:748:748) (746:746:746))
        (PORT f1 (484:484:484) (331:331:331))
        (PORT f0 (688:688:688) (526:526:526))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0653 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (733:733:733) (584:584:584))
        (PORT f2 (739:739:739) (600:600:600))
        (PORT f1 (704:704:704) (516:516:516))
        (PORT f0 (692:692:692) (511:511:511))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (120:120:120) (125:125:125))
        (IOPATH f0 dx (100:100:100) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0654 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (329:329:329) (227:227:227))
        (PORT f2 (722:722:722) (609:609:609))
        (PORT f1 (483:483:483) (329:329:329))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0655 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (634:634:634) (610:610:610))
        (PORT f2 (524:524:524) (387:387:387))
        (PORT f1 (473:473:473) (350:350:350))
        (PORT f0 (476:476:476) (349:349:349))
        (IOPATH f3 dx (222:222:222) (242:242:242))
        (IOPATH f2 dx (209:209:209) (210:210:210))
        (IOPATH f1 dx (128:128:128) (134:134:134))
        (IOPATH f0 dx (105:105:105) (109:109:109))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0656 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (529:529:529) (387:387:387))
        (PORT f2 (549:549:549) (450:450:450))
        (PORT f0 (582:582:582) (423:423:423))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0657 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (842:842:842) (743:743:743))
        (PORT f1 (880:880:880) (725:725:725))
        (PORT f0 (851:851:851) (685:685:685))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0658 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (537:537:537) (445:445:445))
        (PORT f2 (537:537:537) (391:391:391))
        (PORT f1 (585:585:585) (425:425:425))
        (PORT f0 (846:846:846) (726:726:726))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0659 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (216:216:216) (270:270:270))
        (PORT f2 (579:579:579) (511:511:511))
        (PORT f0 (754:754:754) (682:682:682))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f0 dx (100:100:100) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0660 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (914:914:914) (903:903:903))
        (PORT f2 (323:323:323) (230:230:230))
        (PORT f1 (753:753:753) (672:672:672))
        (PORT f0 (762:762:762) (514:514:514))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0661 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (520:520:520) (407:407:407))
        (PORT f1 (539:539:539) (461:461:461))
        (PORT f0 (292:292:292) (176:176:176))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0662 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (349:349:349) (275:275:275))
        (PORT f1 (841:841:841) (787:787:787))
        (PORT f0 (793:793:793) (702:702:702))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0663 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (719:719:719) (559:559:559))
        (PORT f2 (780:780:780) (697:697:697))
        (PORT f1 (805:805:805) (572:572:572))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0664 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1595:1595:1595) (1418:1418:1418))
        (PORT f2 (847:847:847) (653:653:653))
        (PORT f0 (475:475:475) (350:350:350))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0665 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1054:1054:1054) (823:823:823))
        (PORT f2 (520:520:520) (368:368:368))
        (PORT f1 (683:683:683) (518:518:518))
        (PORT f0 (816:816:816) (627:627:627))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0666 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1586:1586:1586) (1394:1394:1394))
        (PORT f2 (795:795:795) (711:711:711))
        (PORT f1 (509:509:509) (453:453:453))
        (PORT f0 (461:461:461) (289:289:289))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0667 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (556:556:556) (503:503:503))
        (PORT f2 (1088:1088:1088) (876:876:876))
        (PORT f1 (1003:1003:1003) (767:767:767))
        (PORT f0 (689:689:689) (503:503:503))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0668 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (962:962:962) (898:898:898))
        (PORT f2 (733:733:733) (623:623:623))
        (PORT f1 (523:523:523) (433:433:433))
        (PORT f0 (546:546:546) (467:467:467))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0669 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (620:620:620) (544:544:544))
        (PORT f2 (882:882:882) (926:926:926))
        (PORT f1 (807:807:807) (601:601:601))
        (PORT f0 (747:747:747) (663:663:663))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0670 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (908:908:908) (851:851:851))
        (PORT f0 (1186:1186:1186) (1053:1053:1053))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0671 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1373:1373:1373) (1373:1373:1373))
        (PORT f2 (566:566:566) (496:496:496))
        (PORT f1 (707:707:707) (560:560:560))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0672 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (216:216:216) (270:270:270))
        (PORT f0 (743:743:743) (586:586:586))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0673 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1637:1637:1637) (1464:1464:1464))
        (PORT f2 (847:847:847) (653:653:653))
        (PORT f1 (459:459:459) (324:324:324))
        (PORT f0 (662:662:662) (497:497:497))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0674 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (837:837:837) (779:779:779))
        (PORT f2 (959:959:959) (803:803:803))
        (PORT f1 (757:757:757) (546:546:546))
        (PORT f0 (1190:1190:1190) (1068:1068:1068))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0675 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (220:220:220) (279:279:279))
        (PORT f2 (1346:1346:1346) (1149:1149:1149))
        (PORT f1 (712:712:712) (541:541:541))
        (PORT f0 (869:869:869) (829:829:829))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0676 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1125:1125:1125) (919:919:919))
        (PORT f0 (548:548:548) (522:522:522))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0677 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1659:1659:1659) (1488:1488:1488))
        (PORT f2 (743:743:743) (612:612:612))
        (PORT f1 (298:298:298) (209:209:209))
        (PORT f0 (684:684:684) (505:505:505))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0678 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (329:329:329) (227:227:227))
        (PORT f2 (1357:1357:1357) (1160:1160:1160))
        (PORT f1 (580:580:580) (547:547:547))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0679 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (784:784:784) (669:669:669))
        (PORT f2 (665:665:665) (662:662:662))
        (PORT f1 (504:504:504) (385:385:385))
        (PORT f0 (810:810:810) (734:734:734))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0680 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (352:352:352) (266:266:266))
        (PORT f2 (803:803:803) (640:640:640))
        (PORT f1 (823:823:823) (790:790:790))
        (PORT f0 (501:501:501) (362:362:362))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0681 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (251:251:251))
        (PORT f2 (913:913:913) (897:897:897))
        (PORT f1 (782:782:782) (675:675:675))
        (PORT f0 (486:486:486) (330:330:330))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0682 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (551:551:551) (453:453:453))
        (PORT f2 (352:352:352) (283:283:283))
        (PORT f1 (1504:1504:1504) (1253:1253:1253))
        (PORT f0 (1023:1023:1023) (921:921:921))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0683 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1065:1065:1065) (929:929:929))
        (PORT f0 (482:482:482) (328:328:328))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0684 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (637:637:637) (543:543:543))
        (PORT f2 (518:518:518) (413:413:413))
        (PORT f1 (876:876:876) (851:851:851))
        (PORT f0 (482:482:482) (329:329:329))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0685 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (860:860:860) (763:763:763))
        (PORT f2 (558:558:558) (489:489:489))
        (PORT f1 (723:723:723) (625:625:625))
        (PORT f0 (816:816:816) (843:843:843))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0686 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (520:520:520) (384:384:384))
        (PORT f1 (457:457:457) (290:290:290))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0687 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (964:964:964) (954:954:954))
        (PORT f1 (376:376:376) (246:246:246))
        (PORT f0 (764:764:764) (539:539:539))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0688 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (837:837:837) (666:666:666))
        (PORT f2 (885:885:885) (882:882:882))
        (PORT f1 (775:775:775) (652:652:652))
        (PORT f0 (767:767:767) (691:691:691))
        (IOPATH f3 dx (208:208:208) (229:229:229))
        (IOPATH f2 dx (196:196:196) (200:200:200))
        (IOPATH f1 dx (120:120:120) (120:120:120))
        (IOPATH f0 dx (96:96:96) (96:96:96))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0689 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (854:854:854) (799:799:799))
        (PORT f0 (955:955:955) (939:939:939))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0690 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (558:558:558) (528:528:528))
        (PORT f2 (1054:1054:1054) (936:936:936))
        (PORT f1 (889:889:889) (856:856:856))
        (PORT f0 (486:486:486) (332:332:332))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0691 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (575:575:575) (535:535:535))
        (PORT f1 (473:473:473) (323:323:323))
        (PORT f0 (291:291:291) (184:184:184))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0692 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1132:1132:1132) (1071:1071:1071))
        (PORT f1 (473:473:473) (346:346:346))
        (PORT f0 (784:784:784) (764:764:764))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0693 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (225:225:225) (289:289:289))
        (PORT f1 (770:770:770) (690:690:690))
        (PORT f0 (702:702:702) (532:532:532))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0694 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1454:1454:1454) (1443:1443:1443))
        (PORT f1 (519:519:519) (434:434:434))
        (PORT f0 (471:471:471) (344:344:344))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0695 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (230:230:230) (299:299:299))
        (PORT f2 (512:512:512) (346:346:346))
        (PORT f1 (598:598:598) (578:578:578))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f1 dx (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0696 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (734:734:734) (625:625:625))
        (PORT f2 (763:763:763) (671:671:671))
        (PORT f1 (693:693:693) (675:675:675))
        (PORT f0 (701:701:701) (550:550:550))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0697 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (560:560:560) (490:490:490))
        (PORT f1 (457:457:457) (290:290:290))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0698 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (341:341:341) (255:255:255))
        (PORT f1 (1566:1566:1566) (1365:1365:1365))
        (PORT f0 (463:463:463) (295:295:295))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0699 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (363:363:363) (295:295:295))
        (PORT f2 (544:544:544) (419:419:419))
        (PORT f1 (546:546:546) (333:333:333))
        (PORT f0 (770:770:770) (594:594:594))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0700 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (212:212:212) (260:260:260))
        (PORT f1 (1368:1368:1368) (1268:1268:1268))
        (PORT f0 (906:906:906) (790:790:790))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0701 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (509:509:509) (345:345:345))
        (PORT f1 (733:733:733) (621:621:621))
        (PORT f0 (845:845:845) (825:825:825))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0702 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (882:882:882) (925:925:925))
        (PORT f2 (495:495:495) (338:338:338))
        (PORT f1 (480:480:480) (309:309:309))
        (PORT f0 (787:787:787) (683:683:683))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0703 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (510:510:510) (346:346:346))
        (PORT f1 (544:544:544) (434:434:434))
        (PORT f0 (671:671:671) (489:489:489))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0704 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1103:1103:1103) (1081:1081:1081))
        (PORT f1 (287:287:287) (186:186:186))
        (PORT f0 (760:760:760) (581:581:581))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0705 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (538:538:538) (443:443:443))
        (PORT f2 (813:813:813) (646:646:646))
        (PORT f1 (578:578:578) (431:431:431))
        (PORT f0 (766:766:766) (587:587:587))
        (IOPATH f3 dx (197:197:197) (218:218:218))
        (IOPATH f2 dx (190:190:190) (210:210:210))
        (IOPATH f1 dx (114:114:114) (119:119:119))
        (IOPATH f0 dx (95:95:95) (92:92:92))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0706 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (212:212:212) (260:260:260))
        (PORT f1 (804:804:804) (779:779:779))
        (PORT f0 (1033:1033:1033) (862:862:862))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f1 dx (120:120:120) (125:125:125))
        (IOPATH f0 dx (100:100:100) (101:101:101))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0707 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (272:272:272) (392:392:392))
        (PORT f2 (518:518:518) (365:365:365))
        (PORT f1 (1119:1119:1119) (994:994:994))
        (PORT f0 (761:761:761) (514:514:514))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0708 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (332:332:332) (255:255:255))
        (PORT f2 (744:744:744) (696:696:696))
        (PORT f0 (461:461:461) (289:289:289))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0709 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (513:513:513) (399:399:399))
        (PORT f1 (791:791:791) (680:680:680))
        (PORT f0 (613:613:613) (594:594:594))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0710 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (531:531:531) (394:394:394))
        (PORT f2 (479:479:479) (336:336:336))
        (PORT f1 (766:766:766) (460:460:460))
        (PORT f0 (284:284:284) (168:168:168))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0711 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (209:209:209) (262:262:262))
        (PORT f2 (640:640:640) (614:614:614))
        (PORT f0 (913:913:913) (797:797:797))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0712 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (636:636:636) (633:633:633))
        (PORT f2 (341:341:341) (255:255:255))
        (PORT f1 (291:291:291) (183:183:183))
        (PORT f0 (1245:1245:1245) (1083:1083:1083))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0713 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (627:627:627) (622:622:622))
        (PORT f2 (1073:1073:1073) (1062:1062:1062))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0714 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (225:225:225) (289:289:289))
        (PORT f1 (468:468:468) (345:345:345))
        (PORT f0 (1084:1084:1084) (1001:1001:1001))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0715 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (273:273:273))
        (PORT f2 (1073:1073:1073) (1063:1063:1063))
        (PORT f0 (1057:1057:1057) (845:845:845))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0716 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1414:1414:1414) (1331:1331:1331))
        (PORT f2 (765:765:765) (661:661:661))
        (PORT f0 (461:461:461) (289:289:289))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0717 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (359:359:359) (327:327:327))
        (PORT f1 (2524:2524:2524) (2252:2252:2252))
        (PORT f0 (461:461:461) (327:327:327))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0718 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (643:643:643) (487:487:487))
        (PORT f1 (489:489:489) (316:316:316))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0719 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (607:607:607) (542:542:542))
        (PORT f2 (532:532:532) (483:483:483))
        (PORT f1 (475:475:475) (351:351:351))
        (PORT f0 (303:303:303) (214:214:214))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0720 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (642:642:642) (627:627:627))
        (PORT f2 (515:515:515) (407:407:407))
        (PORT f1 (789:789:789) (625:625:625))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0721 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (647:647:647) (630:630:630))
        (PORT f2 (299:299:299) (174:174:174))
        (PORT f1 (482:482:482) (334:334:334))
        (PORT f0 (786:786:786) (607:607:607))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0722 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1342:1342:1342) (1150:1150:1150))
        (PORT f1 (291:291:291) (183:183:183))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0723 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (734:734:734) (573:573:573))
        (PORT f1 (469:469:469) (321:321:321))
        (PORT f0 (469:469:469) (317:317:317))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0724 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (748:748:748) (648:648:648))
        (PORT f0 (526:526:526) (450:450:450))
        (IOPATH f2 dx (203:203:203) (205:205:205))
        (IOPATH f0 dx (100:100:100) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0725 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (544:544:544) (456:456:456))
        (PORT f1 (492:492:492) (340:340:340))
        (PORT f0 (701:701:701) (572:572:572))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0726 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (321:321:321) (222:222:222))
        (PORT f1 (703:703:703) (510:510:510))
        (PORT f0 (498:498:498) (381:381:381))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0727 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (795:795:795) (740:740:740))
        (PORT f2 (769:769:769) (621:621:621))
        (PORT f0 (760:760:760) (683:683:683))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0728 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (816:816:816) (595:595:595))
        (PORT f1 (1297:1297:1297) (1122:1122:1122))
        (PORT f0 (769:769:769) (675:675:675))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0729 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (522:522:522) (367:367:367))
        (PORT f2 (1228:1228:1228) (1104:1104:1104))
        (PORT f0 (545:545:545) (453:453:453))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0730 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (772:772:772) (681:681:681))
        (PORT f2 (867:867:867) (807:807:807))
        (PORT f0 (706:706:706) (551:551:551))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0731 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (979:979:979) (846:846:846))
        (PORT f1 (753:753:753) (663:663:663))
        (PORT f0 (1054:1054:1054) (846:846:846))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0732 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (1278:1278:1278) (1219:1219:1219))
        (PORT f1 (809:809:809) (693:693:693))
        (PORT f0 (688:688:688) (507:507:507))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0733 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (813:813:813) (754:754:754))
        (PORT f1 (1031:1031:1031) (825:825:825))
        (PORT f0 (1059:1059:1059) (849:849:849))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0734 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (860:860:860) (801:801:801))
        (PORT f1 (1052:1052:1052) (846:846:846))
        (PORT f0 (1031:1031:1031) (832:832:832))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0735 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (843:843:843) (749:749:749))
        (PORT f1 (1095:1095:1095) (940:940:940))
        (PORT f0 (759:759:759) (681:681:681))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0736 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1043:1043:1043) (907:907:907))
        (PORT f1 (780:780:780) (704:704:704))
        (PORT f0 (668:668:668) (499:499:499))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0737 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (543:543:543) (456:456:456))
        (PORT f1 (760:760:760) (578:578:578))
        (PORT f0 (1092:1092:1092) (939:939:939))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0738 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (748:748:748) (613:613:613))
        (PORT f1 (757:757:757) (590:590:590))
        (PORT f0 (748:748:748) (670:670:670))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0739 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (721:721:721) (567:567:567))
        (PORT f1 (751:751:751) (673:673:673))
        (PORT f0 (1333:1333:1333) (1158:1158:1158))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0740 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (741:741:741) (576:576:576))
        (PORT f1 (1056:1056:1056) (863:863:863))
        (PORT f0 (303:303:303) (210:210:210))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0741 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (772:772:772) (639:639:639))
        (PORT f1 (921:921:921) (766:766:766))
        (PORT f0 (459:459:459) (287:287:287))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (115:115:115) (118:118:118))
        (IOPATH f0 dx (92:92:92) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0742 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (739:739:739) (589:589:589))
        (PORT f1 (1040:1040:1040) (870:870:870))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0743 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (504:504:504) (362:362:362))
        (PORT f2 (1062:1062:1062) (917:917:917))
        (PORT f0 (571:571:571) (468:468:468))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0744 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (797:797:797) (707:707:707))
        (PORT f2 (723:723:723) (582:582:582))
        (PORT f1 (296:296:296) (170:170:170))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0745 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (806:806:806) (640:640:640))
        (PORT f1 (729:729:729) (648:648:648))
        (PORT f0 (672:672:672) (488:488:488))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0746 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (784:784:784) (721:721:721))
        (PORT f1 (479:479:479) (307:307:307))
        (PORT f0 (1226:1226:1226) (1151:1151:1151))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0747 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (804:804:804) (646:646:646))
        (PORT f2 (724:724:724) (565:565:565))
        (PORT f0 (279:279:279) (161:161:161))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0748 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (515:515:515) (350:350:350))
        (PORT f1 (1031:1031:1031) (847:847:847))
        (PORT f0 (469:469:469) (283:283:283))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (84:84:84) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0749 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (541:541:541) (452:452:452))
        (PORT f1 (721:721:721) (564:564:564))
        (PORT f0 (293:293:293) (186:186:186))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0750 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (770:770:770) (619:619:619))
        (PORT f2 (718:718:718) (527:527:527))
        (PORT f0 (472:472:472) (307:307:307))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0751 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (492:492:492) (319:319:319))
        (PORT f1 (530:530:530) (404:404:404))
        (PORT f0 (1011:1011:1011) (849:849:849))
        (IOPATH f2 dx (169:169:169) (170:170:170))
        (IOPATH f1 dx (107:107:107) (107:107:107))
        (IOPATH f0 dx (79:79:79) (75:75:75))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0752 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (563:563:563) (476:476:476))
        (PORT f2 (492:492:492) (332:332:332))
        (PORT f1 (1037:1037:1037) (853:853:853))
        (IOPATH f3 dx (181:181:181) (203:203:203))
        (IOPATH f2 dx (219:219:219) (222:222:222))
        (IOPATH f1 dx (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0753 )
    (DELAY
      (ABSOLUTE
        (PORT f2 (976:976:976) (841:841:841))
        (PORT f1 (1291:1291:1291) (1079:1079:1079))
        (PORT f0 (467:467:467) (294:294:294))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0754 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (339:339:339) (251:251:251))
        (PORT f2 (1287:1287:1287) (1100:1100:1100))
        (PORT f1 (1279:1279:1279) (1204:1204:1204))
        (PORT f0 (1114:1114:1114) (941:941:941))
        (IOPATH f3 dx (222:222:222) (242:242:242))
        (IOPATH f2 dx (209:209:209) (210:210:210))
        (IOPATH f1 dx (125:125:125) (132:132:132))
        (IOPATH f0 dx (105:105:105) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0755 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (722:722:722) (630:630:630))
        (PORT f2 (341:341:341) (255:255:255))
        (PORT f1 (689:689:689) (564:564:564))
        (PORT f0 (756:756:756) (679:679:679))
        (IOPATH f3 dx (222:222:222) (242:242:242))
        (IOPATH f2 dx (209:209:209) (210:210:210))
        (IOPATH f1 dx (125:125:125) (132:132:132))
        (IOPATH f0 dx (105:105:105) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0756 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (690:690:690) (627:627:627))
        (PORT f2 (648:648:648) (579:579:579))
        (PORT f1 (707:707:707) (571:571:571))
        (PORT f0 (462:462:462) (289:289:289))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (88:88:88))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0757 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (588:588:588) (534:534:534))
        (PORT f1 (1279:1279:1279) (1074:1074:1074))
        (PORT f0 (1251:1251:1251) (1078:1078:1078))
        (IOPATH f3 dx (214:214:214) (236:236:236))
        (IOPATH f1 dx (124:124:124) (127:127:127))
        (IOPATH f0 dx (100:100:100) (102:102:102))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0776 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (798:798:798) (691:691:691))
        (PORT f2 (523:523:523) (368:368:368))
        (PORT f1 (513:513:513) (407:407:407))
        (PORT f0 (799:799:799) (718:718:718))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (109:109:109) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0777 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1120:1120:1120) (938:938:938))
        (PORT f2 (1208:1208:1208) (1066:1066:1066))
        (PORT f1 (545:545:545) (465:465:465))
        (PORT f0 (472:472:472) (343:343:343))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0778 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (722:722:722) (639:639:639))
        (PORT f2 (576:576:576) (497:497:497))
        (PORT f1 (474:474:474) (304:304:304))
        (PORT f0 (829:829:829) (731:731:731))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0779 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (797:797:797) (684:684:684))
        (PORT f2 (726:726:726) (576:576:576))
        (PORT f1 (817:817:817) (734:734:734))
        (PORT f0 (1040:1040:1040) (830:830:830))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0780 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (873:873:873) (799:799:799))
        (PORT f2 (716:716:716) (566:566:566))
        (PORT f1 (1043:1043:1043) (831:831:831))
        (PORT f0 (763:763:763) (628:628:628))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (107:107:107) (110:110:110))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0781 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (1207:1207:1207) (1073:1073:1073))
        (PORT f2 (522:522:522) (415:415:415))
        (PORT f1 (835:835:835) (745:745:745))
        (PORT f0 (761:761:761) (672:672:672))
        (IOPATH f3 dx (192:192:192) (214:214:214))
        (IOPATH f2 dx (181:181:181) (192:192:192))
        (IOPATH f1 dx (111:111:111) (113:113:113))
        (IOPATH f0 dx (87:87:87) (83:83:83))
      )
    )
  )
  (CELL
    (CELLTYPE "LUT4")
    (INSTANCE ii0782 )
    (DELAY
      (ABSOLUTE
        (PORT f3 (868:868:868) (799:799:799))
        (PORT f2 (1086:1086:1086) (877:877:877))
        (PORT f1 (765:765:765) (628:628:628))
        (PORT f0 (674:674:674) (508:508:508))
        (IOPATH f3 dx (200:200:200) (222:222:222))
        (IOPATH f2 dx (188:188:188) (196:196:196))
        (IOPATH f1 dx (113:113:113) (114:114:114))
        (IOPATH f0 dx (91:91:91) (89:89:89))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_DLL")
    (INSTANCE u_arm_dll_u0 )
    (DELAY
      (ABSOLUTE
        (PORT clkin (0:0:0) (0:0:0))
        (IOPATH (posedge clkin)  clkout0 (1086:1086:1086) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_EMB18K")
    (INSTANCE u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new )
    (DELAY
      (ABSOLUTE
        (PORT c1r4_aa[2] (1958:1958:1958) (1574:1574:1574))
        (PORT c1r4_aa[3] (702:702:702) (515:515:515))
        (PORT c1r4_aa[4] (1803:1803:1803) (1621:1621:1621))
        (PORT c1r4_aa[5] (982:982:982) (810:810:810))
        (PORT c1r4_aa[6] (748:748:748) (456:456:456))
        (PORT c1r4_aa[7] (712:712:712) (578:578:578))
        (PORT c1r4_aa[8] (1021:1021:1021) (941:941:941))
        (PORT c1r4_aa[9] (688:688:688) (527:527:527))
        (PORT c1r4_aa[10] (713:713:713) (515:515:515))
        (PORT c1r4_aa[11] (478:478:478) (285:285:285))
        (PORT c1r4_ab[3] (1205:1205:1205) (1072:1072:1072))
        (PORT c1r4_ab[4] (1249:1249:1249) (1068:1068:1068))
        (PORT c1r4_ab[5] (704:704:704) (549:549:549))
        (PORT c1r4_ab[6] (1289:1289:1289) (1068:1068:1068))
        (PORT c1r4_ab[7] (1084:1084:1084) (955:955:955))
        (PORT c1r4_ab[8] (1013:1013:1013) (734:734:734))
        (PORT c1r4_ab[9] (1257:1257:1257) (1067:1067:1067))
        (PORT c1r4_ab[10] (1293:1293:1293) (1056:1056:1056))
        (PORT c1r4_ab[11] (711:711:711) (522:522:522))
        (PORT c1r4_cea (790:790:790) (539:539:539))
        (PORT c1r4_ceb (707:707:707) (510:510:510))
        (PORT c1r4_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r4_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r4_db[0] (798:798:798) (681:681:681))
        (PORT c1r4_db[1] (1378:1378:1378) (1165:1165:1165))
        (PORT c1r4_db[2] (934:934:934) (757:757:757))
        (PORT c1r4_db[3] (1072:1072:1072) (856:856:856))
        (PORT c1r4_db[4] (1011:1011:1011) (732:732:732))
        (PORT c1r4_db[5] (795:795:795) (639:639:639))
        (PORT c1r4_db[6] (987:987:987) (808:808:808))
        (PORT c1r4_db[7] (1459:1459:1459) (1157:1157:1157))
        (PORT c1r4_db[8] (798:798:798) (681:681:681))
        (PORT c1r4_db[9] (1378:1378:1378) (1165:1165:1165))
        (PORT c1r4_db[10] (934:934:934) (757:757:757))
        (PORT c1r4_db[11] (1072:1072:1072) (856:856:856))
        (PORT c1r4_db[12] (1011:1011:1011) (732:732:732))
        (PORT c1r4_db[13] (795:795:795) (639:639:639))
        (PORT c1r4_db[14] (987:987:987) (808:808:808))
        (PORT c1r4_db[15] (1459:1459:1459) (1157:1157:1157))
        (PORT c1r3_aa[2] (1985:1985:1985) (1585:1585:1585))
        (PORT c1r3_aa[3] (494:494:494) (304:304:304))
        (PORT c1r3_aa[4] (1815:1815:1815) (1633:1633:1633))
        (PORT c1r3_aa[5] (469:469:469) (293:293:293))
        (PORT c1r3_aa[6] (541:541:541) (438:438:438))
        (PORT c1r3_aa[7] (488:488:488) (296:296:296))
        (PORT c1r3_aa[8] (767:767:767) (690:690:690))
        (PORT c1r3_aa[9] (493:493:493) (331:331:331))
        (PORT c1r3_aa[10] (707:707:707) (527:527:527))
        (PORT c1r3_aa[11] (718:718:718) (521:521:521))
        (PORT c1r3_ab[3] (1194:1194:1194) (1064:1064:1064))
        (PORT c1r3_ab[4] (1237:1237:1237) (1057:1057:1057))
        (PORT c1r3_ab[5] (924:924:924) (784:784:784))
        (PORT c1r3_ab[6] (1290:1290:1290) (1069:1069:1069))
        (PORT c1r3_ab[7] (1074:1074:1074) (942:942:942))
        (PORT c1r3_ab[8] (1021:1021:1021) (810:810:810))
        (PORT c1r3_ab[9] (1244:1244:1244) (1054:1054:1054))
        (PORT c1r3_ab[10] (1289:1289:1289) (1051:1051:1051))
        (PORT c1r3_ab[11] (713:713:713) (530:530:530))
        (PORT c1r3_cea (935:935:935) (806:806:806))
        (PORT c1r3_ceb (710:710:710) (529:529:529))
        (PORT c1r3_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r3_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r3_db[0] (750:750:750) (566:566:566))
        (PORT c1r3_db[1] (798:798:798) (636:636:636))
        (PORT c1r3_db[2] (1282:1282:1282) (976:976:976))
        (PORT c1r3_db[3] (707:707:707) (514:514:514))
        (PORT c1r3_db[4] (1296:1296:1296) (1107:1107:1107))
        (PORT c1r3_db[5] (1526:1526:1526) (1230:1230:1230))
        (PORT c1r3_db[6] (687:687:687) (515:515:515))
        (PORT c1r3_db[7] (1103:1103:1103) (873:873:873))
        (PORT c1r3_db[8] (750:750:750) (566:566:566))
        (PORT c1r3_db[9] (798:798:798) (636:636:636))
        (PORT c1r3_db[10] (1282:1282:1282) (976:976:976))
        (PORT c1r3_db[11] (707:707:707) (514:514:514))
        (PORT c1r3_db[12] (1296:1296:1296) (1107:1107:1107))
        (PORT c1r3_db[13] (1526:1526:1526) (1230:1230:1230))
        (PORT c1r3_db[14] (687:687:687) (515:515:515))
        (PORT c1r3_db[15] (1103:1103:1103) (873:873:873))
        (PORT c1r2_aa[2] (1981:1981:1981) (1590:1590:1590))
        (PORT c1r2_aa[3] (478:478:478) (293:293:293))
        (PORT c1r2_aa[4] (771:771:771) (502:502:502))
        (PORT c1r2_aa[5] (466:466:466) (290:290:290))
        (PORT c1r2_aa[6] (701:701:701) (529:529:529))
        (PORT c1r2_aa[7] (504:504:504) (366:366:366))
        (PORT c1r2_aa[8] (770:770:770) (693:693:693))
        (PORT c1r2_aa[9] (492:492:492) (336:336:336))
        (PORT c1r2_aa[10] (930:930:930) (732:732:732))
        (PORT c1r2_aa[11] (701:701:701) (507:507:507))
        (PORT c1r2_ab[3] (1189:1189:1189) (1056:1056:1056))
        (PORT c1r2_ab[4] (1232:1232:1232) (1051:1051:1051))
        (PORT c1r2_ab[5] (1482:1482:1482) (1245:1245:1245))
        (PORT c1r2_ab[6] (1058:1058:1058) (836:836:836))
        (PORT c1r2_ab[7] (1072:1072:1072) (938:938:938))
        (PORT c1r2_ab[8] (1577:1577:1577) (1196:1196:1196))
        (PORT c1r2_ab[9] (1239:1239:1239) (1049:1049:1049))
        (PORT c1r2_ab[10] (1056:1056:1056) (813:813:813))
        (PORT c1r2_ab[11] (764:764:764) (577:577:577))
        (PORT c1r2_cea (937:937:937) (810:810:810))
        (PORT c1r2_ceb (706:706:706) (525:525:525))
        (PORT c1r2_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r2_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r2_db[0] (987:987:987) (634:634:634))
        (PORT c1r2_db[1] (994:994:994) (716:716:716))
        (PORT c1r2_db[2] (758:758:758) (473:473:473))
        (PORT c1r2_db[3] (466:466:466) (271:271:271))
        (PORT c1r2_db[4] (494:494:494) (311:311:311))
        (PORT c1r2_db[5] (1400:1400:1400) (1320:1320:1320))
        (PORT c1r2_db[6] (691:691:691) (522:522:522))
        (PORT c1r2_db[7] (773:773:773) (581:581:581))
        (PORT c1r2_db[8] (987:987:987) (634:634:634))
        (PORT c1r2_db[9] (994:994:994) (716:716:716))
        (PORT c1r2_db[10] (758:758:758) (473:473:473))
        (PORT c1r2_db[11] (466:466:466) (271:271:271))
        (PORT c1r2_db[12] (494:494:494) (311:311:311))
        (PORT c1r2_db[13] (1400:1400:1400) (1320:1320:1320))
        (PORT c1r2_db[14] (691:691:691) (522:522:522))
        (PORT c1r2_db[15] (773:773:773) (581:581:581))
        (PORT c1r1_aa[2] (2172:2172:2172) (1776:1776:1776))
        (PORT c1r1_aa[3] (708:708:708) (521:521:521))
        (PORT c1r1_aa[4] (781:781:781) (520:520:520))
        (PORT c1r1_aa[5] (675:675:675) (490:490:490))
        (PORT c1r1_aa[6] (702:702:702) (530:530:530))
        (PORT c1r1_aa[7] (707:707:707) (517:517:517))
        (PORT c1r1_aa[8] (782:782:782) (702:702:702))
        (PORT c1r1_aa[9] (703:703:703) (531:531:531))
        (PORT c1r1_aa[10] (941:941:941) (745:745:745))
        (PORT c1r1_aa[11] (713:713:713) (521:521:521))
        (PORT c1r1_ab[3] (957:957:957) (824:824:824))
        (PORT c1r1_ab[4] (1001:1001:1001) (831:831:831))
        (PORT c1r1_ab[5] (1006:1006:1006) (844:844:844))
        (PORT c1r1_ab[6] (1112:1112:1112) (898:898:898))
        (PORT c1r1_ab[7] (845:845:845) (723:723:723))
        (PORT c1r1_ab[8] (1114:1114:1114) (904:904:904))
        (PORT c1r1_ab[9] (1007:1007:1007) (829:829:829))
        (PORT c1r1_ab[10] (1001:1001:1001) (813:813:813))
        (PORT c1r1_ab[11] (788:788:788) (601:601:601))
        (PORT c1r1_cea (1017:1017:1017) (771:771:771))
        (PORT c1r1_ceb (944:944:944) (775:775:775))
        (PORT c1r1_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r1_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r1_db[0] (698:698:698) (508:508:508))
        (PORT c1r1_db[1] (707:707:707) (600:600:600))
        (PORT c1r1_db[2] (675:675:675) (496:496:496))
        (PORT c1r1_db[3] (1039:1039:1039) (843:843:843))
        (PORT c1r1_db[4] (489:489:489) (298:298:298))
        (PORT c1r1_db[5] (778:778:778) (475:475:475))
        (PORT c1r1_db[6] (691:691:691) (498:498:498))
        (PORT c1r1_db[7] (736:736:736) (614:614:614))
        (PORT c1r1_db[8] (698:698:698) (508:508:508))
        (PORT c1r1_db[9] (707:707:707) (600:600:600))
        (PORT c1r1_db[10] (675:675:675) (496:496:496))
        (PORT c1r1_db[11] (1039:1039:1039) (843:843:843))
        (PORT c1r1_db[12] (489:489:489) (298:298:298))
        (PORT c1r1_db[13] (778:778:778) (475:475:475))
        (PORT c1r1_db[14] (691:691:691) (498:498:498))
        (PORT c1r1_db[15] (736:736:736) (614:614:614))
        (IOPATH (posedge c1r4_clka)  c1r4_q[0] (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge c1r4_clka)  c1r4_q[1] (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge c1r4_clka)  c1r4_q[2] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r4_clka)  c1r4_q[3] (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge c1r4_clka)  c1r4_q[4] (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge c1r4_clka)  c1r4_q[5] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r4_clka)  c1r4_q[6] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r4_clka)  c1r4_q[7] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r4_clka)  c1r4_q[8] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r4_clka)  c1r4_q[9] (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge c1r4_clka)  c1r4_q[10] (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge c1r4_clka)  c1r4_q[11] (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge c1r4_clka)  c1r4_q[12] (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge c1r4_clka)  c1r4_q[13] (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge c1r4_clka)  c1r4_q[14] (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge c1r4_clka)  c1r4_q[15] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r4_clka)  c1r4_q[16] (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge c1r4_clka)  c1r4_q[17] (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[9] (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[10] (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[11] (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[12] (1797:1797:1797) (1797:1797:1797))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[13] (1793:1793:1793) (1793:1793:1793))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[14] (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[15] (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[16] (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[17] (1765:1765:1765) (1765:1765:1765))
        (IOPATH (posedge c1r3_clka)  c1r3_q[0] (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge c1r3_clka)  c1r3_q[1] (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge c1r3_clka)  c1r3_q[2] (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge c1r3_clka)  c1r3_q[3] (1896:1896:1896) (1896:1896:1896))
        (IOPATH (posedge c1r3_clka)  c1r3_q[4] (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge c1r3_clka)  c1r3_q[5] (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge c1r3_clka)  c1r3_q[6] (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge c1r3_clka)  c1r3_q[7] (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge c1r3_clka)  c1r3_q[8] (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge c1r3_clka)  c1r3_q[9] (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge c1r3_clka)  c1r3_q[10] (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge c1r3_clka)  c1r3_q[11] (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge c1r3_clka)  c1r3_q[12] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r3_clka)  c1r3_q[13] (1868:1868:1868) (1868:1868:1868))
        (IOPATH (posedge c1r3_clka)  c1r3_q[14] (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge c1r3_clka)  c1r3_q[15] (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge c1r3_clka)  c1r3_q[16] (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge c1r3_clka)  c1r3_q[17] (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[9] (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[10] (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[11] (1765:1765:1765) (1765:1765:1765))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[12] (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[13] (1797:1797:1797) (1797:1797:1797))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[14] (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[15] (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[16] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[17] (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge c1r2_clka)  c1r2_q[0] (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge c1r2_clka)  c1r2_q[1] (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge c1r2_clka)  c1r2_q[2] (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge c1r2_clka)  c1r2_q[3] (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge c1r2_clka)  c1r2_q[4] (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge c1r2_clka)  c1r2_q[5] (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge c1r2_clka)  c1r2_q[6] (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge c1r2_clka)  c1r2_q[7] (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge c1r2_clka)  c1r2_q[8] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r2_clka)  c1r2_q[9] (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge c1r2_clka)  c1r2_q[10] (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge c1r2_clka)  c1r2_q[11] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r2_clka)  c1r2_q[12] (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge c1r2_clka)  c1r2_q[13] (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge c1r2_clka)  c1r2_q[14] (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge c1r2_clka)  c1r2_q[15] (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge c1r2_clka)  c1r2_q[16] (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge c1r2_clka)  c1r2_q[17] (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[9] (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[10] (1827:1827:1827) (1827:1827:1827))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[11] (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[12] (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[13] (1801:1801:1801) (1801:1801:1801))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[14] (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[15] (1765:1765:1765) (1765:1765:1765))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[16] (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[17] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r1_clka)  c1r1_q[0] (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge c1r1_clka)  c1r1_q[1] (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge c1r1_clka)  c1r1_q[2] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r1_clka)  c1r1_q[3] (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge c1r1_clka)  c1r1_q[4] (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge c1r1_clka)  c1r1_q[5] (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge c1r1_clka)  c1r1_q[6] (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge c1r1_clka)  c1r1_q[7] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r1_clka)  c1r1_q[8] (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge c1r1_clka)  c1r1_q[9] (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge c1r1_clka)  c1r1_q[10] (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge c1r1_clka)  c1r1_q[11] (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge c1r1_clka)  c1r1_q[12] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r1_clka)  c1r1_q[13] (1882:1882:1882) (1882:1882:1882))
        (IOPATH (posedge c1r1_clka)  c1r1_q[14] (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge c1r1_clka)  c1r1_q[15] (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge c1r1_clka)  c1r1_q[16] (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge c1r1_clka)  c1r1_q[17] (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[9] (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[10] (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[11] (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[12] (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[13] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[14] (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[15] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[16] (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[17] (1824:1824:1824) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
       (SETUP c1r4_aa[2] (posedge  c1r4_clka)  (457:457:457))
       (HOLD c1r4_aa[2] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[3] (posedge  c1r4_clka)  (146:146:146))
       (HOLD c1r4_aa[3] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[4] (posedge  c1r4_clka)  (105:105:105))
       (HOLD c1r4_aa[4] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[5] (posedge  c1r4_clka)  (353:353:353))
       (HOLD c1r4_aa[5] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[6] (posedge  c1r4_clka)  (357:357:357))
       (HOLD c1r4_aa[6] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[7] (posedge  c1r4_clka)  (122:122:122))
       (HOLD c1r4_aa[7] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[8] (posedge  c1r4_clka)  (335:335:335))
       (HOLD c1r4_aa[8] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[9] (posedge  c1r4_clka)  (281:281:281))
       (HOLD c1r4_aa[9] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[10] (posedge  c1r4_clka)  (20:20:20))
       (HOLD c1r4_aa[10] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[11] (posedge  c1r4_clka)  (381:381:381))
       (HOLD c1r4_aa[11] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_cea (posedge  c1r4_clka)  (955:955:955))
       (HOLD c1r4_cea (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_ab[3] (posedge  c1r4_clkb)  (571:571:571))
       (HOLD c1r4_ab[3] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[4] (posedge  c1r4_clkb)  (368:368:368))
       (HOLD c1r4_ab[4] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[5] (posedge  c1r4_clkb)  (178:178:178))
       (HOLD c1r4_ab[5] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[6] (posedge  c1r4_clkb)  (192:192:192))
       (HOLD c1r4_ab[6] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[7] (posedge  c1r4_clkb)  (127:127:127))
       (HOLD c1r4_ab[7] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[8] (posedge  c1r4_clkb)  (194:194:194))
       (HOLD c1r4_ab[8] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[9] (posedge  c1r4_clkb)  (457:457:457))
       (HOLD c1r4_ab[9] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[10] (posedge  c1r4_clkb)  (100:100:100))
       (HOLD c1r4_ab[10] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[11] (posedge  c1r4_clkb)  (400:400:400))
       (HOLD c1r4_ab[11] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ceb (posedge  c1r4_clkb)  (991:991:991))
       (HOLD c1r4_ceb (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[0] (posedge  c1r4_clkb)  (-282:-282:-282))
       (HOLD c1r4_db[0] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[1] (posedge  c1r4_clkb)  (-277:-277:-277))
       (HOLD c1r4_db[1] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[2] (posedge  c1r4_clkb)  (-278:-278:-278))
       (HOLD c1r4_db[2] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[3] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[3] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[4] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[4] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[5] (posedge  c1r4_clkb)  (-282:-282:-282))
       (HOLD c1r4_db[5] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[6] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[6] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[7] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[7] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[8] (posedge  c1r4_clkb)  (-106:-106:-106))
       (HOLD c1r4_db[8] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[9] (posedge  c1r4_clkb)  (-53:-53:-53))
       (HOLD c1r4_db[9] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[10] (posedge  c1r4_clkb)  (-47:-47:-47))
       (HOLD c1r4_db[10] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[11] (posedge  c1r4_clkb)  (-51:-51:-51))
       (HOLD c1r4_db[11] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[12] (posedge  c1r4_clkb)  (-55:-55:-55))
       (HOLD c1r4_db[12] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[13] (posedge  c1r4_clkb)  (-65:-65:-65))
       (HOLD c1r4_db[13] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[14] (posedge  c1r4_clkb)  (-68:-68:-68))
       (HOLD c1r4_db[14] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[15] (posedge  c1r4_clkb)  (-69:-69:-69))
       (HOLD c1r4_db[15] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r3_aa[2] (posedge  c1r3_clka)  (461:461:461))
       (HOLD c1r3_aa[2] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[3] (posedge  c1r3_clka)  (147:147:147))
       (HOLD c1r3_aa[3] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[4] (posedge  c1r3_clka)  (69:69:69))
       (HOLD c1r3_aa[4] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[5] (posedge  c1r3_clka)  (337:337:337))
       (HOLD c1r3_aa[5] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[6] (posedge  c1r3_clka)  (313:313:313))
       (HOLD c1r3_aa[6] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[7] (posedge  c1r3_clka)  (93:93:93))
       (HOLD c1r3_aa[7] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[8] (posedge  c1r3_clka)  (331:331:331))
       (HOLD c1r3_aa[8] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[9] (posedge  c1r3_clka)  (271:271:271))
       (HOLD c1r3_aa[9] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[10] (posedge  c1r3_clka)  (10:10:10))
       (HOLD c1r3_aa[10] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[11] (posedge  c1r3_clka)  (348:348:348))
       (HOLD c1r3_aa[11] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_cea (posedge  c1r3_clka)  (927:927:927))
       (HOLD c1r3_cea (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_ab[3] (posedge  c1r3_clkb)  (560:560:560))
       (HOLD c1r3_ab[3] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[4] (posedge  c1r3_clkb)  (332:332:332))
       (HOLD c1r3_ab[4] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[5] (posedge  c1r3_clkb)  (154:154:154))
       (HOLD c1r3_ab[5] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[6] (posedge  c1r3_clkb)  (176:176:176))
       (HOLD c1r3_ab[6] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[7] (posedge  c1r3_clkb)  (115:115:115))
       (HOLD c1r3_ab[7] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[8] (posedge  c1r3_clkb)  (172:172:172))
       (HOLD c1r3_ab[8] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[9] (posedge  c1r3_clkb)  (436:436:436))
       (HOLD c1r3_ab[9] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[10] (posedge  c1r3_clkb)  (86:86:86))
       (HOLD c1r3_ab[10] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[11] (posedge  c1r3_clkb)  (370:370:370))
       (HOLD c1r3_ab[11] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ceb (posedge  c1r3_clkb)  (1035:1035:1035))
       (HOLD c1r3_ceb (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[0] (posedge  c1r3_clkb)  (-290:-290:-290))
       (HOLD c1r3_db[0] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[1] (posedge  c1r3_clkb)  (-289:-289:-289))
       (HOLD c1r3_db[1] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[2] (posedge  c1r3_clkb)  (-285:-285:-285))
       (HOLD c1r3_db[2] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[3] (posedge  c1r3_clkb)  (-290:-290:-290))
       (HOLD c1r3_db[3] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[4] (posedge  c1r3_clkb)  (-289:-289:-289))
       (HOLD c1r3_db[4] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[5] (posedge  c1r3_clkb)  (-286:-286:-286))
       (HOLD c1r3_db[5] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[6] (posedge  c1r3_clkb)  (-290:-290:-290))
       (HOLD c1r3_db[6] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[7] (posedge  c1r3_clkb)  (-289:-289:-289))
       (HOLD c1r3_db[7] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[8] (posedge  c1r3_clkb)  (-105:-105:-105))
       (HOLD c1r3_db[8] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[9] (posedge  c1r3_clkb)  (-42:-42:-42))
       (HOLD c1r3_db[9] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[10] (posedge  c1r3_clkb)  (-35:-35:-35))
       (HOLD c1r3_db[10] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[11] (posedge  c1r3_clkb)  (-51:-51:-51))
       (HOLD c1r3_db[11] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[12] (posedge  c1r3_clkb)  (-23:-23:-23))
       (HOLD c1r3_db[12] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[13] (posedge  c1r3_clkb)  (-44:-44:-44))
       (HOLD c1r3_db[13] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[14] (posedge  c1r3_clkb)  (-46:-46:-46))
       (HOLD c1r3_db[14] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[15] (posedge  c1r3_clkb)  (-70:-70:-70))
       (HOLD c1r3_db[15] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r2_aa[2] (posedge  c1r2_clka)  (462:462:462))
       (HOLD c1r2_aa[2] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[3] (posedge  c1r2_clka)  (165:165:165))
       (HOLD c1r2_aa[3] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[4] (posedge  c1r2_clka)  (83:83:83))
       (HOLD c1r2_aa[4] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[5] (posedge  c1r2_clka)  (354:354:354))
       (HOLD c1r2_aa[5] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[6] (posedge  c1r2_clka)  (322:322:322))
       (HOLD c1r2_aa[6] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[7] (posedge  c1r2_clka)  (97:97:97))
       (HOLD c1r2_aa[7] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[8] (posedge  c1r2_clka)  (332:332:332))
       (HOLD c1r2_aa[8] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[9] (posedge  c1r2_clka)  (268:268:268))
       (HOLD c1r2_aa[9] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[10] (posedge  c1r2_clka)  (15:15:15))
       (HOLD c1r2_aa[10] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[11] (posedge  c1r2_clka)  (350:350:350))
       (HOLD c1r2_aa[11] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_cea (posedge  c1r2_clka)  (869:869:869))
       (HOLD c1r2_cea (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_ab[3] (posedge  c1r2_clkb)  (551:551:551))
       (HOLD c1r2_ab[3] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[4] (posedge  c1r2_clkb)  (335:335:335))
       (HOLD c1r2_ab[4] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[5] (posedge  c1r2_clkb)  (146:146:146))
       (HOLD c1r2_ab[5] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[6] (posedge  c1r2_clkb)  (179:179:179))
       (HOLD c1r2_ab[6] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[7] (posedge  c1r2_clkb)  (119:119:119))
       (HOLD c1r2_ab[7] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[8] (posedge  c1r2_clkb)  (182:182:182))
       (HOLD c1r2_ab[8] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[9] (posedge  c1r2_clkb)  (432:432:432))
       (HOLD c1r2_ab[9] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[10] (posedge  c1r2_clkb)  (75:75:75))
       (HOLD c1r2_ab[10] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[11] (posedge  c1r2_clkb)  (381:381:381))
       (HOLD c1r2_ab[11] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ceb (posedge  c1r2_clkb)  (1065:1065:1065))
       (HOLD c1r2_ceb (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[0] (posedge  c1r2_clkb)  (-251:-251:-251))
       (HOLD c1r2_db[0] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[1] (posedge  c1r2_clkb)  (-251:-251:-251))
       (HOLD c1r2_db[1] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[2] (posedge  c1r2_clkb)  (-247:-247:-247))
       (HOLD c1r2_db[2] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[3] (posedge  c1r2_clkb)  (-250:-250:-250))
       (HOLD c1r2_db[3] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[4] (posedge  c1r2_clkb)  (-244:-244:-244))
       (HOLD c1r2_db[4] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[5] (posedge  c1r2_clkb)  (-246:-246:-246))
       (HOLD c1r2_db[5] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[6] (posedge  c1r2_clkb)  (-250:-250:-250))
       (HOLD c1r2_db[6] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[7] (posedge  c1r2_clkb)  (-250:-250:-250))
       (HOLD c1r2_db[7] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[8] (posedge  c1r2_clkb)  (-55:-55:-55))
       (HOLD c1r2_db[8] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[9] (posedge  c1r2_clkb)  (1:1:1))
       (HOLD c1r2_db[9] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[10] (posedge  c1r2_clkb)  (-3:-3:-3))
       (HOLD c1r2_db[10] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[11] (posedge  c1r2_clkb)  (1:1:1))
       (HOLD c1r2_db[11] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[12] (posedge  c1r2_clkb)  (-15:-15:-15))
       (HOLD c1r2_db[12] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[13] (posedge  c1r2_clkb)  (1:1:1))
       (HOLD c1r2_db[13] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[14] (posedge  c1r2_clkb)  (-17:-17:-17))
       (HOLD c1r2_db[14] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[15] (posedge  c1r2_clkb)  (-19:-19:-19))
       (HOLD c1r2_db[15] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r1_aa[2] (posedge  c1r1_clka)  (57:57:57))
       (HOLD c1r1_aa[2] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[3] (posedge  c1r1_clka)  (-200:-200:-200))
       (HOLD c1r1_aa[3] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[4] (posedge  c1r1_clka)  (-164:-164:-164))
       (HOLD c1r1_aa[4] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[5] (posedge  c1r1_clka)  (75:75:75))
       (HOLD c1r1_aa[5] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[6] (posedge  c1r1_clka)  (11:11:11))
       (HOLD c1r1_aa[6] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[7] (posedge  c1r1_clka)  (-92:-92:-92))
       (HOLD c1r1_aa[7] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[8] (posedge  c1r1_clka)  (30:30:30))
       (HOLD c1r1_aa[8] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[9] (posedge  c1r1_clka)  (6:6:6))
       (HOLD c1r1_aa[9] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[10] (posedge  c1r1_clka)  (17:17:17))
       (HOLD c1r1_aa[10] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[11] (posedge  c1r1_clka)  (68:68:68))
       (HOLD c1r1_aa[11] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_cea (posedge  c1r1_clka)  (1084:1084:1084))
       (HOLD c1r1_cea (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_ab[3] (posedge  c1r1_clkb)  (107:107:107))
       (HOLD c1r1_ab[3] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[4] (posedge  c1r1_clkb)  (-35:-35:-35))
       (HOLD c1r1_ab[4] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[5] (posedge  c1r1_clkb)  (-262:-262:-262))
       (HOLD c1r1_ab[5] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[6] (posedge  c1r1_clkb)  (-241:-241:-241))
       (HOLD c1r1_ab[6] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[7] (posedge  c1r1_clkb)  (-245:-245:-245))
       (HOLD c1r1_ab[7] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[8] (posedge  c1r1_clkb)  (-238:-238:-238))
       (HOLD c1r1_ab[8] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[9] (posedge  c1r1_clkb)  (28:28:28))
       (HOLD c1r1_ab[9] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[10] (posedge  c1r1_clkb)  (-5:-5:-5))
       (HOLD c1r1_ab[10] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[11] (posedge  c1r1_clkb)  (-23:-23:-23))
       (HOLD c1r1_ab[11] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ceb (posedge  c1r1_clkb)  (1088:1088:1088))
       (HOLD c1r1_ceb (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[0] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[0] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[1] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[1] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[2] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[2] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[3] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[3] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[4] (posedge  c1r1_clkb)  (-283:-283:-283))
       (HOLD c1r1_db[4] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[5] (posedge  c1r1_clkb)  (-283:-283:-283))
       (HOLD c1r1_db[5] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[6] (posedge  c1r1_clkb)  (-282:-282:-282))
       (HOLD c1r1_db[6] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[7] (posedge  c1r1_clkb)  (-283:-283:-283))
       (HOLD c1r1_db[7] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[8] (posedge  c1r1_clkb)  (-82:-82:-82))
       (HOLD c1r1_db[8] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[9] (posedge  c1r1_clkb)  (-109:-109:-109))
       (HOLD c1r1_db[9] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[10] (posedge  c1r1_clkb)  (-110:-110:-110))
       (HOLD c1r1_db[10] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[11] (posedge  c1r1_clkb)  (-113:-113:-113))
       (HOLD c1r1_db[11] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[12] (posedge  c1r1_clkb)  (-111:-111:-111))
       (HOLD c1r1_db[12] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[13] (posedge  c1r1_clkb)  (-113:-113:-113))
       (HOLD c1r1_db[13] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[14] (posedge  c1r1_clkb)  (-114:-114:-114))
       (HOLD c1r1_db[14] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[15] (posedge  c1r1_clkb)  (-110:-110:-110))
       (HOLD c1r1_db[15] (posedge  c1r1_clkb)  (1027:1027:1027))
    )
  )
  (CELL
    (CELLTYPE "M7S_EMB18K")
    (INSTANCE u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new )
    (DELAY
      (ABSOLUTE
        (PORT c1r4_aa[2] (1235:1235:1235) (960:960:960))
        (PORT c1r4_aa[3] (931:931:931) (752:752:752))
        (PORT c1r4_aa[4] (1357:1357:1357) (1175:1175:1175))
        (PORT c1r4_aa[5] (990:990:990) (817:817:817))
        (PORT c1r4_aa[6] (1075:1075:1075) (821:821:821))
        (PORT c1r4_aa[7] (1003:1003:1003) (807:807:807))
        (PORT c1r4_aa[8] (823:823:823) (742:742:742))
        (PORT c1r4_aa[9] (986:986:986) (814:814:814))
        (PORT c1r4_aa[10] (1008:1008:1008) (818:818:818))
        (PORT c1r4_aa[11] (739:739:739) (544:544:544))
        (PORT c1r4_ab[3] (1505:1505:1505) (1371:1371:1371))
        (PORT c1r4_ab[4] (1698:1698:1698) (1517:1517:1517))
        (PORT c1r4_ab[5] (1021:1021:1021) (788:788:788))
        (PORT c1r4_ab[6] (1530:1530:1530) (1309:1309:1309))
        (PORT c1r4_ab[7] (755:755:755) (628:628:628))
        (PORT c1r4_ab[8] (1036:1036:1036) (820:820:820))
        (PORT c1r4_ab[9] (1551:1551:1551) (1371:1371:1371))
        (PORT c1r4_ab[10] (1567:1567:1567) (1327:1327:1327))
        (PORT c1r4_ab[11] (697:697:697) (511:511:511))
        (PORT c1r4_cea (1013:1013:1013) (730:730:730))
        (PORT c1r4_ceb (767:767:767) (580:580:580))
        (PORT c1r4_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r4_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r4_db[0] (772:772:772) (592:592:592))
        (PORT c1r4_db[1] (1094:1094:1094) (804:804:804))
        (PORT c1r4_db[2] (777:777:777) (589:589:589))
        (PORT c1r4_db[3] (1127:1127:1127) (935:935:935))
        (PORT c1r4_db[4] (1010:1010:1010) (818:818:818))
        (PORT c1r4_db[5] (778:778:778) (589:589:589))
        (PORT c1r4_db[6] (829:829:829) (717:717:717))
        (PORT c1r4_db[7] (839:839:839) (713:713:713))
        (PORT c1r4_db[8] (772:772:772) (592:592:592))
        (PORT c1r4_db[9] (1094:1094:1094) (804:804:804))
        (PORT c1r4_db[10] (777:777:777) (589:589:589))
        (PORT c1r4_db[11] (1127:1127:1127) (935:935:935))
        (PORT c1r4_db[12] (1010:1010:1010) (818:818:818))
        (PORT c1r4_db[13] (778:778:778) (589:589:589))
        (PORT c1r4_db[14] (829:829:829) (717:717:717))
        (PORT c1r4_db[15] (839:839:839) (713:713:713))
        (PORT c1r3_aa[2] (1439:1439:1439) (1166:1166:1166))
        (PORT c1r3_aa[3] (771:771:771) (580:580:580))
        (PORT c1r3_aa[4] (1367:1367:1367) (1185:1185:1185))
        (PORT c1r3_aa[5] (773:773:773) (586:586:586))
        (PORT c1r3_aa[6] (804:804:804) (696:696:696))
        (PORT c1r3_aa[7] (787:787:787) (586:586:586))
        (PORT c1r3_aa[8] (777:777:777) (700:700:700))
        (PORT c1r3_aa[9] (772:772:772) (603:603:603))
        (PORT c1r3_aa[10] (1230:1230:1230) (1040:1040:1040))
        (PORT c1r3_aa[11] (727:727:727) (534:534:534))
        (PORT c1r3_ab[3] (1727:1727:1727) (1593:1593:1593))
        (PORT c1r3_ab[4] (1491:1491:1491) (1321:1321:1321))
        (PORT c1r3_ab[5] (1247:1247:1247) (1024:1024:1024))
        (PORT c1r3_ab[6] (1519:1519:1519) (1298:1298:1298))
        (PORT c1r3_ab[7] (1314:1314:1314) (1192:1192:1192))
        (PORT c1r3_ab[8] (1501:1501:1501) (1117:1117:1117))
        (PORT c1r3_ab[9] (1777:1777:1777) (1599:1599:1599))
        (PORT c1r3_ab[10] (1555:1555:1555) (1318:1318:1318))
        (PORT c1r3_ab[11] (921:921:921) (735:735:735))
        (PORT c1r3_cea (1042:1042:1042) (795:795:795))
        (PORT c1r3_ceb (980:980:980) (670:670:670))
        (PORT c1r3_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r3_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r3_db[0] (1230:1230:1230) (880:880:880))
        (PORT c1r3_db[1] (1094:1094:1094) (847:847:847))
        (PORT c1r3_db[2] (1258:1258:1258) (955:955:955))
        (PORT c1r3_db[3] (989:989:989) (794:794:794))
        (PORT c1r3_db[4] (1029:1029:1029) (844:844:844))
        (PORT c1r3_db[5] (1101:1101:1101) (1013:1013:1013))
        (PORT c1r3_db[6] (1051:1051:1051) (875:875:875))
        (PORT c1r3_db[7] (1319:1319:1319) (1111:1111:1111))
        (PORT c1r3_db[8] (1230:1230:1230) (880:880:880))
        (PORT c1r3_db[9] (1094:1094:1094) (847:847:847))
        (PORT c1r3_db[10] (1258:1258:1258) (955:955:955))
        (PORT c1r3_db[11] (989:989:989) (794:794:794))
        (PORT c1r3_db[12] (1029:1029:1029) (844:844:844))
        (PORT c1r3_db[13] (1101:1101:1101) (1013:1013:1013))
        (PORT c1r3_db[14] (1051:1051:1051) (875:875:875))
        (PORT c1r3_db[15] (1319:1319:1319) (1111:1111:1111))
        (PORT c1r2_aa[2] (1456:1456:1456) (1172:1172:1172))
        (PORT c1r2_aa[3] (815:815:815) (695:695:695))
        (PORT c1r2_aa[4] (1583:1583:1583) (1401:1401:1401))
        (PORT c1r2_aa[5] (825:825:825) (745:745:745))
        (PORT c1r2_aa[6] (705:705:705) (532:532:532))
        (PORT c1r2_aa[7] (803:803:803) (662:662:662))
        (PORT c1r2_aa[8] (1006:1006:1006) (929:929:929))
        (PORT c1r2_aa[9] (791:791:791) (622:622:622))
        (PORT c1r2_aa[10] (1232:1232:1232) (1040:1040:1040))
        (PORT c1r2_aa[11] (721:721:721) (526:526:526))
        (PORT c1r2_ab[3] (1729:1729:1729) (1600:1600:1600))
        (PORT c1r2_ab[4] (1479:1479:1479) (1310:1310:1310))
        (PORT c1r2_ab[5] (1247:1247:1247) (1026:1026:1026))
        (PORT c1r2_ab[6] (715:715:715) (523:523:523))
        (PORT c1r2_ab[7] (1303:1303:1303) (1181:1181:1181))
        (PORT c1r2_ab[8] (687:687:687) (518:518:518))
        (PORT c1r2_ab[9] (1780:1780:1780) (1602:1602:1602))
        (PORT c1r2_ab[10] (1549:1549:1549) (1311:1311:1311))
        (PORT c1r2_ab[11] (480:480:480) (294:294:294))
        (PORT c1r2_cea (1030:1030:1030) (785:785:785))
        (PORT c1r2_ceb (1217:1217:1217) (915:915:915))
        (PORT c1r2_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r2_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r2_db[0] (977:977:977) (806:806:806))
        (PORT c1r2_db[1] (1021:1021:1021) (867:867:867))
        (PORT c1r2_db[2] (1059:1059:1059) (754:754:754))
        (PORT c1r2_db[3] (779:779:779) (580:580:580))
        (PORT c1r2_db[4] (1051:1051:1051) (863:863:863))
        (PORT c1r2_db[5] (1303:1303:1303) (1011:1011:1011))
        (PORT c1r2_db[6] (989:989:989) (814:814:814))
        (PORT c1r2_db[7] (1296:1296:1296) (979:979:979))
        (PORT c1r2_db[8] (977:977:977) (806:806:806))
        (PORT c1r2_db[9] (1021:1021:1021) (867:867:867))
        (PORT c1r2_db[10] (1059:1059:1059) (754:754:754))
        (PORT c1r2_db[11] (779:779:779) (580:580:580))
        (PORT c1r2_db[12] (1051:1051:1051) (863:863:863))
        (PORT c1r2_db[13] (1303:1303:1303) (1011:1011:1011))
        (PORT c1r2_db[14] (989:989:989) (814:814:814))
        (PORT c1r2_db[15] (1296:1296:1296) (979:979:979))
        (PORT c1r1_aa[2] (1460:1460:1460) (1180:1180:1180))
        (PORT c1r1_aa[3] (714:714:714) (527:527:527))
        (PORT c1r1_aa[4] (1593:1593:1593) (1411:1411:1411))
        (PORT c1r1_aa[5] (758:758:758) (678:678:678))
        (PORT c1r1_aa[6] (695:695:695) (517:517:517))
        (PORT c1r1_aa[7] (722:722:722) (588:588:588))
        (PORT c1r1_aa[8] (1010:1010:1010) (933:933:933))
        (PORT c1r1_aa[9] (697:697:697) (537:537:537))
        (PORT c1r1_aa[10] (1244:1244:1244) (1054:1054:1054))
        (PORT c1r1_aa[11] (486:486:486) (292:292:292))
        (PORT c1r1_ab[3] (1741:1741:1741) (1608:1608:1608))
        (PORT c1r1_ab[4] (795:795:795) (590:590:590))
        (PORT c1r1_ab[5] (1259:1259:1259) (1038:1038:1038))
        (PORT c1r1_ab[6] (714:714:714) (530:530:530))
        (PORT c1r1_ab[7] (536:536:536) (405:405:405))
        (PORT c1r1_ab[8] (813:813:813) (599:599:599))
        (PORT c1r1_ab[9] (1792:1792:1792) (1614:1614:1614))
        (PORT c1r1_ab[10] (1305:1305:1305) (1065:1065:1065))
        (PORT c1r1_ab[11] (476:476:476) (285:285:285))
        (PORT c1r1_cea (1026:1026:1026) (779:779:779))
        (PORT c1r1_ceb (1209:1209:1209) (908:908:908))
        (PORT c1r1_clka (11327:11327:11327) (11327:11327:11327))
        (PORT c1r1_clkb (11336:11336:11336) (11336:11336:11336))
        (PORT c1r1_db[0] (862:862:862) (746:746:746))
        (PORT c1r1_db[1] (1168:1168:1168) (941:941:941))
        (PORT c1r1_db[2] (946:946:946) (769:769:769))
        (PORT c1r1_db[3] (1451:1451:1451) (1228:1228:1228))
        (PORT c1r1_db[4] (1084:1084:1084) (801:801:801))
        (PORT c1r1_db[5] (1173:1173:1173) (976:976:976))
        (PORT c1r1_db[6] (769:769:769) (601:601:601))
        (PORT c1r1_db[7] (1218:1218:1218) (915:915:915))
        (PORT c1r1_db[8] (862:862:862) (746:746:746))
        (PORT c1r1_db[9] (1168:1168:1168) (941:941:941))
        (PORT c1r1_db[10] (946:946:946) (769:769:769))
        (PORT c1r1_db[11] (1451:1451:1451) (1228:1228:1228))
        (PORT c1r1_db[12] (1084:1084:1084) (801:801:801))
        (PORT c1r1_db[13] (1173:1173:1173) (976:976:976))
        (PORT c1r1_db[14] (769:769:769) (601:601:601))
        (PORT c1r1_db[15] (1218:1218:1218) (915:915:915))
        (IOPATH (posedge c1r4_clka)  c1r4_q[0] (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge c1r4_clka)  c1r4_q[1] (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge c1r4_clka)  c1r4_q[2] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r4_clka)  c1r4_q[3] (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge c1r4_clka)  c1r4_q[4] (1788:1788:1788) (1788:1788:1788))
        (IOPATH (posedge c1r4_clka)  c1r4_q[5] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r4_clka)  c1r4_q[6] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r4_clka)  c1r4_q[7] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r4_clka)  c1r4_q[8] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r4_clka)  c1r4_q[9] (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge c1r4_clka)  c1r4_q[10] (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge c1r4_clka)  c1r4_q[11] (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge c1r4_clka)  c1r4_q[12] (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge c1r4_clka)  c1r4_q[13] (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge c1r4_clka)  c1r4_q[14] (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge c1r4_clka)  c1r4_q[15] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r4_clka)  c1r4_q[16] (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge c1r4_clka)  c1r4_q[17] (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[9] (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[10] (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[11] (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[12] (1797:1797:1797) (1797:1797:1797))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[13] (1793:1793:1793) (1793:1793:1793))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[14] (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[15] (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[16] (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge c1r4_clkb)  c1r4_q[17] (1765:1765:1765) (1765:1765:1765))
        (IOPATH (posedge c1r3_clka)  c1r3_q[0] (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge c1r3_clka)  c1r3_q[1] (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge c1r3_clka)  c1r3_q[2] (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge c1r3_clka)  c1r3_q[3] (1896:1896:1896) (1896:1896:1896))
        (IOPATH (posedge c1r3_clka)  c1r3_q[4] (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge c1r3_clka)  c1r3_q[5] (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge c1r3_clka)  c1r3_q[6] (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge c1r3_clka)  c1r3_q[7] (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge c1r3_clka)  c1r3_q[8] (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge c1r3_clka)  c1r3_q[9] (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge c1r3_clka)  c1r3_q[10] (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge c1r3_clka)  c1r3_q[11] (1886:1886:1886) (1886:1886:1886))
        (IOPATH (posedge c1r3_clka)  c1r3_q[12] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r3_clka)  c1r3_q[13] (1868:1868:1868) (1868:1868:1868))
        (IOPATH (posedge c1r3_clka)  c1r3_q[14] (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge c1r3_clka)  c1r3_q[15] (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge c1r3_clka)  c1r3_q[16] (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge c1r3_clka)  c1r3_q[17] (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[9] (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[10] (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[11] (1765:1765:1765) (1765:1765:1765))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[12] (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[13] (1797:1797:1797) (1797:1797:1797))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[14] (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[15] (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[16] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r3_clkb)  c1r3_q[17] (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge c1r2_clka)  c1r2_q[0] (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge c1r2_clka)  c1r2_q[1] (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge c1r2_clka)  c1r2_q[2] (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge c1r2_clka)  c1r2_q[3] (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge c1r2_clka)  c1r2_q[4] (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge c1r2_clka)  c1r2_q[5] (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge c1r2_clka)  c1r2_q[6] (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge c1r2_clka)  c1r2_q[7] (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge c1r2_clka)  c1r2_q[8] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r2_clka)  c1r2_q[9] (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge c1r2_clka)  c1r2_q[10] (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge c1r2_clka)  c1r2_q[11] (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge c1r2_clka)  c1r2_q[12] (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge c1r2_clka)  c1r2_q[13] (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge c1r2_clka)  c1r2_q[14] (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge c1r2_clka)  c1r2_q[15] (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge c1r2_clka)  c1r2_q[16] (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge c1r2_clka)  c1r2_q[17] (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[9] (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[10] (1827:1827:1827) (1827:1827:1827))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[11] (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[12] (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[13] (1801:1801:1801) (1801:1801:1801))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[14] (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[15] (1765:1765:1765) (1765:1765:1765))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[16] (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge c1r2_clkb)  c1r2_q[17] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r1_clka)  c1r1_q[0] (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge c1r1_clka)  c1r1_q[1] (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge c1r1_clka)  c1r1_q[2] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r1_clka)  c1r1_q[3] (1900:1900:1900) (1900:1900:1900))
        (IOPATH (posedge c1r1_clka)  c1r1_q[4] (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge c1r1_clka)  c1r1_q[5] (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge c1r1_clka)  c1r1_q[6] (1809:1809:1809) (1809:1809:1809))
        (IOPATH (posedge c1r1_clka)  c1r1_q[7] (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge c1r1_clka)  c1r1_q[8] (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge c1r1_clka)  c1r1_q[9] (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge c1r1_clka)  c1r1_q[10] (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge c1r1_clka)  c1r1_q[11] (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge c1r1_clka)  c1r1_q[12] (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge c1r1_clka)  c1r1_q[13] (1882:1882:1882) (1882:1882:1882))
        (IOPATH (posedge c1r1_clka)  c1r1_q[14] (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge c1r1_clka)  c1r1_q[15] (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge c1r1_clka)  c1r1_q[16] (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge c1r1_clka)  c1r1_q[17] (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[9] (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[10] (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[11] (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[12] (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[13] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[14] (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[15] (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[16] (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge c1r1_clkb)  c1r1_q[17] (1824:1824:1824) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
       (SETUP c1r4_aa[2] (posedge  c1r4_clka)  (457:457:457))
       (HOLD c1r4_aa[2] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[3] (posedge  c1r4_clka)  (146:146:146))
       (HOLD c1r4_aa[3] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[4] (posedge  c1r4_clka)  (105:105:105))
       (HOLD c1r4_aa[4] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[5] (posedge  c1r4_clka)  (353:353:353))
       (HOLD c1r4_aa[5] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[6] (posedge  c1r4_clka)  (357:357:357))
       (HOLD c1r4_aa[6] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[7] (posedge  c1r4_clka)  (122:122:122))
       (HOLD c1r4_aa[7] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[8] (posedge  c1r4_clka)  (335:335:335))
       (HOLD c1r4_aa[8] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[9] (posedge  c1r4_clka)  (281:281:281))
       (HOLD c1r4_aa[9] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[10] (posedge  c1r4_clka)  (20:20:20))
       (HOLD c1r4_aa[10] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_aa[11] (posedge  c1r4_clka)  (381:381:381))
       (HOLD c1r4_aa[11] (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_cea (posedge  c1r4_clka)  (955:955:955))
       (HOLD c1r4_cea (posedge  c1r4_clka)  (1027:1027:1027))
       (SETUP c1r4_ab[3] (posedge  c1r4_clkb)  (571:571:571))
       (HOLD c1r4_ab[3] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[4] (posedge  c1r4_clkb)  (368:368:368))
       (HOLD c1r4_ab[4] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[5] (posedge  c1r4_clkb)  (178:178:178))
       (HOLD c1r4_ab[5] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[6] (posedge  c1r4_clkb)  (192:192:192))
       (HOLD c1r4_ab[6] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[7] (posedge  c1r4_clkb)  (127:127:127))
       (HOLD c1r4_ab[7] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[8] (posedge  c1r4_clkb)  (194:194:194))
       (HOLD c1r4_ab[8] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[9] (posedge  c1r4_clkb)  (457:457:457))
       (HOLD c1r4_ab[9] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[10] (posedge  c1r4_clkb)  (100:100:100))
       (HOLD c1r4_ab[10] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ab[11] (posedge  c1r4_clkb)  (400:400:400))
       (HOLD c1r4_ab[11] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_ceb (posedge  c1r4_clkb)  (991:991:991))
       (HOLD c1r4_ceb (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[0] (posedge  c1r4_clkb)  (-282:-282:-282))
       (HOLD c1r4_db[0] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[1] (posedge  c1r4_clkb)  (-277:-277:-277))
       (HOLD c1r4_db[1] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[2] (posedge  c1r4_clkb)  (-278:-278:-278))
       (HOLD c1r4_db[2] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[3] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[3] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[4] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[4] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[5] (posedge  c1r4_clkb)  (-282:-282:-282))
       (HOLD c1r4_db[5] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[6] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[6] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[7] (posedge  c1r4_clkb)  (-283:-283:-283))
       (HOLD c1r4_db[7] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[8] (posedge  c1r4_clkb)  (-106:-106:-106))
       (HOLD c1r4_db[8] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[9] (posedge  c1r4_clkb)  (-53:-53:-53))
       (HOLD c1r4_db[9] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[10] (posedge  c1r4_clkb)  (-47:-47:-47))
       (HOLD c1r4_db[10] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[11] (posedge  c1r4_clkb)  (-51:-51:-51))
       (HOLD c1r4_db[11] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[12] (posedge  c1r4_clkb)  (-55:-55:-55))
       (HOLD c1r4_db[12] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[13] (posedge  c1r4_clkb)  (-65:-65:-65))
       (HOLD c1r4_db[13] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[14] (posedge  c1r4_clkb)  (-68:-68:-68))
       (HOLD c1r4_db[14] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r4_db[15] (posedge  c1r4_clkb)  (-69:-69:-69))
       (HOLD c1r4_db[15] (posedge  c1r4_clkb)  (1027:1027:1027))
       (SETUP c1r3_aa[2] (posedge  c1r3_clka)  (461:461:461))
       (HOLD c1r3_aa[2] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[3] (posedge  c1r3_clka)  (147:147:147))
       (HOLD c1r3_aa[3] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[4] (posedge  c1r3_clka)  (69:69:69))
       (HOLD c1r3_aa[4] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[5] (posedge  c1r3_clka)  (337:337:337))
       (HOLD c1r3_aa[5] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[6] (posedge  c1r3_clka)  (313:313:313))
       (HOLD c1r3_aa[6] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[7] (posedge  c1r3_clka)  (93:93:93))
       (HOLD c1r3_aa[7] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[8] (posedge  c1r3_clka)  (331:331:331))
       (HOLD c1r3_aa[8] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[9] (posedge  c1r3_clka)  (271:271:271))
       (HOLD c1r3_aa[9] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[10] (posedge  c1r3_clka)  (10:10:10))
       (HOLD c1r3_aa[10] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_aa[11] (posedge  c1r3_clka)  (348:348:348))
       (HOLD c1r3_aa[11] (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_cea (posedge  c1r3_clka)  (927:927:927))
       (HOLD c1r3_cea (posedge  c1r3_clka)  (1027:1027:1027))
       (SETUP c1r3_ab[3] (posedge  c1r3_clkb)  (560:560:560))
       (HOLD c1r3_ab[3] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[4] (posedge  c1r3_clkb)  (332:332:332))
       (HOLD c1r3_ab[4] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[5] (posedge  c1r3_clkb)  (154:154:154))
       (HOLD c1r3_ab[5] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[6] (posedge  c1r3_clkb)  (176:176:176))
       (HOLD c1r3_ab[6] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[7] (posedge  c1r3_clkb)  (115:115:115))
       (HOLD c1r3_ab[7] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[8] (posedge  c1r3_clkb)  (172:172:172))
       (HOLD c1r3_ab[8] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[9] (posedge  c1r3_clkb)  (436:436:436))
       (HOLD c1r3_ab[9] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[10] (posedge  c1r3_clkb)  (86:86:86))
       (HOLD c1r3_ab[10] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ab[11] (posedge  c1r3_clkb)  (370:370:370))
       (HOLD c1r3_ab[11] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_ceb (posedge  c1r3_clkb)  (1035:1035:1035))
       (HOLD c1r3_ceb (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[0] (posedge  c1r3_clkb)  (-290:-290:-290))
       (HOLD c1r3_db[0] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[1] (posedge  c1r3_clkb)  (-289:-289:-289))
       (HOLD c1r3_db[1] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[2] (posedge  c1r3_clkb)  (-285:-285:-285))
       (HOLD c1r3_db[2] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[3] (posedge  c1r3_clkb)  (-290:-290:-290))
       (HOLD c1r3_db[3] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[4] (posedge  c1r3_clkb)  (-289:-289:-289))
       (HOLD c1r3_db[4] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[5] (posedge  c1r3_clkb)  (-286:-286:-286))
       (HOLD c1r3_db[5] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[6] (posedge  c1r3_clkb)  (-290:-290:-290))
       (HOLD c1r3_db[6] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[7] (posedge  c1r3_clkb)  (-289:-289:-289))
       (HOLD c1r3_db[7] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[8] (posedge  c1r3_clkb)  (-105:-105:-105))
       (HOLD c1r3_db[8] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[9] (posedge  c1r3_clkb)  (-42:-42:-42))
       (HOLD c1r3_db[9] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[10] (posedge  c1r3_clkb)  (-35:-35:-35))
       (HOLD c1r3_db[10] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[11] (posedge  c1r3_clkb)  (-51:-51:-51))
       (HOLD c1r3_db[11] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[12] (posedge  c1r3_clkb)  (-23:-23:-23))
       (HOLD c1r3_db[12] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[13] (posedge  c1r3_clkb)  (-44:-44:-44))
       (HOLD c1r3_db[13] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[14] (posedge  c1r3_clkb)  (-46:-46:-46))
       (HOLD c1r3_db[14] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r3_db[15] (posedge  c1r3_clkb)  (-70:-70:-70))
       (HOLD c1r3_db[15] (posedge  c1r3_clkb)  (1027:1027:1027))
       (SETUP c1r2_aa[2] (posedge  c1r2_clka)  (462:462:462))
       (HOLD c1r2_aa[2] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[3] (posedge  c1r2_clka)  (165:165:165))
       (HOLD c1r2_aa[3] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[4] (posedge  c1r2_clka)  (83:83:83))
       (HOLD c1r2_aa[4] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[5] (posedge  c1r2_clka)  (354:354:354))
       (HOLD c1r2_aa[5] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[6] (posedge  c1r2_clka)  (322:322:322))
       (HOLD c1r2_aa[6] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[7] (posedge  c1r2_clka)  (97:97:97))
       (HOLD c1r2_aa[7] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[8] (posedge  c1r2_clka)  (332:332:332))
       (HOLD c1r2_aa[8] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[9] (posedge  c1r2_clka)  (268:268:268))
       (HOLD c1r2_aa[9] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[10] (posedge  c1r2_clka)  (15:15:15))
       (HOLD c1r2_aa[10] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_aa[11] (posedge  c1r2_clka)  (350:350:350))
       (HOLD c1r2_aa[11] (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_cea (posedge  c1r2_clka)  (869:869:869))
       (HOLD c1r2_cea (posedge  c1r2_clka)  (1027:1027:1027))
       (SETUP c1r2_ab[3] (posedge  c1r2_clkb)  (551:551:551))
       (HOLD c1r2_ab[3] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[4] (posedge  c1r2_clkb)  (335:335:335))
       (HOLD c1r2_ab[4] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[5] (posedge  c1r2_clkb)  (146:146:146))
       (HOLD c1r2_ab[5] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[6] (posedge  c1r2_clkb)  (179:179:179))
       (HOLD c1r2_ab[6] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[7] (posedge  c1r2_clkb)  (119:119:119))
       (HOLD c1r2_ab[7] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[8] (posedge  c1r2_clkb)  (182:182:182))
       (HOLD c1r2_ab[8] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[9] (posedge  c1r2_clkb)  (432:432:432))
       (HOLD c1r2_ab[9] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[10] (posedge  c1r2_clkb)  (75:75:75))
       (HOLD c1r2_ab[10] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ab[11] (posedge  c1r2_clkb)  (381:381:381))
       (HOLD c1r2_ab[11] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_ceb (posedge  c1r2_clkb)  (1065:1065:1065))
       (HOLD c1r2_ceb (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[0] (posedge  c1r2_clkb)  (-251:-251:-251))
       (HOLD c1r2_db[0] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[1] (posedge  c1r2_clkb)  (-251:-251:-251))
       (HOLD c1r2_db[1] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[2] (posedge  c1r2_clkb)  (-247:-247:-247))
       (HOLD c1r2_db[2] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[3] (posedge  c1r2_clkb)  (-250:-250:-250))
       (HOLD c1r2_db[3] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[4] (posedge  c1r2_clkb)  (-244:-244:-244))
       (HOLD c1r2_db[4] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[5] (posedge  c1r2_clkb)  (-246:-246:-246))
       (HOLD c1r2_db[5] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[6] (posedge  c1r2_clkb)  (-250:-250:-250))
       (HOLD c1r2_db[6] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[7] (posedge  c1r2_clkb)  (-250:-250:-250))
       (HOLD c1r2_db[7] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[8] (posedge  c1r2_clkb)  (-55:-55:-55))
       (HOLD c1r2_db[8] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[9] (posedge  c1r2_clkb)  (1:1:1))
       (HOLD c1r2_db[9] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[10] (posedge  c1r2_clkb)  (-3:-3:-3))
       (HOLD c1r2_db[10] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[11] (posedge  c1r2_clkb)  (1:1:1))
       (HOLD c1r2_db[11] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[12] (posedge  c1r2_clkb)  (-15:-15:-15))
       (HOLD c1r2_db[12] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[13] (posedge  c1r2_clkb)  (1:1:1))
       (HOLD c1r2_db[13] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[14] (posedge  c1r2_clkb)  (-17:-17:-17))
       (HOLD c1r2_db[14] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r2_db[15] (posedge  c1r2_clkb)  (-19:-19:-19))
       (HOLD c1r2_db[15] (posedge  c1r2_clkb)  (1027:1027:1027))
       (SETUP c1r1_aa[2] (posedge  c1r1_clka)  (57:57:57))
       (HOLD c1r1_aa[2] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[3] (posedge  c1r1_clka)  (-200:-200:-200))
       (HOLD c1r1_aa[3] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[4] (posedge  c1r1_clka)  (-164:-164:-164))
       (HOLD c1r1_aa[4] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[5] (posedge  c1r1_clka)  (75:75:75))
       (HOLD c1r1_aa[5] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[6] (posedge  c1r1_clka)  (11:11:11))
       (HOLD c1r1_aa[6] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[7] (posedge  c1r1_clka)  (-92:-92:-92))
       (HOLD c1r1_aa[7] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[8] (posedge  c1r1_clka)  (30:30:30))
       (HOLD c1r1_aa[8] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[9] (posedge  c1r1_clka)  (6:6:6))
       (HOLD c1r1_aa[9] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[10] (posedge  c1r1_clka)  (17:17:17))
       (HOLD c1r1_aa[10] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_aa[11] (posedge  c1r1_clka)  (68:68:68))
       (HOLD c1r1_aa[11] (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_cea (posedge  c1r1_clka)  (1084:1084:1084))
       (HOLD c1r1_cea (posedge  c1r1_clka)  (1027:1027:1027))
       (SETUP c1r1_ab[3] (posedge  c1r1_clkb)  (107:107:107))
       (HOLD c1r1_ab[3] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[4] (posedge  c1r1_clkb)  (-35:-35:-35))
       (HOLD c1r1_ab[4] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[5] (posedge  c1r1_clkb)  (-262:-262:-262))
       (HOLD c1r1_ab[5] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[6] (posedge  c1r1_clkb)  (-241:-241:-241))
       (HOLD c1r1_ab[6] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[7] (posedge  c1r1_clkb)  (-245:-245:-245))
       (HOLD c1r1_ab[7] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[8] (posedge  c1r1_clkb)  (-238:-238:-238))
       (HOLD c1r1_ab[8] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[9] (posedge  c1r1_clkb)  (28:28:28))
       (HOLD c1r1_ab[9] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[10] (posedge  c1r1_clkb)  (-5:-5:-5))
       (HOLD c1r1_ab[10] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ab[11] (posedge  c1r1_clkb)  (-23:-23:-23))
       (HOLD c1r1_ab[11] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_ceb (posedge  c1r1_clkb)  (1088:1088:1088))
       (HOLD c1r1_ceb (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[0] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[0] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[1] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[1] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[2] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[2] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[3] (posedge  c1r1_clkb)  (-285:-285:-285))
       (HOLD c1r1_db[3] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[4] (posedge  c1r1_clkb)  (-283:-283:-283))
       (HOLD c1r1_db[4] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[5] (posedge  c1r1_clkb)  (-283:-283:-283))
       (HOLD c1r1_db[5] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[6] (posedge  c1r1_clkb)  (-282:-282:-282))
       (HOLD c1r1_db[6] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[7] (posedge  c1r1_clkb)  (-283:-283:-283))
       (HOLD c1r1_db[7] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[8] (posedge  c1r1_clkb)  (-82:-82:-82))
       (HOLD c1r1_db[8] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[9] (posedge  c1r1_clkb)  (-109:-109:-109))
       (HOLD c1r1_db[9] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[10] (posedge  c1r1_clkb)  (-110:-110:-110))
       (HOLD c1r1_db[10] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[11] (posedge  c1r1_clkb)  (-113:-113:-113))
       (HOLD c1r1_db[11] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[12] (posedge  c1r1_clkb)  (-111:-111:-111))
       (HOLD c1r1_db[12] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[13] (posedge  c1r1_clkb)  (-113:-113:-113))
       (HOLD c1r1_db[13] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[14] (posedge  c1r1_clkb)  (-114:-114:-114))
       (HOLD c1r1_db[14] (posedge  c1r1_clkb)  (1027:1027:1027))
       (SETUP c1r1_db[15] (posedge  c1r1_clkb)  (-110:-110:-110))
       (HOLD c1r1_db[15] (posedge  c1r1_clkb)  (1027:1027:1027))
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_CAL")
    (INSTANCE dedicated_io_cell_u243_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u207_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u211_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u213_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u215_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u221_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u229_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u231_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u235_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u237_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u240_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u245_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u247_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u251_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u255_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u261_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u263_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u267_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u269_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u271_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DDR")
    (INSTANCE dedicated_io_cell_u275_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DQS")
    (INSTANCE dedicated_io_cell_u219_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DQS")
    (INSTANCE dedicated_io_cell_u223_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_DQS")
    (INSTANCE dedicated_io_cell_u253_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE io_cell_buttonIn2_inst )
    (DELAY
      (ABSOLUTE
        (IOPATH PAD1 id_q_1[0] (3902:3902:3902) (3902:3902:3902))
        (IOPATH PAD0 id_q_0[0] (3371:3371:3371) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE io_cell_buttonIn4_inst )
    (DELAY
      (ABSOLUTE
        (IOPATH PAD1 id_q_1[0] (3902:3902:3902) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE io_cell_rstn_i_inst )
    (DELAY
      (ABSOLUTE
        (IOPATH PAD1 id_q_1[0] (3902:3902:3902) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE io_cell_spi_miso_inst )
    (DELAY
      (ABSOLUTE
        (IOPATH PAD0 id_q_0[0] (3371:3371:3371) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE io_cell_spi_sck_inst )
    (DELAY
      (ABSOLUTE
        (PORT od_d_1[0] (1631:1631:1631) (1408:1408:1408))
        (PORT od_d_0[0] (1835:1835:1835) (1568:1568:1568))
        (IOPATH od_d_1[0] PAD1 (4189:4189:4189) (4189:4189:4189))
        (IOPATH od_d_0[0] PAD0 (3979:3979:3979) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE io_cell_spi_ssn_inst )
    (DELAY
      (ABSOLUTE
        (PORT od_d_1[0] (1857:1857:1857) (1639:1639:1639))
        (IOPATH od_d_1[0] PAD1 (4189:4189:4189) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE u_lvds_u_lvds_tx_0 )
    (DELAY
      (ABSOLUTE
        (PORT align_rstn (2141:2141:2141) (2043:2043:2043))
        (PORT geclk (0:0:0) (0:0:0))
        (PORT od_d_0[1] (1536:1536:1536) (1202:1202:1202))
        (PORT od_d_0[2] (1463:1463:1463) (1285:1285:1285))
        (PORT od_d_0[3] (1520:1520:1520) (1187:1187:1187))
        (PORT clk_0 (10699:10699:10699) (10699:10699:10699))
        (PORT clk_1 (10699:10699:10699) (10699:10699:10699))
        (IOPATH (posedge clk_0)  PAD0 (1139:1139:1139) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
       (SETUP PAD0 (posedge  clk_0)  (-215:-215:-215))
       (HOLD PAD0 (posedge  clk_0)  (304:304:304))
       (SETUP od_d_0[1] (posedge  clk_0)  (-591:-591:-591))
       (HOLD od_d_0[1] (posedge  clk_0)  (686:686:686))
       (SETUP od_d_0[2] (posedge  clk_0)  (-598:-598:-598))
       (HOLD od_d_0[2] (posedge  clk_0)  (693:693:693))
       (SETUP od_d_0[3] (posedge  clk_0)  (-602:-602:-602))
       (HOLD od_d_0[3] (posedge  clk_0)  (697:697:697))
       (SETUP PAD1 (posedge  clk_1)  (-290:-290:-290))
       (HOLD PAD1 (posedge  clk_1)  (377:377:377))
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE u_lvds_u_lvds_tx_1 )
    (DELAY
      (ABSOLUTE
        (PORT align_rstn (2141:2141:2141) (2043:2043:2043))
        (PORT geclk (0:0:0) (0:0:0))
        (PORT od_d_1[0] (1374:1374:1374) (1153:1153:1153))
        (PORT od_d_1[1] (1278:1278:1278) (1097:1097:1097))
        (PORT od_d_0[2] (1524:1524:1524) (1193:1193:1193))
        (PORT od_d_0[3] (1299:1299:1299) (1184:1184:1184))
        (PORT clk_0 (10699:10699:10699) (10699:10699:10699))
        (PORT clk_1 (10699:10699:10699) (10699:10699:10699))
        (IOPATH (posedge clk_0)  PAD0 (1139:1139:1139) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
       (SETUP PAD0 (posedge  clk_0)  (-215:-215:-215))
       (HOLD PAD0 (posedge  clk_0)  (304:304:304))
       (SETUP od_d_0[2] (posedge  clk_0)  (-598:-598:-598))
       (HOLD od_d_0[2] (posedge  clk_0)  (693:693:693))
       (SETUP od_d_0[3] (posedge  clk_0)  (-602:-602:-602))
       (HOLD od_d_0[3] (posedge  clk_0)  (697:697:697))
       (SETUP PAD1 (posedge  clk_1)  (-290:-290:-290))
       (HOLD PAD1 (posedge  clk_1)  (377:377:377))
       (SETUP od_d_1[0] (posedge  clk_1)  (-534:-534:-534))
       (HOLD od_d_1[0] (posedge  clk_1)  (629:629:629))
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE u_lvds_u_lvds_tx_2 )
    (DELAY
      (ABSOLUTE
        (PORT align_rstn (2141:2141:2141) (2043:2043:2043))
        (PORT geclk (0:0:0) (0:0:0))
        (PORT od_d_1[0] (1378:1378:1378) (1303:1303:1303))
        (PORT od_d_1[1] (1666:1666:1666) (1449:1449:1449))
        (PORT od_d_0[0] (1537:1537:1537) (1357:1357:1357))
        (PORT od_d_0[3] (1280:1280:1280) (1117:1117:1117))
        (PORT clk_0 (10699:10699:10699) (10699:10699:10699))
        (PORT clk_1 (10699:10699:10699) (10699:10699:10699))
        (IOPATH (posedge clk_0)  PAD0 (1139:1139:1139) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
       (SETUP PAD0 (posedge  clk_0)  (-215:-215:-215))
       (HOLD PAD0 (posedge  clk_0)  (304:304:304))
       (SETUP od_d_0[0] (posedge  clk_0)  (-574:-574:-574))
       (HOLD od_d_0[0] (posedge  clk_0)  (670:670:670))
       (SETUP od_d_0[3] (posedge  clk_0)  (-602:-602:-602))
       (HOLD od_d_0[3] (posedge  clk_0)  (697:697:697))
       (SETUP PAD1 (posedge  clk_1)  (-290:-290:-290))
       (HOLD PAD1 (posedge  clk_1)  (377:377:377))
       (SETUP od_d_1[0] (posedge  clk_1)  (-534:-534:-534))
       (HOLD od_d_1[0] (posedge  clk_1)  (629:629:629))
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE u_lvds_u_lvds_tx_3 )
    (DELAY
      (ABSOLUTE
        (PORT align_rstn (2141:2141:2141) (2043:2043:2043))
        (PORT geclk (0:0:0) (0:0:0))
        (PORT od_d_1[0] (1247:1247:1247) (1067:1067:1067))
        (PORT od_d_1[1] (1272:1272:1272) (1118:1118:1118))
        (PORT od_d_1[2] (1255:1255:1255) (1092:1092:1092))
        (PORT od_d_0[1] (1386:1386:1386) (1301:1301:1301))
        (PORT od_d_0[2] (1363:1363:1363) (1248:1248:1248))
        (PORT od_d_0[3] (1687:1687:1687) (1446:1446:1446))
        (PORT clk_0 (10699:10699:10699) (10699:10699:10699))
        (PORT clk_1 (10699:10699:10699) (10699:10699:10699))
        (IOPATH (posedge clk_0)  PAD0 (1139:1139:1139) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
       (SETUP PAD0 (posedge  clk_0)  (-215:-215:-215))
       (HOLD PAD0 (posedge  clk_0)  (304:304:304))
       (SETUP od_d_0[1] (posedge  clk_0)  (-591:-591:-591))
       (HOLD od_d_0[1] (posedge  clk_0)  (686:686:686))
       (SETUP od_d_0[2] (posedge  clk_0)  (-598:-598:-598))
       (HOLD od_d_0[2] (posedge  clk_0)  (693:693:693))
       (SETUP od_d_0[3] (posedge  clk_0)  (-602:-602:-602))
       (HOLD od_d_0[3] (posedge  clk_0)  (697:697:697))
       (SETUP PAD1 (posedge  clk_1)  (-290:-290:-290))
       (HOLD PAD1 (posedge  clk_1)  (377:377:377))
       (SETUP od_d_1[0] (posedge  clk_1)  (-534:-534:-534))
       (HOLD od_d_1[0] (posedge  clk_1)  (629:629:629))
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_LVDS")
    (INSTANCE u_lvds_u_lvds_tx_clk )
    (DELAY
      (ABSOLUTE
        (PORT align_rstn (2141:2141:2141) (2043:2043:2043))
        (PORT geclk (0:0:0) (0:0:0))
        (PORT clk_0 (10699:10699:10699) (10699:10699:10699))
        (PORT clk_1 (10699:10699:10699) (10699:10699:10699))
        (IOPATH (posedge clk_0)  PAD0 (1139:1139:1139) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
       (SETUP PAD0 (posedge  clk_0)  (-215:-215:-215))
       (HOLD PAD0 (posedge  clk_0)  (304:304:304))
       (SETUP PAD1 (posedge  clk_1)  (-290:-290:-290))
       (HOLD PAD1 (posedge  clk_1)  (377:377:377))
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_PCISG")
    (INSTANCE dedicated_io_cell_u318_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_PCISG")
    (INSTANCE dedicated_io_cell_u319_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_PCISG")
    (INSTANCE io_cell_clk_i_inst )
    (DELAY
      (ABSOLUTE
        (IOPATH PAD id (2203:2203:2203) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_IO_VREF")
    (INSTANCE dedicated_io_cell_u227_inst )
  )
  (CELL
    (CELLTYPE "M7S_IO_VREF")
    (INSTANCE dedicated_io_cell_u259_inst )
  )
  (CELL
    (CELLTYPE "M7S_PLL")
    (INSTANCE u_lvds_pll_u0 )
    (DELAY
      (ABSOLUTE
        (PORT clkin0 (2958:2958:2958) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_PLL")
    (INSTANCE u_pll_pll_u0 )
    (DELAY
      (ABSOLUTE
        (PORT clkin0 (0:0:0) (0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "M7S_SOC")
    (INSTANCE u_arm_u_soc )
    (DELAY
      (ABSOLUTE
        (PORT fp_clk_sys (7612:7612:7612) (7612:7612:7612))
        (PORT fp_clk_arm (7612:7612:7612) (7612:7612:7612))
        (PORT spi0_miso (1727:1727:1727) (1553:1553:1553))
        (PORT clk_ahb_fp0 (7612:7612:7612) (7612:7612:7612))
        (PORT rst_ahb_fp0_n (1744:1744:1744) (1605:1605:1605))
        (PORT fp0_m_ahb_addr[2] (1966:1966:1966) (1678:1678:1678))
        (PORT fp0_m_ahb_addr[3] (2202:2202:2202) (2003:2003:2003))
        (PORT fp0_m_ahb_addr[4] (1709:1709:1709) (1523:1523:1523))
        (PORT fp0_m_ahb_addr[5] (1981:1981:1981) (1705:1705:1705))
        (PORT fp0_m_ahb_addr[6] (2236:2236:2236) (1908:1908:1908))
        (PORT fp0_m_ahb_addr[7] (2414:2414:2414) (2097:2097:2097))
        (PORT fp0_m_ahb_addr[8] (2099:2099:2099) (1855:1855:1855))
        (PORT fp0_m_ahb_addr[9] (2065:2065:2065) (1842:1842:1842))
        (PORT fp0_m_ahb_addr[10] (1829:1829:1829) (1652:1652:1652))
        (PORT fp0_m_ahb_addr[11] (1895:1895:1895) (1675:1675:1675))
        (PORT fp0_m_ahb_addr[12] (1513:1513:1513) (1386:1386:1386))
        (PORT fp0_m_ahb_addr[13] (2145:2145:2145) (1993:1993:1993))
        (PORT fp0_m_ahb_addr[14] (2367:2367:2367) (2111:2111:2111))
        (PORT fp0_m_ahb_addr[15] (2370:2370:2370) (2153:2153:2153))
        (PORT fp0_m_ahb_addr[16] (1823:1823:1823) (1731:1731:1731))
        (PORT fp0_m_ahb_addr[17] (1865:1865:1865) (1583:1583:1583))
        (PORT fp0_m_ahb_addr[18] (1832:1832:1832) (1545:1545:1545))
        (PORT fp0_m_ahb_addr[19] (1646:1646:1646) (1348:1348:1348))
        (PORT fp0_m_ahb_addr[20] (1802:1802:1802) (1680:1680:1680))
        (PORT fp0_m_ahb_addr[21] (2208:2208:2208) (1872:1872:1872))
        (PORT fp0_m_ahb_addr[22] (2073:2073:2073) (1877:1877:1877))
        (PORT fp0_m_ahb_addr[23] (1846:1846:1846) (1559:1559:1559))
        (PORT fp0_m_ahb_addr[24] (2436:2436:2436) (2078:2078:2078))
        (PORT fp0_m_ahb_addr[25] (2123:2123:2123) (1777:1777:1777))
        (PORT fp0_m_ahb_addr[26] (2552:2552:2552) (2228:2228:2228))
        (PORT fp0_m_ahb_addr[27] (2158:2158:2158) (1980:1980:1980))
        (PORT fp0_m_ahb_addr[28] (2558:2558:2558) (2208:2208:2208))
        (PORT fp0_m_ahb_addr[29] (2419:2419:2419) (2107:2107:2107))
        (PORT fp0_m_ahb_addr[30] (2100:2100:2100) (1886:1886:1886))
        (PORT fp0_m_ahb_addr[31] (2028:2028:2028) (1819:1819:1819))
        (PORT fp0_m_ahb_write (2317:2317:2317) (2038:2038:2038))
        (PORT fp0_m_ahb_burst[0] (1486:1486:1486) (1258:1258:1258))
        (PORT fp0_m_ahb_burst[1] (1915:1915:1915) (1636:1636:1636))
        (PORT fp0_m_ahb_burst[2] (1915:1915:1915) (1725:1725:1725))
        (PORT fp0_m_ahb_trans[0] (2098:2098:2098) (1885:1885:1885))
        (PORT fp0_m_ahb_trans[1] (2103:2103:2103) (1880:1880:1880))
        (PORT fp0_m_ahb_wdata[0] (1760:1760:1760) (1552:1552:1552))
        (PORT fp0_m_ahb_wdata[1] (1939:1939:1939) (1661:1661:1661))
        (PORT fp0_m_ahb_wdata[2] (1581:1581:1581) (1460:1460:1460))
        (PORT fp0_m_ahb_wdata[3] (1950:1950:1950) (1722:1722:1722))
        (PORT fp0_m_ahb_wdata[4] (1870:1870:1870) (1581:1581:1581))
        (PORT fp0_m_ahb_wdata[5] (1743:1743:1743) (1544:1544:1544))
        (PORT fp0_m_ahb_wdata[6] (1743:1743:1743) (1539:1539:1539))
        (PORT fp0_m_ahb_wdata[7] (1761:1761:1761) (1578:1578:1578))
        (PORT fp0_m_ahb_wdata[8] (1591:1591:1591) (1454:1454:1454))
        (PORT fp0_m_ahb_wdata[9] (1933:1933:1933) (1692:1692:1692))
        (PORT fp0_m_ahb_wdata[10] (1841:1841:1841) (1515:1515:1515))
        (PORT fp0_m_ahb_wdata[11] (1582:1582:1582) (1415:1415:1415))
        (PORT fp0_m_ahb_wdata[12] (1858:1858:1858) (1524:1524:1524))
        (PORT fp0_m_ahb_wdata[13] (2054:2054:2054) (1710:1710:1710))
        (PORT fp0_m_ahb_wdata[14] (2073:2073:2073) (1729:1729:1729))
        (PORT fp0_m_ahb_wdata[15] (1682:1682:1682) (1597:1597:1597))
        (PORT fp0_m_ahb_wdata[16] (2072:2072:2072) (1719:1719:1719))
        (PORT fp0_m_ahb_wdata[17] (1874:1874:1874) (1545:1545:1545))
        (PORT fp0_m_ahb_wdata[18] (1845:1845:1845) (1560:1560:1560))
        (PORT fp0_m_ahb_wdata[19] (1852:1852:1852) (1490:1490:1490))
        (PORT fp0_m_ahb_wdata[20] (1981:1981:1981) (1767:1767:1767))
        (PORT fp0_m_ahb_wdata[21] (1956:1956:1956) (1735:1735:1735))
        (PORT fp0_m_ahb_wdata[22] (1838:1838:1838) (1514:1514:1514))
        (PORT fp0_m_ahb_wdata[23] (1662:1662:1662) (1560:1560:1560))
        (PORT fp0_m_ahb_wdata[24] (1857:1857:1857) (1571:1571:1571))
        (PORT fp0_m_ahb_wdata[25] (1850:1850:1850) (1677:1677:1677))
        (PORT fp0_m_ahb_wdata[26] (1848:1848:1848) (1688:1688:1688))
        (PORT fp0_m_ahb_wdata[27] (1863:1863:1863) (1517:1517:1517))
        (PORT fp0_m_ahb_wdata[28] (1809:1809:1809) (1622:1622:1622))
        (PORT fp0_m_ahb_wdata[29] (2139:2139:2139) (1988:1988:1988))
        (PORT fp0_m_ahb_wdata[30] (1679:1679:1679) (1570:1570:1570))
        (PORT fp0_m_ahb_wdata[31] (1669:1669:1669) (1565:1565:1565))
        (PORT fp2soc_rst_n (1530:1530:1530) (1448:1448:1448))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[0] (3047:3047:3047) (3047:3047:3047))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[1] (3057:3057:3057) (3057:3057:3057))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[2] (3057:3057:3057) (3057:3057:3057))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[3] (3047:3047:3047) (3047:3047:3047))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[4] (3014:3014:3014) (3014:3014:3014))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[5] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[6] (3047:3047:3047) (3047:3047:3047))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[7] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[8] (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[9] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[10] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[11] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[12] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[13] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[14] (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[15] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[16] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[17] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[18] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[19] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[20] (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[21] (3057:3057:3057) (3057:3057:3057))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[22] (3047:3047:3047) (3047:3047:3047))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[23] (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[24] (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[25] (3047:3047:3047) (3047:3047:3047))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[26] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[27] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[28] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[29] (3036:3036:3036) (3036:3036:3036))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[30] (3025:3025:3025) (3025:3025:3025))
        (IOPATH (posedge fp_clk_sys)  gpio_0_out_o[31] (3266:3266:3266) (3266:3266:3266))
        (IOPATH (posedge fp_clk_sys)  spi0_mosi (3079:3079:3079) (3079:3079:3079))
        (IOPATH (posedge fp_clk_sys)  spi0_sck (2916:2916:2916) (2916:2916:2916))
        (IOPATH (posedge fp_clk_sys)  spi0_ssn (3014:3014:3014) (3014:3014:3014))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_ready (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[0] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[1] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[2] (6356:6356:6356) (6356:6356:6356))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[3] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[4] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[5] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[6] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[7] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[8] (6356:6356:6356) (6356:6356:6356))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[9] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[10] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[11] (6324:6324:6324) (6324:6324:6324))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[12] (6324:6324:6324) (6324:6324:6324))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[13] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[14] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[15] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[16] (6324:6324:6324) (6324:6324:6324))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[17] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[18] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[19] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[20] (6324:6324:6324) (6324:6324:6324))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[21] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[22] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[23] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[24] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[25] (6334:6334:6334) (6334:6334:6334))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[26] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[27] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[28] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[29] (6345:6345:6345) (6345:6345:6345))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[30] (6356:6356:6356) (6356:6356:6356))
        (IOPATH (posedge fp_clk_sys)  fp0_m_ahb_rdata[31] (6345:6345:6345) (6345:6345:6345))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE rstn_final__reg )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (312:312:312) (274:274:274))
        (IOPATH (posedge mclk_b)  qx (312:312:312) (274:274:274))
        (IOPATH (negedge sclk)  qx (312:312:312) (274:274:274))
        (IOPATH (posedge sclk)  qx (312:312:312) (274:274:274))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (734:734:734) (607:607:607))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (580:580:580) (501:501:501))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (847:847:847) (585:585:585))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (666:666:666) (519:519:519))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (110:110:110) (107:107:107))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (575:575:575) (487:487:487))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (767:767:767) (625:625:625))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_cnt__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (110:110:110) (107:107:107))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_h_valid__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (651:651:651) (525:525:525))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (107:107:107) (108:108:108))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (80:80:80) (128:128:128))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (675:675:675) (561:561:561))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (80:80:80) (128:128:128))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (525:525:525) (404:404:404))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (522:522:522) (410:410:410))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (570:570:570) (427:427:427))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (519:519:519) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (790:790:790) (696:696:696))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_cnt__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (535:535:535) (416:416:416))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_colorgen_v_valid__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (926:926:926) (767:767:767))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (531:531:531) (431:431:431))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (514:514:514) (397:397:397))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (410:410:410))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (540:540:540) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (542:542:542) (403:403:403))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (419:419:419))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_addr_cnt__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (417:417:417))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_push_wr0__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (528:528:528) (410:410:410))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_push_wr1__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1160:1160:1160) (977:977:977))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1000:1000:1000) (668:668:668))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (840:840:840) (642:642:642))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1111:1111:1111) (948:948:948))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (986:986:986) (877:877:877))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (938:938:938) (819:819:819))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (768:768:768) (619:619:619))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[16\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1381:1381:1381) (1158:1158:1158))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[17\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1137:1137:1137) (963:963:963))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[18\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1110:1110:1110) (949:949:949))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[19\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1178:1178:1178) (1017:1017:1017))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1206:1206:1206) (1040:1040:1040))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[20\] )
    (DELAY
      (ABSOLUTE
        (PORT di (516:516:516) (338:338:338))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[21\] )
    (DELAY
      (ABSOLUTE
        (PORT di (915:915:915) (807:807:807))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[22\] )
    (DELAY
      (ABSOLUTE
        (PORT di (891:891:891) (773:773:773))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[23\] )
    (DELAY
      (ABSOLUTE
        (PORT di (942:942:942) (823:823:823))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[24\] )
    (DELAY
      (ABSOLUTE
        (PORT di (728:728:728) (577:577:577))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[25\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1117:1117:1117) (894:894:894))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[26\] )
    (DELAY
      (ABSOLUTE
        (PORT di (754:754:754) (608:608:608))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[27\] )
    (DELAY
      (ABSOLUTE
        (PORT di (790:790:790) (591:591:591))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[28\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1155:1155:1155) (964:964:964))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[29\] )
    (DELAY
      (ABSOLUTE
        (PORT di (753:753:753) (569:569:569))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (860:860:860) (689:689:689))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[30\] )
    (DELAY
      (ABSOLUTE
        (PORT di (843:843:843) (534:534:534))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[31\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1028:1028:1028) (690:690:690))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1119:1119:1119) (928:928:928))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (795:795:795) (520:520:520))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1155:1155:1155) (983:983:983))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (559:559:559) (385:385:385))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (531:531:531) (431:431:431))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (856:856:856) (674:674:674))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_ahm_rdata_r__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (536:536:536) (392:392:392))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_bmp_fig_chg__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_bmp_fig_chg__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1057:1057:1057) (972:972:972))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_bmp_fig_cnt__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (400:400:400))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_bmp_fig_cnt__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (825:825:825) (606:606:606))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_bmp_fig_cnt__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (532:532:532) (408:408:408))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_bmp_fig_cnt__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_buffer_rd_sel__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_buffer_rd_sel_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (570:570:570) (401:401:401))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_buffer_rd_sel_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (902:902:902) (680:680:680))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (304:304:304) (267:267:267))
        (IOPATH (posedge mclk_b)  qx (304:304:304) (267:267:267))
        (IOPATH (negedge sclk)  qx (304:304:304) (267:267:267))
        (IOPATH (posedge sclk)  qx (304:304:304) (267:267:267))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_buffer_wr_sel__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (527:527:527) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (875:875:875) (852:852:852))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (519:519:519) (358:358:358))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_r_sclk__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (794:794:794) (718:718:718))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_r_sclk__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (932:932:932) (709:709:709))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (251:251:251) (213:213:213))
        (IOPATH (posedge mclk_b)  qx (251:251:251) (213:213:213))
        (IOPATH (negedge sclk)  qx (251:251:251) (213:213:213))
        (IOPATH (posedge sclk)  qx (251:251:251) (213:213:213))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_r_sclk__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (989:989:989) (783:783:783))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_r_sclk__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (815:815:815) (637:637:637))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_i_start_pulse__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_de_o__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (876:876:876) (794:794:794))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_display_before_bmp__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (525:525:525) (404:404:404))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_display_period_align__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (962:962:962) (803:803:803))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (784:784:784) (696:696:696))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1030:1030:1030) (824:824:824))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (768:768:768) (634:634:634))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (723:723:723) (567:567:567))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (790:790:790) (586:586:586))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[16\] )
    (DELAY
      (ABSOLUTE
        (PORT di (525:525:525) (404:404:404))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[17\] )
    (DELAY
      (ABSOLUTE
        (PORT di (849:849:849) (656:656:656))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[18\] )
    (DELAY
      (ABSOLUTE
        (PORT di (792:792:792) (709:709:709))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[19\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (410:410:410))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[20\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[21\] )
    (DELAY
      (ABSOLUTE
        (PORT di (514:514:514) (402:402:402))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[22\] )
    (DELAY
      (ABSOLUTE
        (PORT di (526:526:526) (411:411:411))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[23\] )
    (DELAY
      (ABSOLUTE
        (PORT di (556:556:556) (404:404:404))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[24\] )
    (DELAY
      (ABSOLUTE
        (PORT di (818:818:818) (688:688:688))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[25\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[26\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[27\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[28\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[29\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[30\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2078:2078:2078) (1792:1792:1792))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[31\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_addr__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_start_xfer__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (761:761:761) (610:610:610))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (319:319:319) (282:282:282))
        (IOPATH (posedge mclk_b)  qx (319:319:319) (282:282:282))
        (IOPATH (negedge sclk)  qx (319:319:319) (282:282:282))
        (IOPATH (posedge sclk)  qx (319:319:319) (282:282:282))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_dma_start_xfer_prev__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (852:852:852) (662:662:662))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (539:539:539) (421:421:421))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (523:523:523) (415:415:415))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (852:852:852) (602:602:602))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (613:613:613) (507:507:507))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (861:861:861) (594:594:594))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (401:401:401))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (527:527:527) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_rd__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (110:110:110) (107:107:107))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (258:258:258) (222:222:222))
        (IOPATH (posedge mclk_b)  qx (258:258:258) (222:222:222))
        (IOPATH (negedge sclk)  qx (258:258:258) (222:222:222))
        (IOPATH (posedge sclk)  qx (258:258:258) (222:222:222))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (534:534:534) (416:416:416))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (523:523:523) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (110:110:110) (107:107:107))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (811:811:811) (577:577:577))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (522:522:522) (411:411:411))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (903:903:903) (675:675:675))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (766:766:766) (631:631:631))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (400:400:400))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (532:532:532) (414:414:414))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (796:796:796) (648:648:648))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (784:784:784) (641:641:641))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (760:760:760) (601:601:601))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (786:786:786) (602:602:602))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (826:826:826) (564:564:564))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (807:807:807) (606:606:606))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (957:957:957) (764:764:764))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (559:559:559) (371:371:371))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_addr_wr_r__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (912:912:912) (683:683:683))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (771:771:771) (635:635:635))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (741:741:741) (565:565:565))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (517:517:517) (350:350:350))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1098:1098:1098) (1042:1042:1042))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (520:520:520) (403:403:403))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (754:754:754) (633:633:633))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (537:537:537) (419:419:419))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (524:524:524) (398:398:398))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (731:731:731) (603:603:603))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (560:560:560) (406:406:406))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (796:796:796) (657:657:657))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (748:748:748) (665:665:665))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (764:764:764) (654:654:654))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (520:520:520) (416:416:416))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (864:864:864) (652:652:652))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_0_r__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (751:751:751) (583:583:583))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (539:539:539) (461:461:461))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (745:745:745) (579:579:579))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1094:1094:1094) (1011:1011:1011))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (756:756:756) (612:612:612))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (746:746:746) (622:622:622))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (851:851:851) (593:593:593))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1102:1102:1102) (878:878:878))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (536:536:536) (406:406:406))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (796:796:796) (546:546:546))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (779:779:779) (626:626:626))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (774:774:774) (719:719:719))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (879:879:879) (692:692:692))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (754:754:754) (653:653:653))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1101:1101:1101) (866:866:866))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (523:523:523) (363:363:363))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_1_r__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (779:779:779) (586:586:586))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1136:1136:1136) (943:943:943))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (942:942:942) (892:892:892))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (888:888:888) (839:839:839))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1261:1261:1261) (1122:1122:1122))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1176:1176:1176) (1092:1092:1092))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (843:843:843) (721:721:721))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1117:1117:1117) (870:870:870))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1203:1203:1203) (972:972:972))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1176:1176:1176) (1090:1090:1090))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (915:915:915) (815:815:815))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1150:1150:1150) (965:965:965))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1264:1264:1264) (1040:1040:1040))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1287:1287:1287) (1066:1066:1066))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1268:1268:1268) (1092:1092:1092))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1149:1149:1149) (958:958:958))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_emb_rdata_r__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (886:886:886) (771:771:771))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_other_1_beat_start_pulse__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (407:407:407) (294:294:294))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_other_1_beat_valid__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (576:576:576) (495:495:495))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_text__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (522:522:522) (405:405:405))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_text__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (419:419:419))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_text__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (540:540:540) (414:414:414))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (527:527:527) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (521:521:521) (393:393:393))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (913:913:913) (708:708:708))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (615:615:615) (511:511:511))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (641:641:641) (435:435:435))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_addr_count__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (537:537:537) (424:424:424))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahb_cs__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (636:636:636) (607:607:607))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (273:273:273) (236:236:236))
        (IOPATH (posedge mclk_b)  qx (273:273:273) (236:236:236))
        (IOPATH (negedge sclk)  qx (273:273:273) (236:236:236))
        (IOPATH (posedge sclk)  qx (273:273:273) (236:236:236))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahb_cs__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (519:519:519) (399:399:399))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (258:258:258) (222:222:222))
        (IOPATH (posedge mclk_b)  qx (258:258:258) (222:222:222))
        (IOPATH (negedge sclk)  qx (258:258:258) (222:222:222))
        (IOPATH (posedge sclk)  qx (258:258:258) (222:222:222))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahb_cs__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (592:592:592) (546:546:546))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (258:258:258) (222:222:222))
        (IOPATH (posedge mclk_b)  qx (258:258:258) (222:222:222))
        (IOPATH (negedge sclk)  qx (258:258:258) (222:222:222))
        (IOPATH (posedge sclk)  qx (258:258:258) (222:222:222))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (950:950:950) (814:814:814))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2119:2119:2119) (1952:1952:1952))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2343:2343:2343) (2063:2063:2063))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2372:2372:2372) (2283:2283:2283))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2158:2158:2158) (1951:1951:1951))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2345:2345:2345) (2056:2056:2056))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2351:2351:2351) (2088:2088:2088))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2150:2150:2150) (1894:1894:1894))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[16\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2132:2132:2132) (1936:1936:1936))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[17\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1848:1848:1848) (1748:1748:1748))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[18\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2269:2269:2269) (2078:2078:2078))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[19\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1874:1874:1874) (1790:1790:1790))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2101:2101:2101) (1836:1836:1836))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[20\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2432:2432:2432) (2222:2222:2222))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[21\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2181:2181:2181) (1936:1936:1936))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[22\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2457:2457:2457) (2230:2230:2230))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[23\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2180:2180:2180) (1983:1983:1983))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[24\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2355:2355:2355) (2276:2276:2276))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[25\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2182:2182:2182) (2024:2024:2024))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[26\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2331:2331:2331) (2060:2060:2060))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[27\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2594:2594:2594) (2292:2292:2292))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[28\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2422:2422:2422) (2176:2176:2176))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[29\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2412:2412:2412) (2210:2210:2210))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2215:2215:2215) (1967:1967:1967))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[30\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2318:2318:2318) (2033:2033:2033))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[31\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2141:2141:2141) (1885:1885:1885))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1799:1799:1799) (1721:1721:1721))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2585:2585:2585) (2367:2367:2367))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2129:2129:2129) (1884:1884:1884))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2468:2468:2468) (2189:2189:2189))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2458:2458:2458) (2150:2150:2150))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2289:2289:2289) (2085:2085:2085))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (2245:2245:2245) (1962:1962:1962))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (759:759:759) (641:641:641))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_dma_cs__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (570:570:570) (430:430:430))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_dma_cs__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (580:580:580) (501:501:501))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (529:529:529) (414:414:414))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (537:537:537) (416:416:416))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (654:654:654) (623:623:623))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (525:525:525) (417:417:417))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (737:737:737) (635:635:635))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge mclk_b)  qx (242:242:242) (205:205:205))
        (IOPATH (negedge sclk)  qx (242:242:242) (205:205:205))
        (IOPATH (posedge sclk)  qx (242:242:242) (205:205:205))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (808:808:808) (679:679:679))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[16\] )
    (DELAY
      (ABSOLUTE
        (PORT di (827:827:827) (781:781:781))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[17\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1149:1149:1149) (965:965:965))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[18\] )
    (DELAY
      (ABSOLUTE
        (PORT di (870:870:870) (728:728:728))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[19\] )
    (DELAY
      (ABSOLUTE
        (PORT di (520:520:520) (412:412:412))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[20\] )
    (DELAY
      (ABSOLUTE
        (PORT di (525:525:525) (404:404:404))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[21\] )
    (DELAY
      (ABSOLUTE
        (PORT di (906:906:906) (690:690:690))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (80:80:80) (128:128:128))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (636:636:636) (551:551:551))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (531:531:531) (430:430:430))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (914:914:914) (720:720:720))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (751:751:751) (664:664:664))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_hi__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (523:523:523) (402:402:402))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (851:851:851) (603:603:603))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (251:251:251) (213:213:213))
        (IOPATH (posedge mclk_b)  qx (251:251:251) (213:213:213))
        (IOPATH (negedge sclk)  qx (251:251:251) (213:213:213))
        (IOPATH (posedge sclk)  qx (251:251:251) (213:213:213))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (823:823:823) (581:581:581))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (608:608:608) (502:502:502))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (836:836:836) (640:640:640))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (562:562:562) (424:424:424))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (251:251:251) (213:213:213))
        (IOPATH (posedge mclk_b)  qx (251:251:251) (213:213:213))
        (IOPATH (negedge sclk)  qx (251:251:251) (213:213:213))
        (IOPATH (posedge sclk)  qx (251:251:251) (213:213:213))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (524:524:524) (409:409:409))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (534:534:534) (411:411:411))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge mclk_b)  qx (235:235:235) (197:197:197))
        (IOPATH (negedge sclk)  qx (235:235:235) (197:197:197))
        (IOPATH (posedge sclk)  qx (235:235:235) (197:197:197))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_haddr_lo__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (514:514:514) (402:402:402))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hburst_o__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hburst_o__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hburst_o__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (533:533:533) (415:415:415))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_htrans_o__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_htrans_o__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (579:579:579) (494:494:494))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (530:530:530) (360:360:360))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (333:333:333) (225:225:225))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (341:341:341) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (338:338:338) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (405:405:405) (297:297:297))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (361:361:361) (235:235:235))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (386:386:386) (287:287:287))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[16\] )
    (DELAY
      (ABSOLUTE
        (PORT di (383:383:383) (258:258:258))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[17\] )
    (DELAY
      (ABSOLUTE
        (PORT di (338:338:338) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[18\] )
    (DELAY
      (ABSOLUTE
        (PORT di (364:364:364) (281:281:281))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[19\] )
    (DELAY
      (ABSOLUTE
        (PORT di (333:333:333) (225:225:225))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (341:341:341) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[20\] )
    (DELAY
      (ABSOLUTE
        (PORT di (517:517:517) (353:353:353))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[21\] )
    (DELAY
      (ABSOLUTE
        (PORT di (333:333:333) (225:225:225))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[22\] )
    (DELAY
      (ABSOLUTE
        (PORT di (405:405:405) (297:297:297))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[23\] )
    (DELAY
      (ABSOLUTE
        (PORT di (383:383:383) (258:258:258))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[24\] )
    (DELAY
      (ABSOLUTE
        (PORT di (333:333:333) (225:225:225))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[25\] )
    (DELAY
      (ABSOLUTE
        (PORT di (341:341:341) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[26\] )
    (DELAY
      (ABSOLUTE
        (PORT di (338:338:338) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[27\] )
    (DELAY
      (ABSOLUTE
        (PORT di (405:405:405) (297:297:297))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[28\] )
    (DELAY
      (ABSOLUTE
        (PORT di (364:364:364) (281:281:281))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[29\] )
    (DELAY
      (ABSOLUTE
        (PORT di (364:364:364) (281:281:281))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (361:361:361) (235:235:235))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[30\] )
    (DELAY
      (ABSOLUTE
        (PORT di (341:341:341) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[31\] )
    (DELAY
      (ABSOLUTE
        (PORT di (338:338:338) (245:245:245))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (386:386:386) (287:287:287))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (383:383:383) (258:258:258))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (405:405:405) (297:297:297))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (361:361:361) (235:235:235))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (397:397:397) (303:303:303))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (361:361:361) (235:235:235))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwdata_o__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (386:386:386) (287:287:287))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_hwrite_o__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (514:514:514) (402:402:402))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[10\] )
    (DELAY
      (ABSOLUTE
        (PORT di (558:558:558) (407:407:407))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[11\] )
    (DELAY
      (ABSOLUTE
        (PORT di (819:819:819) (573:573:573))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[12\] )
    (DELAY
      (ABSOLUTE
        (PORT di (583:583:583) (484:484:484))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[13\] )
    (DELAY
      (ABSOLUTE
        (PORT di (534:534:534) (416:416:416))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[14\] )
    (DELAY
      (ABSOLUTE
        (PORT di (590:590:590) (502:502:502))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[15\] )
    (DELAY
      (ABSOLUTE
        (PORT di (680:680:680) (615:615:615))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[16\] )
    (DELAY
      (ABSOLUTE
        (PORT di (819:819:819) (577:577:577))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[17\] )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[18\] )
    (DELAY
      (ABSOLUTE
        (PORT di (535:535:535) (413:413:413))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[19\] )
    (DELAY
      (ABSOLUTE
        (PORT di (742:742:742) (622:622:622))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[20\] )
    (DELAY
      (ABSOLUTE
        (PORT di (61:61:61) (55:55:55))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[21\] )
    (DELAY
      (ABSOLUTE
        (PORT di (374:374:374) (326:326:326))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[22\] )
    (DELAY
      (ABSOLUTE
        (PORT di (525:525:525) (417:417:417))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[23\] )
    (DELAY
      (ABSOLUTE
        (PORT di (520:520:520) (396:396:396))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[24\] )
    (DELAY
      (ABSOLUTE
        (PORT di (573:573:573) (428:428:428))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[25\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1144:1144:1144) (941:941:941))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[26\] )
    (DELAY
      (ABSOLUTE
        (PORT di (861:861:861) (786:786:786))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[27\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1049:1049:1049) (898:898:898))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[28\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1239:1239:1239) (993:993:993))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[29\] )
    (DELAY
      (ABSOLUTE
        (PORT di (935:935:935) (735:735:735))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (944:944:944) (798:798:798))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[30\] )
    (DELAY
      (ABSOLUTE
        (PORT di (924:924:924) (805:805:805))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[31\] )
    (DELAY
      (ABSOLUTE
        (PORT di (532:532:532) (413:413:413))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (791:791:791) (672:672:672))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge mclk_b)  qx (219:219:219) (182:182:182))
        (IOPATH (negedge sclk)  qx (219:219:219) (182:182:182))
        (IOPATH (posedge sclk)  qx (219:219:219) (182:182:182))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (744:744:744) (683:683:683))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge mclk_b)  qx (227:227:227) (190:190:190))
        (IOPATH (negedge sclk)  qx (227:227:227) (190:190:190))
        (IOPATH (posedge sclk)  qx (227:227:227) (190:190:190))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (788:788:788) (678:678:678))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (988:988:988) (900:900:900))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (672:672:672) (585:585:585))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[8\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1086:1086:1086) (955:955:955))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_addr__reg\[9\] )
    (DELAY
      (ABSOLUTE
        (PORT di (833:833:833) (639:639:639))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_mx_done_r__reg )
    (DELAY
      (ABSOLUTE
        (PORT di (531:531:531) (415:415:415))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (1129:1129:1129) (1039:1039:1039))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (875:875:875) (677:677:677))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[2\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[3\] )
    (DELAY
      (ABSOLUTE
        (PORT di (758:758:758) (640:640:640))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[4\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[5\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[6\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge mclk_b)  qx (197:197:197) (161:161:161))
        (IOPATH (negedge sclk)  qx (197:197:197) (161:161:161))
        (IOPATH (posedge sclk)  qx (197:197:197) (161:161:161))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_u_ahb_master_xfer_count__reg\[7\] )
    (DELAY
      (ABSOLUTE
        (PORT di (68:68:68) (66:66:66))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_v_valid_r__reg\[0\] )
    (DELAY
      (ABSOLUTE
        (PORT di (521:521:521) (365:365:365))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge mclk_b)  qx (212:212:212) (173:173:173))
        (IOPATH (negedge sclk)  qx (212:212:212) (173:173:173))
        (IOPATH (posedge sclk)  qx (212:212:212) (173:173:173))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
  (CELL
    (CELLTYPE "REGS")
    (INSTANCE u_sdram_to_RGB_v_valid_r__reg\[1\] )
    (DELAY
      (ABSOLUTE
        (PORT di (778:778:778) (671:671:671))
        (PORT a_sr (0:0:0) (0:0:0))
        (PORT mclk_b (0:0:0) (0:0:0))
        (PORT sclk (0:0:0) (0:0:0))
        (PORT shift (0:0:0) (0:0:0))
        (IOPATH (negedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge mclk_b)  qx (203:203:203) (165:165:165))
        (IOPATH (negedge sclk)  qx (203:203:203) (165:165:165))
        (IOPATH (posedge sclk)  qx (203:203:203) (165:165:165))
      )
    )
    (TIMINGCHECK
       (SETUP di (negedge  mclk_b)  (235:235:235))
       (SETUP di (posedge  mclk_b)  (235:235:235))
       (HOLD di (negedge  mclk_b)  (-92:-92:-92))
       (HOLD di (posedge  mclk_b)  (-92:-92:-92))
       (SETUP di (negedge  sclk)  (235:235:235))
       (SETUP di (posedge  sclk)  (235:235:235))
       (HOLD di (negedge  sclk)  (-92:-92:-92))
       (HOLD di (posedge  sclk)  (-92:-92:-92))
    )
  )
)
