<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3625" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3625{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3625{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3625{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3625{left:70px;bottom:253px;letter-spacing:0.14px;}
#t5_3625{left:152px;bottom:253px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3625{left:70px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_3625{left:70px;bottom:212px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t8_3625{left:70px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_3625{left:586px;bottom:188px;letter-spacing:-0.21px;}
#ta_3625{left:675px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tb_3625{left:70px;bottom:171px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tc_3625{left:199px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.01px;}
#td_3625{left:295px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.01px;}
#te_3625{left:75px;bottom:1048px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tf_3625{left:143px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tg_3625{left:316px;bottom:1048px;letter-spacing:-0.12px;word-spacing:0.05px;}
#th_3625{left:75px;bottom:1025px;letter-spacing:-0.11px;}
#ti_3625{left:143px;bottom:1025px;letter-spacing:-0.14px;}
#tj_3625{left:316px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tk_3625{left:75px;bottom:1002px;letter-spacing:-0.11px;}
#tl_3625{left:143px;bottom:1002px;letter-spacing:-0.13px;}
#tm_3625{left:316px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tn_3625{left:75px;bottom:979px;letter-spacing:-0.13px;}
#to_3625{left:143px;bottom:979px;letter-spacing:-0.15px;}
#tp_3625{left:316px;bottom:979px;letter-spacing:-0.11px;}
#tq_3625{left:316px;bottom:962px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_3625{left:75px;bottom:940px;letter-spacing:-0.13px;}
#ts_3625{left:143px;bottom:940px;letter-spacing:-0.17px;}
#tt_3625{left:316px;bottom:940px;letter-spacing:-0.13px;}
#tu_3625{left:75px;bottom:917px;letter-spacing:-0.13px;}
#tv_3625{left:143px;bottom:917px;letter-spacing:-0.12px;}
#tw_3625{left:316px;bottom:917px;letter-spacing:-0.12px;}
#tx_3625{left:316px;bottom:895px;letter-spacing:-0.11px;}
#ty_3625{left:316px;bottom:874px;letter-spacing:-0.11px;}
#tz_3625{left:316px;bottom:852px;letter-spacing:-0.12px;}
#t10_3625{left:316px;bottom:831px;letter-spacing:-0.12px;}
#t11_3625{left:316px;bottom:810px;letter-spacing:-0.11px;}
#t12_3625{left:316px;bottom:788px;letter-spacing:-0.11px;}
#t13_3625{left:75px;bottom:765px;letter-spacing:-0.13px;}
#t14_3625{left:143px;bottom:765px;letter-spacing:-0.12px;}
#t15_3625{left:316px;bottom:765px;letter-spacing:-0.11px;}
#t16_3625{left:75px;bottom:742px;letter-spacing:-0.14px;}
#t17_3625{left:143px;bottom:742px;letter-spacing:-0.14px;}
#t18_3625{left:316px;bottom:742px;letter-spacing:-0.13px;}
#t19_3625{left:75px;bottom:719px;letter-spacing:-0.13px;}
#t1a_3625{left:143px;bottom:719px;letter-spacing:-0.12px;}
#t1b_3625{left:316px;bottom:719px;letter-spacing:-0.12px;}
#t1c_3625{left:75px;bottom:697px;letter-spacing:-0.14px;}
#t1d_3625{left:143px;bottom:697px;letter-spacing:-0.1px;}
#t1e_3625{left:316px;bottom:697px;letter-spacing:-0.11px;}
#t1f_3625{left:75px;bottom:674px;letter-spacing:-0.13px;}
#t1g_3625{left:143px;bottom:674px;letter-spacing:-0.11px;}
#t1h_3625{left:316px;bottom:674px;letter-spacing:-0.11px;}
#t1i_3625{left:75px;bottom:651px;letter-spacing:-0.13px;}
#t1j_3625{left:143px;bottom:651px;letter-spacing:-0.13px;}
#t1k_3625{left:316px;bottom:651px;letter-spacing:-0.13px;}
#t1l_3625{left:316px;bottom:629px;letter-spacing:-0.13px;}
#t1m_3625{left:316px;bottom:608px;letter-spacing:-0.13px;}
#t1n_3625{left:316px;bottom:587px;letter-spacing:-0.13px;}
#t1o_3625{left:316px;bottom:565px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_3625{left:316px;bottom:544px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_3625{left:316px;bottom:522px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_3625{left:316px;bottom:501px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_3625{left:316px;bottom:480px;letter-spacing:-0.12px;}
#t1t_3625{left:316px;bottom:458px;letter-spacing:-0.12px;}
#t1u_3625{left:316px;bottom:437px;letter-spacing:-0.13px;}
#t1v_3625{left:316px;bottom:415px;letter-spacing:-0.12px;}
#t1w_3625{left:316px;bottom:394px;letter-spacing:-0.12px;}
#t1x_3625{left:316px;bottom:373px;letter-spacing:-0.11px;}
#t1y_3625{left:75px;bottom:350px;letter-spacing:-0.18px;}
#t1z_3625{left:143px;bottom:350px;letter-spacing:-0.11px;}
#t20_3625{left:316px;bottom:350px;letter-spacing:-0.11px;}
#t21_3625{left:316px;bottom:333px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t22_3625{left:316px;bottom:316px;letter-spacing:-0.09px;}

.s1_3625{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3625{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3625{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3625{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3625{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3625{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3625{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3625{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3625" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3625Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3625" style="-webkit-user-select: none;"><object width="935" height="1210" data="3625/3625.svg" type="image/svg+xml" id="pdf3625" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3625" class="t s1_3625">Vol. 3B </span><span id="t2_3625" class="t s1_3625">17-43 </span>
<span id="t3_3625" class="t s2_3625">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3625" class="t s3_3625">17.13.4 </span><span id="t5_3625" class="t s3_3625">M2M Machine Check Errors </span>
<span id="t6_3625" class="t s4_3625">MC error codes associated with M2M for the 4th generation Intel Xeon Scalable Processor Family with a CPUID </span>
<span id="t7_3625" class="t s4_3625">DisplayFamily_DisplaySignature of 06_8FH are reported in the IA32_MC12_STATUS MSR. </span>
<span id="t8_3625" class="t s4_3625">The supported error codes follow the architectural MCACOD definition type </span><span id="t9_3625" class="t s5_3625">1MMMCCCC</span><span id="ta_3625" class="t s4_3625">; see Chapter 16, </span>
<span id="tb_3625" class="t s4_3625">“Machine-Check Architecture.” </span>
<span id="tc_3625" class="t s6_3625">Table 17-43. </span><span id="td_3625" class="t s6_3625">Additional Information Reported in IA32_MCi_MISC (i= 13—20) </span>
<span id="te_3625" class="t s7_3625">Bit No. </span><span id="tf_3625" class="t s7_3625">Bit Function </span><span id="tg_3625" class="t s7_3625">Bit Description </span>
<span id="th_3625" class="t s8_3625">5:0 </span><span id="ti_3625" class="t s8_3625">LSB </span><span id="tj_3625" class="t s8_3625">See Figure 16-8. </span>
<span id="tk_3625" class="t s8_3625">8:6 </span><span id="tl_3625" class="t s8_3625">Address Mode </span><span id="tm_3625" class="t s8_3625">See Table 16-3. </span>
<span id="tn_3625" class="t s8_3625">18:9 </span><span id="to_3625" class="t s8_3625">Column </span><span id="tp_3625" class="t s8_3625">Column address for the last retry. To get the real column address from this field, shift the </span>
<span id="tq_3625" class="t s8_3625">value left by 2. </span>
<span id="tr_3625" class="t s8_3625">36:19 </span><span id="ts_3625" class="t s8_3625">Row </span><span id="tt_3625" class="t s8_3625">Component of sub-DIMM address. </span>
<span id="tu_3625" class="t s8_3625">42:37 </span><span id="tv_3625" class="t s8_3625">Bank ID </span><span id="tw_3625" class="t s8_3625">Component of sub-DIMM address. </span>
<span id="tx_3625" class="t s8_3625">Bit 42: Reserved. </span>
<span id="ty_3625" class="t s8_3625">Bit 41: Bank group 2. </span>
<span id="tz_3625" class="t s8_3625">Bit 40: Bank address 1. </span>
<span id="t10_3625" class="t s8_3625">Bit 39: Bank address 0. </span>
<span id="t11_3625" class="t s8_3625">Bit 38: Bank group 1. </span>
<span id="t12_3625" class="t s8_3625">Bit 37: Bank group 0. </span>
<span id="t13_3625" class="t s8_3625">48:43 </span><span id="t14_3625" class="t s8_3625">Failed Device </span><span id="t15_3625" class="t s8_3625">Failing device for correctable error (not valid for uncorrectable or transient errors). </span>
<span id="t16_3625" class="t s8_3625">50:49 </span><span id="t17_3625" class="t s8_3625">Reserved </span><span id="t18_3625" class="t s8_3625">Reserved </span>
<span id="t19_3625" class="t s8_3625">55:51 </span><span id="t1a_3625" class="t s8_3625">Failed Device Number </span><span id="t1b_3625" class="t s8_3625">In HBM mode, holds the failed device number for upper 32 bytes. </span>
<span id="t1c_3625" class="t s8_3625">55:52 </span><span id="t1d_3625" class="t s8_3625">CBit </span><span id="t1e_3625" class="t s8_3625">In DDR mode, bits 54-52: sub_rank[2:0]; bit 55: reserved. </span>
<span id="t1f_3625" class="t s8_3625">58:56 </span><span id="t1g_3625" class="t s8_3625">Chip Select </span><span id="t1h_3625" class="t s8_3625">Chip Select </span>
<span id="t1i_3625" class="t s8_3625">62:59 </span><span id="t1j_3625" class="t s8_3625">ECC Mode </span><span id="t1k_3625" class="t s8_3625">0000b: SDDC 2LM. </span>
<span id="t1l_3625" class="t s8_3625">0001b: SDDC 1LM. </span>
<span id="t1m_3625" class="t s8_3625">0010b: SDDC + 1 2LM. </span>
<span id="t1n_3625" class="t s8_3625">0011b: SDDC + 1 1LM. </span>
<span id="t1o_3625" class="t s8_3625">0100b: ADDDC 2LM. </span>
<span id="t1p_3625" class="t s8_3625">0101b: ADDDC 1LM. </span>
<span id="t1q_3625" class="t s8_3625">0110b: ADDDC + 1 2LM. </span>
<span id="t1r_3625" class="t s8_3625">0111b: ADDDC + 1 1LM. </span>
<span id="t1s_3625" class="t s8_3625">1000b: Read from DDRT. </span>
<span id="t1t_3625" class="t s8_3625">1011b: Not a valid ECC mode. </span>
<span id="t1u_3625" class="t s8_3625">For HBM mode: </span>
<span id="t1v_3625" class="t s8_3625">0001b: 64B read. </span>
<span id="t1w_3625" class="t s8_3625">1001b: 32B read. </span>
<span id="t1x_3625" class="t s8_3625">Other values: Reserved. </span>
<span id="t1y_3625" class="t s8_3625">63 </span><span id="t1z_3625" class="t s8_3625">Transient </span><span id="t20_3625" class="t s8_3625">Indicates if the error was a transient error. A transient error is only indicated for demand </span>
<span id="t21_3625" class="t s8_3625">reads, underfill reads, and patrol. If there was a WDBParity Error, this field indicates the WDB </span>
<span id="t22_3625" class="t s8_3625">ID bit 6. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
