{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 10:16:37 2022 " "Info: Processing started: Sat Apr 16 10:16:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_register -c ALU8_with_register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_register -c ALU8_with_register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPC " "Info: Assuming node \"CPC\" is an undefined clock" {  } { { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 40 -80 88 56 "CPC" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPB " "Info: Assuming node \"CPB\" is an undefined clock" {  } { { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 96 -80 88 112 "CPB" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPA " "Info: Assuming node \"CPA\" is an undefined clock" {  } { { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 288 -80 88 304 "CPA" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPC " "Info: No valid register-to-register data paths exist for clock \"CPC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPB " "Info: No valid register-to-register data paths exist for clock \"CPB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPA " "Info: No valid register-to-register data paths exist for clock \"CPA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8:inst3\|register-4:inst\|inst S0 CPC 13.544 ns register " "Info: tsu for register \"register-8:inst3\|register-4:inst\|inst\" (data pin = \"S0\", clock pin = \"CPC\") is 13.544 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.433 ns + Longest pin register " "Info: + Longest pin to register delay is 16.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns S0 1 PIN PIN_30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 8; PIN Node = 'S0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 512 -80 88 528 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.618 ns) + CELL(0.651 ns) 9.254 ns ALU8_with_set_model:inst\|74181:inst1\|43~17 2 COMB LCCOMB_X19_Y15_N22 2 " "Info: 2: + IC(7.618 ns) + CELL(0.651 ns) = 9.254 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst1\|43~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { S0 ALU8_with_set_model:inst|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.624 ns) 11.282 ns ALU8_with_set_model:inst\|74182:inst2\|29~324 3 COMB LCCOMB_X26_Y15_N24 3 " "Info: 3: + IC(1.404 ns) + CELL(0.624 ns) = 11.282 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~324'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.534 ns) 12.218 ns ALU8_with_set_model:inst\|74182:inst2\|29~325 4 COMB LCCOMB_X26_Y15_N26 2 " "Info: 4: + IC(0.402 ns) + CELL(0.534 ns) = 12.218 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~325'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.366 ns) 13.619 ns ALU8_with_set_model:inst\|74182:inst2\|29~326 5 COMB LCCOMB_X23_Y15_N12 1 " "Info: 5: + IC(1.035 ns) + CELL(0.366 ns) = 13.619 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~326'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.650 ns) 14.678 ns ALU8_with_set_model:inst\|74182:inst2\|29~327 6 COMB LCCOMB_X23_Y15_N6 3 " "Info: 6: + IC(0.409 ns) + CELL(0.650 ns) = 14.678 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~327'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.650 ns) 15.746 ns ALU8_with_set_model:inst\|74181:inst\|77~127 7 COMB LCCOMB_X23_Y15_N26 1 " "Info: 7: + IC(0.418 ns) + CELL(0.650 ns) = 15.746 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77~127'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74181:inst|77~127 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 16.325 ns ALU8_with_set_model:inst\|74181:inst\|77~128 8 COMB LCCOMB_X23_Y15_N24 1 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 16.325 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77~128'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU8_with_set_model:inst|74181:inst|77~127 ALU8_with_set_model:inst|74181:inst|77~128 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.433 ns register-8:inst3\|register-4:inst\|inst 9 REG LCFF_X23_Y15_N25 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 16.433 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 1; REG Node = 'register-8:inst3\|register-4:inst\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77~128 register-8:inst3|register-4:inst|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.774 ns ( 29.05 % ) " "Info: Total cell delay = 4.774 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.659 ns ( 70.95 % ) " "Info: Total interconnect delay = 11.659 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "16.433 ns" { S0 ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74181:inst|77~127 ALU8_with_set_model:inst|74181:inst|77~128 register-8:inst3|register-4:inst|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "16.433 ns" { S0 {} S0~combout {} ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_set_model:inst|74182:inst2|29~324 {} ALU8_with_set_model:inst|74182:inst2|29~325 {} ALU8_with_set_model:inst|74182:inst2|29~326 {} ALU8_with_set_model:inst|74182:inst2|29~327 {} ALU8_with_set_model:inst|74181:inst|77~127 {} ALU8_with_set_model:inst|74181:inst|77~128 {} register-8:inst3|register-4:inst|inst {} } { 0.000ns 0.000ns 7.618ns 1.404ns 0.402ns 1.035ns 0.409ns 0.418ns 0.373ns 0.000ns } { 0.000ns 0.985ns 0.651ns 0.624ns 0.534ns 0.366ns 0.650ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPC destination 2.849 ns - Shortest register " "Info: - Shortest clock path from clock \"CPC\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CPC 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'CPC'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPC } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 40 -80 88 56 "CPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns CPC~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CPC~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CPC CPC~clkctrl } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 40 -80 88 56 "CPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.849 ns register-8:inst3\|register-4:inst\|inst 3 REG LCFF_X23_Y15_N25 1 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 1; REG Node = 'register-8:inst3\|register-4:inst\|inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CPC~clkctrl register-8:inst3|register-4:inst|inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.04 % ) " "Info: Total cell delay = 1.796 ns ( 63.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 36.96 % ) " "Info: Total interconnect delay = 1.053 ns ( 36.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CPC CPC~clkctrl register-8:inst3|register-4:inst|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CPC {} CPC~combout {} CPC~clkctrl {} register-8:inst3|register-4:inst|inst {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "16.433 ns" { S0 ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74181:inst|77~127 ALU8_with_set_model:inst|74181:inst|77~128 register-8:inst3|register-4:inst|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "16.433 ns" { S0 {} S0~combout {} ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_set_model:inst|74182:inst2|29~324 {} ALU8_with_set_model:inst|74182:inst2|29~325 {} ALU8_with_set_model:inst|74182:inst2|29~326 {} ALU8_with_set_model:inst|74182:inst2|29~327 {} ALU8_with_set_model:inst|74181:inst|77~127 {} ALU8_with_set_model:inst|74181:inst|77~128 {} register-8:inst3|register-4:inst|inst {} } { 0.000ns 0.000ns 7.618ns 1.404ns 0.402ns 1.035ns 0.409ns 0.418ns 0.373ns 0.000ns } { 0.000ns 0.985ns 0.651ns 0.624ns 0.534ns 0.366ns 0.650ns 0.650ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CPC CPC~clkctrl register-8:inst3|register-4:inst|inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CPC {} CPC~combout {} CPC~clkctrl {} register-8:inst3|register-4:inst|inst {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPB C8 register-8:inst1\|register-4:inst1\|inst3 16.689 ns register " "Info: tco from clock \"CPB\" to destination pin \"C8\" through register \"register-8:inst1\|register-4:inst1\|inst3\" is 16.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPB source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"CPB\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CPB 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'CPB'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPB } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 96 -80 88 112 "CPB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns CPB~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'CPB~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CPB CPB~clkctrl } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 96 -80 88 112 "CPB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.852 ns register-8:inst1\|register-4:inst1\|inst3 3 REG LCFF_X26_Y15_N15 2 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X26_Y15_N15; Fanout = 2; REG Node = 'register-8:inst1\|register-4:inst1\|inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CPB~clkctrl register-8:inst1|register-4:inst1|inst3 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 520 496 560 600 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.97 % ) " "Info: Total cell delay = 1.796 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.056 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CPB CPB~clkctrl register-8:inst1|register-4:inst1|inst3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CPB {} CPB~combout {} CPB~clkctrl {} register-8:inst1|register-4:inst1|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 520 496 560 600 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.533 ns + Longest register pin " "Info: + Longest register to pin delay is 13.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst1\|register-4:inst1\|inst3 1 REG LCFF_X26_Y15_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y15_N15; Fanout = 2; REG Node = 'register-8:inst1\|register-4:inst1\|inst3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst1|register-4:inst1|inst3 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 520 496 560 600 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 1.724 ns ALU8_with_set_model:inst\|74181:inst1\|43~17 2 COMB LCCOMB_X19_Y15_N22 2 " "Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 1.724 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst1\|43~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { register-8:inst1|register-4:inst1|inst3 ALU8_with_set_model:inst|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.624 ns) 3.752 ns ALU8_with_set_model:inst\|74182:inst2\|29~324 3 COMB LCCOMB_X26_Y15_N24 3 " "Info: 3: + IC(1.404 ns) + CELL(0.624 ns) = 3.752 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~324'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.534 ns) 4.688 ns ALU8_with_set_model:inst\|74182:inst2\|29~325 4 COMB LCCOMB_X26_Y15_N26 2 " "Info: 4: + IC(0.402 ns) + CELL(0.534 ns) = 4.688 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~325'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.366 ns) 6.089 ns ALU8_with_set_model:inst\|74182:inst2\|29~326 5 COMB LCCOMB_X23_Y15_N12 1 " "Info: 5: + IC(1.035 ns) + CELL(0.366 ns) = 6.089 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~326'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.650 ns) 7.148 ns ALU8_with_set_model:inst\|74182:inst2\|29~327 6 COMB LCCOMB_X23_Y15_N6 3 " "Info: 6: + IC(0.409 ns) + CELL(0.650 ns) = 7.148 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~327'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 8.219 ns ALU8_with_set_model:inst\|74182:inst2\|29~328 7 COMB LCCOMB_X23_Y15_N16 1 " "Info: 7: + IC(0.420 ns) + CELL(0.651 ns) = 8.219 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~328'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74182:inst2|29~328 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(3.276 ns) 13.533 ns C8 8 PIN PIN_192 0 " "Info: 8: + IC(2.038 ns) + CELL(3.276 ns) = 13.533 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'C8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { ALU8_with_set_model:inst|74182:inst2|29~328 C8 } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 320 896 1072 336 "C8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.307 ns ( 46.60 % ) " "Info: Total cell delay = 6.307 ns ( 46.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 53.40 % ) " "Info: Total interconnect delay = 7.226 ns ( 53.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { register-8:inst1|register-4:inst1|inst3 ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74182:inst2|29~328 C8 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { register-8:inst1|register-4:inst1|inst3 {} ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_set_model:inst|74182:inst2|29~324 {} ALU8_with_set_model:inst|74182:inst2|29~325 {} ALU8_with_set_model:inst|74182:inst2|29~326 {} ALU8_with_set_model:inst|74182:inst2|29~327 {} ALU8_with_set_model:inst|74182:inst2|29~328 {} C8 {} } { 0.000ns 1.518ns 1.404ns 0.402ns 1.035ns 0.409ns 0.420ns 2.038ns } { 0.000ns 0.206ns 0.624ns 0.534ns 0.366ns 0.650ns 0.651ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CPB CPB~clkctrl register-8:inst1|register-4:inst1|inst3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CPB {} CPB~combout {} CPB~clkctrl {} register-8:inst1|register-4:inst1|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.533 ns" { register-8:inst1|register-4:inst1|inst3 ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74182:inst2|29~328 C8 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.533 ns" { register-8:inst1|register-4:inst1|inst3 {} ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_set_model:inst|74182:inst2|29~324 {} ALU8_with_set_model:inst|74182:inst2|29~325 {} ALU8_with_set_model:inst|74182:inst2|29~326 {} ALU8_with_set_model:inst|74182:inst2|29~327 {} ALU8_with_set_model:inst|74182:inst2|29~328 {} C8 {} } { 0.000ns 1.518ns 1.404ns 0.402ns 1.035ns 0.409ns 0.420ns 2.038ns } { 0.000ns 0.206ns 0.624ns 0.534ns 0.366ns 0.650ns 0.651ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S0 C8 21.063 ns Longest " "Info: Longest tpd from source pin \"S0\" to destination pin \"C8\" is 21.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns S0 1 PIN PIN_30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 8; PIN Node = 'S0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 512 -80 88 528 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.618 ns) + CELL(0.651 ns) 9.254 ns ALU8_with_set_model:inst\|74181:inst1\|43~17 2 COMB LCCOMB_X19_Y15_N22 2 " "Info: 2: + IC(7.618 ns) + CELL(0.651 ns) = 9.254 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst1\|43~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { S0 ALU8_with_set_model:inst|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.624 ns) 11.282 ns ALU8_with_set_model:inst\|74182:inst2\|29~324 3 COMB LCCOMB_X26_Y15_N24 3 " "Info: 3: + IC(1.404 ns) + CELL(0.624 ns) = 11.282 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~324'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.534 ns) 12.218 ns ALU8_with_set_model:inst\|74182:inst2\|29~325 4 COMB LCCOMB_X26_Y15_N26 2 " "Info: 4: + IC(0.402 ns) + CELL(0.534 ns) = 12.218 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~325'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.366 ns) 13.619 ns ALU8_with_set_model:inst\|74182:inst2\|29~326 5 COMB LCCOMB_X23_Y15_N12 1 " "Info: 5: + IC(1.035 ns) + CELL(0.366 ns) = 13.619 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~326'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.650 ns) 14.678 ns ALU8_with_set_model:inst\|74182:inst2\|29~327 6 COMB LCCOMB_X23_Y15_N6 3 " "Info: 6: + IC(0.409 ns) + CELL(0.650 ns) = 14.678 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~327'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.651 ns) 15.749 ns ALU8_with_set_model:inst\|74182:inst2\|29~328 7 COMB LCCOMB_X23_Y15_N16 1 " "Info: 7: + IC(0.420 ns) + CELL(0.651 ns) = 15.749 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~328'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74182:inst2|29~328 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(3.276 ns) 21.063 ns C8 8 PIN PIN_192 0 " "Info: 8: + IC(2.038 ns) + CELL(3.276 ns) = 21.063 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'C8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { ALU8_with_set_model:inst|74182:inst2|29~328 C8 } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 320 896 1072 336 "C8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.737 ns ( 36.73 % ) " "Info: Total cell delay = 7.737 ns ( 36.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.326 ns ( 63.27 % ) " "Info: Total interconnect delay = 13.326 ns ( 63.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.063 ns" { S0 ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_set_model:inst|74182:inst2|29~324 ALU8_with_set_model:inst|74182:inst2|29~325 ALU8_with_set_model:inst|74182:inst2|29~326 ALU8_with_set_model:inst|74182:inst2|29~327 ALU8_with_set_model:inst|74182:inst2|29~328 C8 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.063 ns" { S0 {} S0~combout {} ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_set_model:inst|74182:inst2|29~324 {} ALU8_with_set_model:inst|74182:inst2|29~325 {} ALU8_with_set_model:inst|74182:inst2|29~326 {} ALU8_with_set_model:inst|74182:inst2|29~327 {} ALU8_with_set_model:inst|74182:inst2|29~328 {} C8 {} } { 0.000ns 0.000ns 7.618ns 1.404ns 0.402ns 1.035ns 0.409ns 0.420ns 2.038ns } { 0.000ns 0.985ns 0.651ns 0.624ns 0.534ns 0.366ns 0.650ns 0.651ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8:inst3\|register-4:inst\|inst1 M CPC -0.542 ns register " "Info: th for register \"register-8:inst3\|register-4:inst\|inst1\" (data pin = \"M\", clock pin = \"CPC\") is -0.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPC destination 2.849 ns + Longest register " "Info: + Longest clock path from clock \"CPC\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CPC 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'CPC'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPC } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 40 -80 88 56 "CPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns CPC~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CPC~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CPC CPC~clkctrl } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 40 -80 88 56 "CPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.849 ns register-8:inst3\|register-4:inst\|inst1 3 REG LCFF_X23_Y15_N3 1 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X23_Y15_N3; Fanout = 1; REG Node = 'register-8:inst3\|register-4:inst\|inst1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CPC~clkctrl register-8:inst3|register-4:inst|inst1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.04 % ) " "Info: Total cell delay = 1.796 ns ( 63.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 36.96 % ) " "Info: Total interconnect delay = 1.053 ns ( 36.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CPC CPC~clkctrl register-8:inst3|register-4:inst|inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CPC {} CPC~combout {} CPC~clkctrl {} register-8:inst3|register-4:inst|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.697 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns M 1 PIN PIN_28 8 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 8; PIN Node = 'M'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/ALU8_with_register.bdf" { { 496 -80 88 512 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.370 ns) 3.589 ns ALU8_with_set_model:inst\|74181:inst\|82~32 2 COMB LCCOMB_X23_Y15_N2 1 " "Info: 2: + IC(2.079 ns) + CELL(0.370 ns) = 3.589 ns; Loc. = LCCOMB_X23_Y15_N2; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|82~32'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { M ALU8_with_set_model:inst|74181:inst|82~32 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.697 ns register-8:inst3\|register-4:inst\|inst1 3 REG LCFF_X23_Y15_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.697 ns; Loc. = LCFF_X23_Y15_N3; Fanout = 1; REG Node = 'register-8:inst3\|register-4:inst\|inst1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|82~32 register-8:inst3|register-4:inst|inst1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/03Experiment3/ALU8_with_register/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 43.77 % ) " "Info: Total cell delay = 1.618 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.079 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.079 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { M ALU8_with_set_model:inst|74181:inst|82~32 register-8:inst3|register-4:inst|inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.697 ns" { M {} M~combout {} ALU8_with_set_model:inst|74181:inst|82~32 {} register-8:inst3|register-4:inst|inst1 {} } { 0.000ns 0.000ns 2.079ns 0.000ns } { 0.000ns 1.140ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CPC CPC~clkctrl register-8:inst3|register-4:inst|inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CPC {} CPC~combout {} CPC~clkctrl {} register-8:inst3|register-4:inst|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { M ALU8_with_set_model:inst|74181:inst|82~32 register-8:inst3|register-4:inst|inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.697 ns" { M {} M~combout {} ALU8_with_set_model:inst|74181:inst|82~32 {} register-8:inst3|register-4:inst|inst1 {} } { 0.000ns 0.000ns 2.079ns 0.000ns } { 0.000ns 1.140ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 10:16:37 2022 " "Info: Processing ended: Sat Apr 16 10:16:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
