$date
	Tue Nov 29 22:41:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! mem_data [15:0] $end
$var wire 2 " mem_command [1:0] $end
$var wire 15 # mem_address [14:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module cache1 $end
$var wire 1 $ clk $end
$var wire 15 & mem_address [14:0] $end
$var wire 2 ' mem_command [1:0] $end
$var wire 1 % reset $end
$var wire 16 ( mem_data [15:0] $end
$var reg 19 ) cpu_address_buff [18:0] $end
$var reg 4 * cpu_offset_buff [3:0] $end
$var reg 15 + mem_address_buff [14:0] $end
$var reg 2 , mem_command_buff [1:0] $end
$var reg 128 - mem_line_buff [127:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$scope task delay $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 15 / address [14:0] $end
$var wire 1 $ clk $end
$var wire 2 0 command [1:0] $end
$var wire 16 1 data [15:0] $end
$var wire 1 % reset $end
$var reg 2 2 command_buff [1:0] $end
$var reg 16 3 data_buff [15:0] $end
$var reg 4 4 rwPosition [3:0] $end
$var integer 32 5 SEED [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 7 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 8 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 8
b0 7
b0 6
b110111000011110110 5
bx 4
bx 3
bx 2
bx 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
bx *
bx )
bx (
b0 '
b0 &
0%
x$
b0 #
b0 "
bx !
$end
#1
b0 4
b0 2
b0 !
b0 (
b0 1
b0 3
b10000 6
b1001110111001100111111000100110 5
1%
#2
0$
0%
#3
1$
#4
0$
#5
1$
#6
b10 "
b10 '
b10 0
b10 ,
b101 #
b101 &
b101 /
b101 +
b1 *
b1010001 )
0$
#7
b10 4
b111001100110 !
b111001100110 (
b111001100110 1
b111001100110 3
b10000 7
1$
#8
b111001100110 -
0$
#9
b100 4
b0 !
b0 (
b0 1
b0 3
b10000 7
1$
#10
b1 .
0$
#11
b110 4
b10000 7
1$
#12
b10 .
0$
#13
b1000 4
b10000 7
1$
#14
b11 .
0$
#15
b1010 4
b10000 7
1$
#16
b100 .
0$
#17
b1100 4
b10000 7
1$
#18
b101 .
0$
#19
b1110 4
b10000 7
1$
#20
b110 .
0$
#21
b0 4
b10000 7
1$
#22
b111 .
0$
#23
b10 4
b111001100110 !
b111001100110 (
b111001100110 1
b111001100110 3
b10000 7
1$
#24
b1000 .
0$
