// Seed: 3001703958
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    output tri id_9,
    input wor id_10,
    output wor id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_15 = id_15;
  wire id_16;
  assign id_9 = id_1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output logic id_5
    , id_7
);
  always @(*) begin
    id_5 <= 1 & id_0;
  end
  module_0(
      id_3, id_1, id_4, id_2, id_4, id_0, id_1, id_1, id_2, id_4, id_3, id_4
  );
endmodule
