[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenForDec/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenForDec/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<203> s<202> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:11>
n<> u<4> t<Port> p<5> l<2:12> el<2:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:11> el<2:13>
n<> u<6> t<Module_nonansi_header> p<200> c<2> s<52> l<2:1> el<2:14>
n<i> u<7> t<StringConst> p<12> s<11> l<4:9> el<4:10>
n<3> u<8> t<IntConst> p<9> l<4:13> el<4:14>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:13> el<4:14>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:13> el<4:14>
n<> u<11> t<Constant_expression> p<12> c<10> l<4:13> el<4:14>
n<> u<12> t<Genvar_initialization> p<48> c<7> s<22> l<4:9> el<4:14>
n<i> u<13> t<StringConst> p<14> l<4:16> el<4:17>
n<> u<14> t<Primary_literal> p<15> c<13> l<4:16> el<4:17>
n<> u<15> t<Constant_primary> p<16> c<14> l<4:16> el<4:17>
n<> u<16> t<Constant_expression> p<22> c<15> s<21> l<4:16> el<4:17>
n<0> u<17> t<IntConst> p<18> l<4:20> el<4:21>
n<> u<18> t<Primary_literal> p<19> c<17> l<4:20> el<4:21>
n<> u<19> t<Constant_primary> p<20> c<18> l<4:20> el<4:21>
n<> u<20> t<Constant_expression> p<22> c<19> l<4:20> el<4:21>
n<> u<21> t<BinOp_Great> p<22> s<20> l<4:18> el<4:19>
n<> u<22> t<Constant_expression> p<48> c<16> s<25> l<4:16> el<4:21>
n<i> u<23> t<StringConst> p<25> s<24> l<4:24> el<4:25>
n<> u<24> t<IncDec_MinusMinus> p<25> l<4:25> el<4:27>
n<> u<25> t<Genvar_iteration> p<48> c<23> s<47> l<4:24> el<4:27>
n<tmp> u<26> t<StringConst> p<27> l<5:14> el<5:17>
n<> u<27> t<Ps_or_hierarchical_identifier> p<34> c<26> s<33> l<5:14> el<5:17>
n<i> u<28> t<StringConst> p<29> l<5:18> el<5:19>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:18> el<5:19>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:18> el<5:19>
n<> u<31> t<Constant_expression> p<32> c<30> l<5:18> el<5:19>
n<> u<32> t<Constant_bit_select> p<33> c<31> l<5:17> el<5:20>
n<> u<33> t<Constant_select> p<34> c<32> l<5:17> el<5:20>
n<> u<34> t<Net_lvalue> p<39> c<27> s<38> l<5:14> el<5:20>
n<> u<35> t<Number_1Tickb1> p<36> l<5:23> el<5:27>
n<> u<36> t<Primary_literal> p<37> c<35> l<5:23> el<5:27>
n<> u<37> t<Primary> p<38> c<36> l<5:23> el<5:27>
n<> u<38> t<Expression> p<39> c<37> l<5:23> el<5:27>
n<> u<39> t<Net_assignment> p<40> c<34> l<5:14> el<5:27>
n<> u<40> t<List_of_net_assignments> p<41> c<39> l<5:14> el<5:27>
n<> u<41> t<Continuous_assign> p<42> c<40> l<5:7> el<5:28>
n<> u<42> t<Module_common_item> p<43> c<41> l<5:7> el<5:28>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<5:7> el<5:28>
n<> u<44> t<Generate_item> p<46> c<43> s<45> l<5:7> el<5:28>
n<> u<45> t<END> p<46> l<6:4> el<6:7>
n<> u<46> t<Generate_begin_end_block> p<47> c<44> l<4:29> el<6:7>
n<> u<47> t<Generate_item> p<48> c<46> l<4:29> el<6:7>
n<> u<48> t<Loop_generate_construct> p<49> c<12> l<4:4> el<6:7>
n<> u<49> t<Module_common_item> p<50> c<48> l<4:4> el<6:7>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<4:4> el<6:7>
n<> u<51> t<Non_port_module_item> p<52> c<50> l<4:4> el<6:7>
n<> u<52> t<Module_item> p<200> c<51> s<98> l<4:4> el<6:7>
n<i> u<53> t<StringConst> p<58> s<57> l<8:9> el<8:10>
n<0> u<54> t<IntConst> p<55> l<8:13> el<8:14>
n<> u<55> t<Primary_literal> p<56> c<54> l<8:13> el<8:14>
n<> u<56> t<Constant_primary> p<57> c<55> l<8:13> el<8:14>
n<> u<57> t<Constant_expression> p<58> c<56> l<8:13> el<8:14>
n<> u<58> t<Genvar_initialization> p<94> c<53> s<68> l<8:9> el<8:14>
n<i> u<59> t<StringConst> p<60> l<8:16> el<8:17>
n<> u<60> t<Primary_literal> p<61> c<59> l<8:16> el<8:17>
n<> u<61> t<Constant_primary> p<62> c<60> l<8:16> el<8:17>
n<> u<62> t<Constant_expression> p<68> c<61> s<67> l<8:16> el<8:17>
n<2> u<63> t<IntConst> p<64> l<8:20> el<8:21>
n<> u<64> t<Primary_literal> p<65> c<63> l<8:20> el<8:21>
n<> u<65> t<Constant_primary> p<66> c<64> l<8:20> el<8:21>
n<> u<66> t<Constant_expression> p<68> c<65> l<8:20> el<8:21>
n<> u<67> t<BinOp_Less> p<68> s<66> l<8:18> el<8:19>
n<> u<68> t<Constant_expression> p<94> c<62> s<71> l<8:16> el<8:21>
n<i> u<69> t<StringConst> p<71> s<70> l<8:24> el<8:25>
n<> u<70> t<IncDec_PlusPlus> p<71> l<8:25> el<8:27>
n<> u<71> t<Genvar_iteration> p<94> c<69> s<93> l<8:24> el<8:27>
n<tmp> u<72> t<StringConst> p<73> l<9:14> el<9:17>
n<> u<73> t<Ps_or_hierarchical_identifier> p<80> c<72> s<79> l<9:14> el<9:17>
n<i> u<74> t<StringConst> p<75> l<9:18> el<9:19>
n<> u<75> t<Primary_literal> p<76> c<74> l<9:18> el<9:19>
n<> u<76> t<Constant_primary> p<77> c<75> l<9:18> el<9:19>
n<> u<77> t<Constant_expression> p<78> c<76> l<9:18> el<9:19>
n<> u<78> t<Constant_bit_select> p<79> c<77> l<9:17> el<9:20>
n<> u<79> t<Constant_select> p<80> c<78> l<9:17> el<9:20>
n<> u<80> t<Net_lvalue> p<85> c<73> s<84> l<9:14> el<9:20>
n<> u<81> t<Number_1Tickb1> p<82> l<9:23> el<9:27>
n<> u<82> t<Primary_literal> p<83> c<81> l<9:23> el<9:27>
n<> u<83> t<Primary> p<84> c<82> l<9:23> el<9:27>
n<> u<84> t<Expression> p<85> c<83> l<9:23> el<9:27>
n<> u<85> t<Net_assignment> p<86> c<80> l<9:14> el<9:27>
n<> u<86> t<List_of_net_assignments> p<87> c<85> l<9:14> el<9:27>
n<> u<87> t<Continuous_assign> p<88> c<86> l<9:7> el<9:28>
n<> u<88> t<Module_common_item> p<89> c<87> l<9:7> el<9:28>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<9:7> el<9:28>
n<> u<90> t<Generate_item> p<92> c<89> s<91> l<9:7> el<9:28>
n<> u<91> t<END> p<92> l<10:4> el<10:7>
n<> u<92> t<Generate_begin_end_block> p<93> c<90> l<8:29> el<10:7>
n<> u<93> t<Generate_item> p<94> c<92> l<8:29> el<10:7>
n<> u<94> t<Loop_generate_construct> p<95> c<58> l<8:4> el<10:7>
n<> u<95> t<Module_common_item> p<96> c<94> l<8:4> el<10:7>
n<> u<96> t<Module_or_generate_item> p<97> c<95> l<8:4> el<10:7>
n<> u<97> t<Non_port_module_item> p<98> c<96> l<8:4> el<10:7>
n<> u<98> t<Module_item> p<200> c<97> s<148> l<8:4> el<10:7>
n<i> u<99> t<StringConst> p<104> s<103> l<12:9> el<12:10>
n<0> u<100> t<IntConst> p<101> l<12:13> el<12:14>
n<> u<101> t<Primary_literal> p<102> c<100> l<12:13> el<12:14>
n<> u<102> t<Constant_primary> p<103> c<101> l<12:13> el<12:14>
n<> u<103> t<Constant_expression> p<104> c<102> l<12:13> el<12:14>
n<> u<104> t<Genvar_initialization> p<144> c<99> s<114> l<12:9> el<12:14>
n<i> u<105> t<StringConst> p<106> l<12:16> el<12:17>
n<> u<106> t<Primary_literal> p<107> c<105> l<12:16> el<12:17>
n<> u<107> t<Constant_primary> p<108> c<106> l<12:16> el<12:17>
n<> u<108> t<Constant_expression> p<114> c<107> s<113> l<12:16> el<12:17>
n<2> u<109> t<IntConst> p<110> l<12:20> el<12:21>
n<> u<110> t<Primary_literal> p<111> c<109> l<12:20> el<12:21>
n<> u<111> t<Constant_primary> p<112> c<110> l<12:20> el<12:21>
n<> u<112> t<Constant_expression> p<114> c<111> l<12:20> el<12:21>
n<> u<113> t<BinOp_Less> p<114> s<112> l<12:18> el<12:19>
n<> u<114> t<Constant_expression> p<144> c<108> s<121> l<12:16> el<12:21>
n<i> u<115> t<StringConst> p<121> s<116> l<12:24> el<12:25>
n<> u<116> t<AssignOp_Add> p<121> s<120> l<12:25> el<12:27>
n<1> u<117> t<IntConst> p<118> l<12:27> el<12:28>
n<> u<118> t<Primary_literal> p<119> c<117> l<12:27> el<12:28>
n<> u<119> t<Constant_primary> p<120> c<118> l<12:27> el<12:28>
n<> u<120> t<Constant_expression> p<121> c<119> l<12:27> el<12:28>
n<> u<121> t<Genvar_iteration> p<144> c<115> s<143> l<12:24> el<12:28>
n<tmp> u<122> t<StringConst> p<123> l<13:14> el<13:17>
n<> u<123> t<Ps_or_hierarchical_identifier> p<130> c<122> s<129> l<13:14> el<13:17>
n<i> u<124> t<StringConst> p<125> l<13:18> el<13:19>
n<> u<125> t<Primary_literal> p<126> c<124> l<13:18> el<13:19>
n<> u<126> t<Constant_primary> p<127> c<125> l<13:18> el<13:19>
n<> u<127> t<Constant_expression> p<128> c<126> l<13:18> el<13:19>
n<> u<128> t<Constant_bit_select> p<129> c<127> l<13:17> el<13:20>
n<> u<129> t<Constant_select> p<130> c<128> l<13:17> el<13:20>
n<> u<130> t<Net_lvalue> p<135> c<123> s<134> l<13:14> el<13:20>
n<> u<131> t<Number_1Tickb1> p<132> l<13:23> el<13:27>
n<> u<132> t<Primary_literal> p<133> c<131> l<13:23> el<13:27>
n<> u<133> t<Primary> p<134> c<132> l<13:23> el<13:27>
n<> u<134> t<Expression> p<135> c<133> l<13:23> el<13:27>
n<> u<135> t<Net_assignment> p<136> c<130> l<13:14> el<13:27>
n<> u<136> t<List_of_net_assignments> p<137> c<135> l<13:14> el<13:27>
n<> u<137> t<Continuous_assign> p<138> c<136> l<13:7> el<13:28>
n<> u<138> t<Module_common_item> p<139> c<137> l<13:7> el<13:28>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<13:7> el<13:28>
n<> u<140> t<Generate_item> p<142> c<139> s<141> l<13:7> el<13:28>
n<> u<141> t<END> p<142> l<14:4> el<14:7>
n<> u<142> t<Generate_begin_end_block> p<143> c<140> l<12:30> el<14:7>
n<> u<143> t<Generate_item> p<144> c<142> l<12:30> el<14:7>
n<> u<144> t<Loop_generate_construct> p<145> c<104> l<12:4> el<14:7>
n<> u<145> t<Module_common_item> p<146> c<144> l<12:4> el<14:7>
n<> u<146> t<Module_or_generate_item> p<147> c<145> l<12:4> el<14:7>
n<> u<147> t<Non_port_module_item> p<148> c<146> l<12:4> el<14:7>
n<> u<148> t<Module_item> p<200> c<147> s<198> l<12:4> el<14:7>
n<i> u<149> t<StringConst> p<154> s<153> l<16:8> el<16:9>
n<3> u<150> t<IntConst> p<151> l<16:12> el<16:13>
n<> u<151> t<Primary_literal> p<152> c<150> l<16:12> el<16:13>
n<> u<152> t<Constant_primary> p<153> c<151> l<16:12> el<16:13>
n<> u<153> t<Constant_expression> p<154> c<152> l<16:12> el<16:13>
n<> u<154> t<Genvar_initialization> p<194> c<149> s<164> l<16:8> el<16:13>
n<i> u<155> t<StringConst> p<156> l<16:15> el<16:16>
n<> u<156> t<Primary_literal> p<157> c<155> l<16:15> el<16:16>
n<> u<157> t<Constant_primary> p<158> c<156> l<16:15> el<16:16>
n<> u<158> t<Constant_expression> p<164> c<157> s<163> l<16:15> el<16:16>
n<0> u<159> t<IntConst> p<160> l<16:19> el<16:20>
n<> u<160> t<Primary_literal> p<161> c<159> l<16:19> el<16:20>
n<> u<161> t<Constant_primary> p<162> c<160> l<16:19> el<16:20>
n<> u<162> t<Constant_expression> p<164> c<161> l<16:19> el<16:20>
n<> u<163> t<BinOp_Great> p<164> s<162> l<16:17> el<16:18>
n<> u<164> t<Constant_expression> p<194> c<158> s<171> l<16:15> el<16:20>
n<i> u<165> t<StringConst> p<171> s<166> l<16:23> el<16:24>
n<> u<166> t<AssignOp_Sub> p<171> s<170> l<16:24> el<16:26>
n<1> u<167> t<IntConst> p<168> l<16:26> el<16:27>
n<> u<168> t<Primary_literal> p<169> c<167> l<16:26> el<16:27>
n<> u<169> t<Constant_primary> p<170> c<168> l<16:26> el<16:27>
n<> u<170> t<Constant_expression> p<171> c<169> l<16:26> el<16:27>
n<> u<171> t<Genvar_iteration> p<194> c<165> s<193> l<16:23> el<16:27>
n<tmp> u<172> t<StringConst> p<173> l<17:14> el<17:17>
n<> u<173> t<Ps_or_hierarchical_identifier> p<180> c<172> s<179> l<17:14> el<17:17>
n<i> u<174> t<StringConst> p<175> l<17:18> el<17:19>
n<> u<175> t<Primary_literal> p<176> c<174> l<17:18> el<17:19>
n<> u<176> t<Constant_primary> p<177> c<175> l<17:18> el<17:19>
n<> u<177> t<Constant_expression> p<178> c<176> l<17:18> el<17:19>
n<> u<178> t<Constant_bit_select> p<179> c<177> l<17:17> el<17:20>
n<> u<179> t<Constant_select> p<180> c<178> l<17:17> el<17:20>
n<> u<180> t<Net_lvalue> p<185> c<173> s<184> l<17:14> el<17:20>
n<> u<181> t<Number_1Tickb1> p<182> l<17:23> el<17:27>
n<> u<182> t<Primary_literal> p<183> c<181> l<17:23> el<17:27>
n<> u<183> t<Primary> p<184> c<182> l<17:23> el<17:27>
n<> u<184> t<Expression> p<185> c<183> l<17:23> el<17:27>
n<> u<185> t<Net_assignment> p<186> c<180> l<17:14> el<17:27>
n<> u<186> t<List_of_net_assignments> p<187> c<185> l<17:14> el<17:27>
n<> u<187> t<Continuous_assign> p<188> c<186> l<17:7> el<17:28>
n<> u<188> t<Module_common_item> p<189> c<187> l<17:7> el<17:28>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<17:7> el<17:28>
n<> u<190> t<Generate_item> p<192> c<189> s<191> l<17:7> el<17:28>
n<> u<191> t<END> p<192> l<18:4> el<18:7>
n<> u<192> t<Generate_begin_end_block> p<193> c<190> l<16:29> el<18:7>
n<> u<193> t<Generate_item> p<194> c<192> l<16:29> el<18:7>
n<> u<194> t<Loop_generate_construct> p<195> c<154> l<16:3> el<18:7>
n<> u<195> t<Module_common_item> p<196> c<194> l<16:3> el<18:7>
n<> u<196> t<Module_or_generate_item> p<197> c<195> l<16:3> el<18:7>
n<> u<197> t<Non_port_module_item> p<198> c<196> l<16:3> el<18:7>
n<> u<198> t<Module_item> p<200> c<197> s<199> l<16:3> el<18:7>
n<> u<199> t<ENDMODULE> p<200> l<20:1> el<20:10>
n<> u<200> t<Module_declaration> p<201> c<6> l<2:1> el<20:10>
n<> u<201> t<Description> p<202> c<200> l<2:1> el<20:10>
n<> u<202> t<Source_text> p<203> c<201> l<2:1> el<20:10>
n<> u<203> t<Top_level_rule> c<1> l<2:1> el<21:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenForDec/dut.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenForDec/dut.sv:2:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:4:29: Compile generate block "work@top.genblk1[3]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:4:29: Compile generate block "work@top.genblk1[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:4:29: Compile generate block "work@top.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:8:29: Compile generate block "work@top.genblk2[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:8:29: Compile generate block "work@top.genblk2[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:12:30: Compile generate block "work@top.genblk3[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:12:30: Compile generate block "work@top.genblk3[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:16:29: Compile generate block "work@top.genblk4[3]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:16:29: Compile generate block "work@top.genblk4[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenForDec/dut.sv:16:29: Compile generate block "work@top.genblk4[1]".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenForDec/dut.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            4
assignment                                             2
begin                                                  4
bit_select                                            24
constant                                              80
cont_assign                                           24
design                                                 1
gen_for                                                4
gen_scope                                             20
gen_scope_array                                       20
int_typespec                                          18
int_var                                                8
logic_net                                              1
module_inst                                            4
operation                                             20
parameter                                             10
ref_obj                                               54
ref_var                                                4
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            4
assignment                                             2
begin                                                  4
bit_select                                            34
constant                                              80
cont_assign                                           34
design                                                 1
gen_for                                                4
gen_scope                                             30
gen_scope_array                                       30
int_typespec                                          18
int_var                                                8
logic_net                                              1
module_inst                                            4
operation                                             20
parameter                                             10
ref_obj                                               74
ref_var                                                4
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenForDec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenForDec/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenForDec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.i), line:4:16, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiForInitStmt:
    \_assign_stmt: , line:4:9, endln:4:14
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:4:13, endln:4:14
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.i), line:4:9, endln:4:10
        |vpiParent:
        \_assign_stmt: , line:4:9, endln:4:14
        |vpiTypespec:
        \_ref_obj: (work@top.i)
          |vpiParent:
          \_int_var: (work@top.i), line:4:9, endln:4:10
          |vpiFullName:work@top.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:4:16, endln:4:21
      |vpiParent:
      \_gen_for: 
      |vpiOpType:18
      |vpiOperand:
      \_ref_obj: (work@top.i), line:4:16, endln:4:17
        |vpiParent:
        \_operation: , line:4:16, endln:4:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_constant: , line:4:20, endln:4:21
        |vpiParent:
        \_operation: , line:4:16, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:4:24, endln:4:25
      |vpiParent:
      \_gen_for: 
      |vpiOpType:64
      |vpiOperand:
      \_ref_obj: (work@top.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:5:14, endln:5:27
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_constant: , line:5:23, endln:5:27
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.tmp), line:5:14, endln:5:20
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiIndex:
          \_ref_obj: (work@top.i), line:5:18, endln:5:19
            |vpiParent:
            \_bit_select: (work@top.tmp), line:5:14, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.i
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiForInitStmt:
    \_assign_stmt: , line:8:9, endln:8:14
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:8:13, endln:8:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.i), line:8:9, endln:8:10
        |vpiParent:
        \_assign_stmt: , line:8:9, endln:8:14
        |vpiTypespec:
        \_ref_obj: (work@top.i)
          |vpiParent:
          \_int_var: (work@top.i), line:8:9, endln:8:10
          |vpiFullName:work@top.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:8:16, endln:8:21
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@top.i), line:8:16, endln:8:17
        |vpiParent:
        \_operation: , line:8:16, endln:8:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_constant: , line:8:20, endln:8:21
        |vpiParent:
        \_operation: , line:8:16, endln:8:21
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:8:24, endln:8:25
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@top.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:9:14, endln:9:27
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_constant: , line:9:23, endln:9:27
          |vpiParent:
          \_cont_assign: , line:9:14, endln:9:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.tmp), line:9:14, endln:9:20
          |vpiParent:
          \_cont_assign: , line:9:14, endln:9:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiIndex:
          \_ref_obj: (work@top.i), line:9:18, endln:9:19
            |vpiParent:
            \_bit_select: (work@top.tmp), line:9:14, endln:9:20
            |vpiName:i
            |vpiFullName:work@top.i
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiForInitStmt:
    \_assign_stmt: , line:12:9, endln:12:14
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:12:13, endln:12:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.i), line:12:9, endln:12:10
        |vpiParent:
        \_assign_stmt: , line:12:9, endln:12:14
        |vpiTypespec:
        \_ref_obj: (work@top.i)
          |vpiParent:
          \_int_var: (work@top.i), line:12:9, endln:12:10
          |vpiFullName:work@top.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:12:16, endln:12:21
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@top.i), line:12:16, endln:12:17
        |vpiParent:
        \_operation: , line:12:16, endln:12:21
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_constant: , line:12:20, endln:12:21
        |vpiParent:
        \_operation: , line:12:16, endln:12:21
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_assignment: , line:12:24, endln:12:28
      |vpiParent:
      \_gen_for: 
      |vpiOpType:24
      |vpiRhs:
      \_constant: , line:12:27, endln:12:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@top.i), line:12:24, endln:12:25
        |vpiParent:
        \_assignment: , line:12:24, endln:12:28
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:13:14, endln:13:27
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_constant: , line:13:23, endln:13:27
          |vpiParent:
          \_cont_assign: , line:13:14, endln:13:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.tmp), line:13:14, endln:13:20
          |vpiParent:
          \_cont_assign: , line:13:14, endln:13:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiIndex:
          \_ref_obj: (work@top.i), line:13:18, endln:13:19
            |vpiParent:
            \_bit_select: (work@top.tmp), line:13:14, endln:13:20
            |vpiName:i
            |vpiFullName:work@top.i
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiForInitStmt:
    \_assign_stmt: , line:16:8, endln:16:13
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:16:12, endln:16:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.i), line:16:8, endln:16:9
        |vpiParent:
        \_assign_stmt: , line:16:8, endln:16:13
        |vpiTypespec:
        \_ref_obj: (work@top.i)
          |vpiParent:
          \_int_var: (work@top.i), line:16:8, endln:16:9
          |vpiFullName:work@top.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:16:15, endln:16:20
      |vpiParent:
      \_gen_for: 
      |vpiOpType:18
      |vpiOperand:
      \_ref_obj: (work@top.i), line:16:15, endln:16:16
        |vpiParent:
        \_operation: , line:16:15, endln:16:20
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
      |vpiOperand:
      \_constant: , line:16:19, endln:16:20
        |vpiParent:
        \_operation: , line:16:15, endln:16:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiForIncStmt:
    \_assignment: , line:16:23, endln:16:27
      |vpiParent:
      \_gen_for: 
      |vpiOpType:11
      |vpiRhs:
      \_constant: , line:16:26, endln:16:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@top.i), line:16:23, endln:16:24
        |vpiParent:
        \_assignment: , line:16:23, endln:16:27
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:4:16, endln:4:17
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@top
      |vpiStmt:
      \_cont_assign: , line:17:14, endln:17:27
        |vpiParent:
        \_begin: (work@top)
        |vpiRhs:
        \_constant: , line:17:23, endln:17:27
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.tmp), line:17:14, endln:17:20
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiName:tmp
          |vpiFullName:work@top.tmp
          |vpiIndex:
          \_ref_obj: (work@top.i), line:17:18, endln:17:19
            |vpiParent:
            \_bit_select: (work@top.tmp), line:17:14, endln:17:20
            |vpiName:i
            |vpiFullName:work@top.i
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[3]), line:4:29, endln:6:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk1[3]
    |vpiFullName:work@top.genblk1[3]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[3]), line:4:29, endln:6:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[3]), line:4:29, endln:6:7
      |vpiFullName:work@top.genblk1[3]
      |vpiParameter:
      \_parameter: (work@top.genblk1[3].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[3]), line:4:29, endln:6:7
        |UINT:3
        |vpiTypespec:
        \_ref_obj: (work@top.genblk1[3].i)
          |vpiParent:
          \_parameter: (work@top.genblk1[3].i), line:4:0
          |vpiFullName:work@top.genblk1[3].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[3].i
      |vpiContAssign:
      \_cont_assign: , line:5:14, endln:5:27
        |vpiParent:
        \_gen_scope: (work@top.genblk1[3]), line:4:29, endln:6:7
        |vpiRhs:
        \_constant: , line:5:23, endln:5:27
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk1[3].tmp), line:5:14, endln:5:20
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk1[3].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[3].i), line:5:18, endln:5:19
            |vpiParent:
            \_bit_select: (work@top.genblk1[3].tmp), line:5:14, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.genblk1[3].i
            |vpiActual:
            \_parameter: (work@top.genblk1[3].i), line:4:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[2]), line:4:29, endln:6:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk1[2]
    |vpiFullName:work@top.genblk1[2]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[2]), line:4:29, endln:6:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[2]), line:4:29, endln:6:7
      |vpiFullName:work@top.genblk1[2]
      |vpiParameter:
      \_parameter: (work@top.genblk1[2].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[2]), line:4:29, endln:6:7
        |UINT:2
        |vpiTypespec:
        \_ref_obj: (work@top.genblk1[2].i)
          |vpiParent:
          \_parameter: (work@top.genblk1[2].i), line:4:0
          |vpiFullName:work@top.genblk1[2].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[2].i
      |vpiContAssign:
      \_cont_assign: , line:5:14, endln:5:27
        |vpiParent:
        \_gen_scope: (work@top.genblk1[2]), line:4:29, endln:6:7
        |vpiRhs:
        \_constant: , line:5:23, endln:5:27
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk1[2].tmp), line:5:14, endln:5:20
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk1[2].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[2].i), line:5:18, endln:5:19
            |vpiParent:
            \_bit_select: (work@top.genblk1[2].tmp), line:5:14, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.genblk1[2].i
            |vpiActual:
            \_parameter: (work@top.genblk1[2].i), line:4:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[1]), line:4:29, endln:6:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk1[1]
    |vpiFullName:work@top.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[1]), line:4:29, endln:6:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[1]), line:4:29, endln:6:7
      |vpiFullName:work@top.genblk1[1]
      |vpiParameter:
      \_parameter: (work@top.genblk1[1].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[1]), line:4:29, endln:6:7
        |UINT:1
        |vpiTypespec:
        \_ref_obj: (work@top.genblk1[1].i)
          |vpiParent:
          \_parameter: (work@top.genblk1[1].i), line:4:0
          |vpiFullName:work@top.genblk1[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[1].i
      |vpiContAssign:
      \_cont_assign: , line:5:14, endln:5:27
        |vpiParent:
        \_gen_scope: (work@top.genblk1[1]), line:4:29, endln:6:7
        |vpiRhs:
        \_constant: , line:5:23, endln:5:27
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk1[1].tmp), line:5:14, endln:5:20
          |vpiParent:
          \_cont_assign: , line:5:14, endln:5:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk1[1].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[1].i), line:5:18, endln:5:19
            |vpiParent:
            \_bit_select: (work@top.genblk1[1].tmp), line:5:14, endln:5:20
            |vpiName:i
            |vpiFullName:work@top.genblk1[1].i
            |vpiActual:
            \_parameter: (work@top.genblk1[1].i), line:4:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2[0]), line:8:29, endln:10:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk2[0]
    |vpiFullName:work@top.genblk2[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2[0]), line:8:29, endln:10:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2[0]), line:8:29, endln:10:7
      |vpiFullName:work@top.genblk2[0]
      |vpiParameter:
      \_parameter: (work@top.genblk2[0].i), line:8:0
        |vpiParent:
        \_gen_scope: (work@top.genblk2[0]), line:8:29, endln:10:7
        |UINT:0
        |vpiTypespec:
        \_ref_obj: (work@top.genblk2[0].i)
          |vpiParent:
          \_parameter: (work@top.genblk2[0].i), line:8:0
          |vpiFullName:work@top.genblk2[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk2[0].i
      |vpiContAssign:
      \_cont_assign: , line:9:14, endln:9:27
        |vpiParent:
        \_gen_scope: (work@top.genblk2[0]), line:8:29, endln:10:7
        |vpiRhs:
        \_constant: , line:9:23, endln:9:27
          |vpiParent:
          \_cont_assign: , line:9:14, endln:9:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk2[0].tmp), line:9:14, endln:9:20
          |vpiParent:
          \_cont_assign: , line:9:14, endln:9:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk2[0].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk2[0].i), line:9:18, endln:9:19
            |vpiParent:
            \_bit_select: (work@top.genblk2[0].tmp), line:9:14, endln:9:20
            |vpiName:i
            |vpiFullName:work@top.genblk2[0].i
            |vpiActual:
            \_parameter: (work@top.genblk2[0].i), line:8:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2[1]), line:8:29, endln:10:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk2[1]
    |vpiFullName:work@top.genblk2[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2[1]), line:8:29, endln:10:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2[1]), line:8:29, endln:10:7
      |vpiFullName:work@top.genblk2[1]
      |vpiParameter:
      \_parameter: (work@top.genblk2[1].i), line:8:0
        |vpiParent:
        \_gen_scope: (work@top.genblk2[1]), line:8:29, endln:10:7
        |UINT:1
        |vpiTypespec:
        \_ref_obj: (work@top.genblk2[1].i)
          |vpiParent:
          \_parameter: (work@top.genblk2[1].i), line:8:0
          |vpiFullName:work@top.genblk2[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk2[1].i
      |vpiContAssign:
      \_cont_assign: , line:9:14, endln:9:27
        |vpiParent:
        \_gen_scope: (work@top.genblk2[1]), line:8:29, endln:10:7
        |vpiRhs:
        \_constant: , line:9:23, endln:9:27
          |vpiParent:
          \_cont_assign: , line:9:14, endln:9:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk2[1].tmp), line:9:14, endln:9:20
          |vpiParent:
          \_cont_assign: , line:9:14, endln:9:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk2[1].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk2[1].i), line:9:18, endln:9:19
            |vpiParent:
            \_bit_select: (work@top.genblk2[1].tmp), line:9:14, endln:9:20
            |vpiName:i
            |vpiFullName:work@top.genblk2[1].i
            |vpiActual:
            \_parameter: (work@top.genblk2[1].i), line:8:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3[0]), line:12:30, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk3[0]
    |vpiFullName:work@top.genblk3[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3[0]), line:12:30, endln:14:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk3[0]), line:12:30, endln:14:7
      |vpiFullName:work@top.genblk3[0]
      |vpiParameter:
      \_parameter: (work@top.genblk3[0].i), line:12:0
        |vpiParent:
        \_gen_scope: (work@top.genblk3[0]), line:12:30, endln:14:7
        |UINT:0
        |vpiTypespec:
        \_ref_obj: (work@top.genblk3[0].i)
          |vpiParent:
          \_parameter: (work@top.genblk3[0].i), line:12:0
          |vpiFullName:work@top.genblk3[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk3[0].i
      |vpiContAssign:
      \_cont_assign: , line:13:14, endln:13:27
        |vpiParent:
        \_gen_scope: (work@top.genblk3[0]), line:12:30, endln:14:7
        |vpiRhs:
        \_constant: , line:13:23, endln:13:27
          |vpiParent:
          \_cont_assign: , line:13:14, endln:13:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk3[0].tmp), line:13:14, endln:13:20
          |vpiParent:
          \_cont_assign: , line:13:14, endln:13:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk3[0].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk3[0].i), line:13:18, endln:13:19
            |vpiParent:
            \_bit_select: (work@top.genblk3[0].tmp), line:13:14, endln:13:20
            |vpiName:i
            |vpiFullName:work@top.genblk3[0].i
            |vpiActual:
            \_parameter: (work@top.genblk3[0].i), line:12:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3[1]), line:12:30, endln:14:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk3[1]
    |vpiFullName:work@top.genblk3[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3[1]), line:12:30, endln:14:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk3[1]), line:12:30, endln:14:7
      |vpiFullName:work@top.genblk3[1]
      |vpiParameter:
      \_parameter: (work@top.genblk3[1].i), line:12:0
        |vpiParent:
        \_gen_scope: (work@top.genblk3[1]), line:12:30, endln:14:7
        |UINT:1
        |vpiTypespec:
        \_ref_obj: (work@top.genblk3[1].i)
          |vpiParent:
          \_parameter: (work@top.genblk3[1].i), line:12:0
          |vpiFullName:work@top.genblk3[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk3[1].i
      |vpiContAssign:
      \_cont_assign: , line:13:14, endln:13:27
        |vpiParent:
        \_gen_scope: (work@top.genblk3[1]), line:12:30, endln:14:7
        |vpiRhs:
        \_constant: , line:13:23, endln:13:27
          |vpiParent:
          \_cont_assign: , line:13:14, endln:13:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk3[1].tmp), line:13:14, endln:13:20
          |vpiParent:
          \_cont_assign: , line:13:14, endln:13:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk3[1].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk3[1].i), line:13:18, endln:13:19
            |vpiParent:
            \_bit_select: (work@top.genblk3[1].tmp), line:13:14, endln:13:20
            |vpiName:i
            |vpiFullName:work@top.genblk3[1].i
            |vpiActual:
            \_parameter: (work@top.genblk3[1].i), line:12:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4[3]), line:16:29, endln:18:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk4[3]
    |vpiFullName:work@top.genblk4[3]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4[3]), line:16:29, endln:18:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4[3]), line:16:29, endln:18:7
      |vpiFullName:work@top.genblk4[3]
      |vpiParameter:
      \_parameter: (work@top.genblk4[3].i), line:16:0
        |vpiParent:
        \_gen_scope: (work@top.genblk4[3]), line:16:29, endln:18:7
        |UINT:3
        |vpiTypespec:
        \_ref_obj: (work@top.genblk4[3].i)
          |vpiParent:
          \_parameter: (work@top.genblk4[3].i), line:16:0
          |vpiFullName:work@top.genblk4[3].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk4[3].i
      |vpiContAssign:
      \_cont_assign: , line:17:14, endln:17:27
        |vpiParent:
        \_gen_scope: (work@top.genblk4[3]), line:16:29, endln:18:7
        |vpiRhs:
        \_constant: , line:17:23, endln:17:27
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk4[3].tmp), line:17:14, endln:17:20
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk4[3].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk4[3].i), line:17:18, endln:17:19
            |vpiParent:
            \_bit_select: (work@top.genblk4[3].tmp), line:17:14, endln:17:20
            |vpiName:i
            |vpiFullName:work@top.genblk4[3].i
            |vpiActual:
            \_parameter: (work@top.genblk4[3].i), line:16:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4[2]), line:16:29, endln:18:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk4[2]
    |vpiFullName:work@top.genblk4[2]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4[2]), line:16:29, endln:18:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4[2]), line:16:29, endln:18:7
      |vpiFullName:work@top.genblk4[2]
      |vpiParameter:
      \_parameter: (work@top.genblk4[2].i), line:16:0
        |vpiParent:
        \_gen_scope: (work@top.genblk4[2]), line:16:29, endln:18:7
        |UINT:2
        |vpiTypespec:
        \_ref_obj: (work@top.genblk4[2].i)
          |vpiParent:
          \_parameter: (work@top.genblk4[2].i), line:16:0
          |vpiFullName:work@top.genblk4[2].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk4[2].i
      |vpiContAssign:
      \_cont_assign: , line:17:14, endln:17:27
        |vpiParent:
        \_gen_scope: (work@top.genblk4[2]), line:16:29, endln:18:7
        |vpiRhs:
        \_constant: , line:17:23, endln:17:27
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk4[2].tmp), line:17:14, endln:17:20
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk4[2].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk4[2].i), line:17:18, endln:17:19
            |vpiParent:
            \_bit_select: (work@top.genblk4[2].tmp), line:17:14, endln:17:20
            |vpiName:i
            |vpiFullName:work@top.genblk4[2].i
            |vpiActual:
            \_parameter: (work@top.genblk4[2].i), line:16:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4[1]), line:16:29, endln:18:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
    |vpiName:genblk4[1]
    |vpiFullName:work@top.genblk4[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4[1]), line:16:29, endln:18:7
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4[1]), line:16:29, endln:18:7
      |vpiFullName:work@top.genblk4[1]
      |vpiParameter:
      \_parameter: (work@top.genblk4[1].i), line:16:0
        |vpiParent:
        \_gen_scope: (work@top.genblk4[1]), line:16:29, endln:18:7
        |UINT:1
        |vpiTypespec:
        \_ref_obj: (work@top.genblk4[1].i)
          |vpiParent:
          \_parameter: (work@top.genblk4[1].i), line:16:0
          |vpiFullName:work@top.genblk4[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk4[1].i
      |vpiContAssign:
      \_cont_assign: , line:17:14, endln:17:27
        |vpiParent:
        \_gen_scope: (work@top.genblk4[1]), line:16:29, endln:18:7
        |vpiRhs:
        \_constant: , line:17:23, endln:17:27
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@top.genblk4[1].tmp), line:17:14, endln:17:20
          |vpiParent:
          \_cont_assign: , line:17:14, endln:17:27
          |vpiName:tmp
          |vpiFullName:work@top.genblk4[1].tmp
          |vpiIndex:
          \_ref_obj: (work@top.genblk4[1].i), line:17:18, endln:17:19
            |vpiParent:
            \_bit_select: (work@top.genblk4[1].tmp), line:17:14, endln:17:20
            |vpiName:i
            |vpiFullName:work@top.genblk4[1].i
            |vpiActual:
            \_parameter: (work@top.genblk4[1].i), line:16:0
\_weaklyReferenced:
\_cont_assign: , line:5:14, endln:5:27
  |vpiParent:
  \_gen_scope: (work@top.genblk1[3]), line:4:29, endln:6:7
  |vpiRhs:
  \_constant: , line:5:23, endln:5:27
  |vpiLhs:
  \_bit_select: (work@top.genblk1[3].tmp), line:5:14, endln:5:20
    |vpiParent:
    \_cont_assign: , line:5:14, endln:5:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk1[3].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk1[3].i), line:5:18, endln:5:19
      |vpiParent:
      \_bit_select: (work@top.genblk1[3].tmp), line:5:14, endln:5:20
      |vpiName:i
      |vpiFullName:work@top.genblk1[3].i
\_gen_scope: (work@top.genblk1[3]), line:4:29, endln:6:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk1[3]), line:4:29, endln:6:7
  |vpiFullName:work@top.genblk1[3]
  |vpiParameter:
  \_parameter: (work@top.genblk1[3].i), line:4:0
  |vpiContAssign:
  \_cont_assign: , line:5:14, endln:5:27
\_gen_scope_array: (work@top.genblk1[3]), line:4:29, endln:6:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk1[3]
  |vpiFullName:work@top.genblk1[3]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk1[3]), line:4:29, endln:6:7
\_int_typespec: 
\_cont_assign: , line:5:14, endln:5:27
  |vpiParent:
  \_gen_scope: (work@top.genblk1[2]), line:4:29, endln:6:7
  |vpiRhs:
  \_constant: , line:5:23, endln:5:27
  |vpiLhs:
  \_bit_select: (work@top.genblk1[2].tmp), line:5:14, endln:5:20
    |vpiParent:
    \_cont_assign: , line:5:14, endln:5:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk1[2].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk1[2].i), line:5:18, endln:5:19
      |vpiParent:
      \_bit_select: (work@top.genblk1[2].tmp), line:5:14, endln:5:20
      |vpiName:i
      |vpiFullName:work@top.genblk1[2].i
\_gen_scope: (work@top.genblk1[2]), line:4:29, endln:6:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk1[2]), line:4:29, endln:6:7
  |vpiFullName:work@top.genblk1[2]
  |vpiParameter:
  \_parameter: (work@top.genblk1[2].i), line:4:0
  |vpiContAssign:
  \_cont_assign: , line:5:14, endln:5:27
\_gen_scope_array: (work@top.genblk1[2]), line:4:29, endln:6:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk1[2]
  |vpiFullName:work@top.genblk1[2]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk1[2]), line:4:29, endln:6:7
\_int_typespec: 
\_cont_assign: , line:5:14, endln:5:27
  |vpiParent:
  \_gen_scope: (work@top.genblk1[1]), line:4:29, endln:6:7
  |vpiRhs:
  \_constant: , line:5:23, endln:5:27
  |vpiLhs:
  \_bit_select: (work@top.genblk1[1].tmp), line:5:14, endln:5:20
    |vpiParent:
    \_cont_assign: , line:5:14, endln:5:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk1[1].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk1[1].i), line:5:18, endln:5:19
      |vpiParent:
      \_bit_select: (work@top.genblk1[1].tmp), line:5:14, endln:5:20
      |vpiName:i
      |vpiFullName:work@top.genblk1[1].i
\_gen_scope: (work@top.genblk1[1]), line:4:29, endln:6:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk1[1]), line:4:29, endln:6:7
  |vpiFullName:work@top.genblk1[1]
  |vpiParameter:
  \_parameter: (work@top.genblk1[1].i), line:4:0
  |vpiContAssign:
  \_cont_assign: , line:5:14, endln:5:27
\_gen_scope_array: (work@top.genblk1[1]), line:4:29, endln:6:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk1[1]
  |vpiFullName:work@top.genblk1[1]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk1[1]), line:4:29, endln:6:7
\_int_typespec: 
\_cont_assign: , line:9:14, endln:9:27
  |vpiParent:
  \_gen_scope: (work@top.genblk2[0]), line:8:29, endln:10:7
  |vpiRhs:
  \_constant: , line:9:23, endln:9:27
  |vpiLhs:
  \_bit_select: (work@top.genblk2[0].tmp), line:9:14, endln:9:20
    |vpiParent:
    \_cont_assign: , line:9:14, endln:9:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk2[0].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk2[0].i), line:9:18, endln:9:19
      |vpiParent:
      \_bit_select: (work@top.genblk2[0].tmp), line:9:14, endln:9:20
      |vpiName:i
      |vpiFullName:work@top.genblk2[0].i
\_gen_scope: (work@top.genblk2[0]), line:8:29, endln:10:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk2[0]), line:8:29, endln:10:7
  |vpiFullName:work@top.genblk2[0]
  |vpiParameter:
  \_parameter: (work@top.genblk2[0].i), line:8:0
  |vpiContAssign:
  \_cont_assign: , line:9:14, endln:9:27
\_gen_scope_array: (work@top.genblk2[0]), line:8:29, endln:10:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk2[0]
  |vpiFullName:work@top.genblk2[0]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk2[0]), line:8:29, endln:10:7
\_int_typespec: 
\_cont_assign: , line:9:14, endln:9:27
  |vpiParent:
  \_gen_scope: (work@top.genblk2[1]), line:8:29, endln:10:7
  |vpiRhs:
  \_constant: , line:9:23, endln:9:27
  |vpiLhs:
  \_bit_select: (work@top.genblk2[1].tmp), line:9:14, endln:9:20
    |vpiParent:
    \_cont_assign: , line:9:14, endln:9:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk2[1].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk2[1].i), line:9:18, endln:9:19
      |vpiParent:
      \_bit_select: (work@top.genblk2[1].tmp), line:9:14, endln:9:20
      |vpiName:i
      |vpiFullName:work@top.genblk2[1].i
\_gen_scope: (work@top.genblk2[1]), line:8:29, endln:10:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk2[1]), line:8:29, endln:10:7
  |vpiFullName:work@top.genblk2[1]
  |vpiParameter:
  \_parameter: (work@top.genblk2[1].i), line:8:0
  |vpiContAssign:
  \_cont_assign: , line:9:14, endln:9:27
\_gen_scope_array: (work@top.genblk2[1]), line:8:29, endln:10:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk2[1]
  |vpiFullName:work@top.genblk2[1]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk2[1]), line:8:29, endln:10:7
\_int_typespec: 
\_cont_assign: , line:13:14, endln:13:27
  |vpiParent:
  \_gen_scope: (work@top.genblk3[0]), line:12:30, endln:14:7
  |vpiRhs:
  \_constant: , line:13:23, endln:13:27
  |vpiLhs:
  \_bit_select: (work@top.genblk3[0].tmp), line:13:14, endln:13:20
    |vpiParent:
    \_cont_assign: , line:13:14, endln:13:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk3[0].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk3[0].i), line:13:18, endln:13:19
      |vpiParent:
      \_bit_select: (work@top.genblk3[0].tmp), line:13:14, endln:13:20
      |vpiName:i
      |vpiFullName:work@top.genblk3[0].i
\_gen_scope: (work@top.genblk3[0]), line:12:30, endln:14:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk3[0]), line:12:30, endln:14:7
  |vpiFullName:work@top.genblk3[0]
  |vpiParameter:
  \_parameter: (work@top.genblk3[0].i), line:12:0
  |vpiContAssign:
  \_cont_assign: , line:13:14, endln:13:27
\_gen_scope_array: (work@top.genblk3[0]), line:12:30, endln:14:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk3[0]
  |vpiFullName:work@top.genblk3[0]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk3[0]), line:12:30, endln:14:7
\_int_typespec: 
\_cont_assign: , line:13:14, endln:13:27
  |vpiParent:
  \_gen_scope: (work@top.genblk3[1]), line:12:30, endln:14:7
  |vpiRhs:
  \_constant: , line:13:23, endln:13:27
  |vpiLhs:
  \_bit_select: (work@top.genblk3[1].tmp), line:13:14, endln:13:20
    |vpiParent:
    \_cont_assign: , line:13:14, endln:13:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk3[1].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk3[1].i), line:13:18, endln:13:19
      |vpiParent:
      \_bit_select: (work@top.genblk3[1].tmp), line:13:14, endln:13:20
      |vpiName:i
      |vpiFullName:work@top.genblk3[1].i
\_gen_scope: (work@top.genblk3[1]), line:12:30, endln:14:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk3[1]), line:12:30, endln:14:7
  |vpiFullName:work@top.genblk3[1]
  |vpiParameter:
  \_parameter: (work@top.genblk3[1].i), line:12:0
  |vpiContAssign:
  \_cont_assign: , line:13:14, endln:13:27
\_gen_scope_array: (work@top.genblk3[1]), line:12:30, endln:14:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk3[1]
  |vpiFullName:work@top.genblk3[1]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk3[1]), line:12:30, endln:14:7
\_int_typespec: 
\_cont_assign: , line:17:14, endln:17:27
  |vpiParent:
  \_gen_scope: (work@top.genblk4[3]), line:16:29, endln:18:7
  |vpiRhs:
  \_constant: , line:17:23, endln:17:27
  |vpiLhs:
  \_bit_select: (work@top.genblk4[3].tmp), line:17:14, endln:17:20
    |vpiParent:
    \_cont_assign: , line:17:14, endln:17:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk4[3].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk4[3].i), line:17:18, endln:17:19
      |vpiParent:
      \_bit_select: (work@top.genblk4[3].tmp), line:17:14, endln:17:20
      |vpiName:i
      |vpiFullName:work@top.genblk4[3].i
\_gen_scope: (work@top.genblk4[3]), line:16:29, endln:18:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk4[3]), line:16:29, endln:18:7
  |vpiFullName:work@top.genblk4[3]
  |vpiParameter:
  \_parameter: (work@top.genblk4[3].i), line:16:0
  |vpiContAssign:
  \_cont_assign: , line:17:14, endln:17:27
\_gen_scope_array: (work@top.genblk4[3]), line:16:29, endln:18:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk4[3]
  |vpiFullName:work@top.genblk4[3]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk4[3]), line:16:29, endln:18:7
\_int_typespec: 
\_cont_assign: , line:17:14, endln:17:27
  |vpiParent:
  \_gen_scope: (work@top.genblk4[2]), line:16:29, endln:18:7
  |vpiRhs:
  \_constant: , line:17:23, endln:17:27
  |vpiLhs:
  \_bit_select: (work@top.genblk4[2].tmp), line:17:14, endln:17:20
    |vpiParent:
    \_cont_assign: , line:17:14, endln:17:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk4[2].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk4[2].i), line:17:18, endln:17:19
      |vpiParent:
      \_bit_select: (work@top.genblk4[2].tmp), line:17:14, endln:17:20
      |vpiName:i
      |vpiFullName:work@top.genblk4[2].i
\_gen_scope: (work@top.genblk4[2]), line:16:29, endln:18:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk4[2]), line:16:29, endln:18:7
  |vpiFullName:work@top.genblk4[2]
  |vpiParameter:
  \_parameter: (work@top.genblk4[2].i), line:16:0
  |vpiContAssign:
  \_cont_assign: , line:17:14, endln:17:27
\_gen_scope_array: (work@top.genblk4[2]), line:16:29, endln:18:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk4[2]
  |vpiFullName:work@top.genblk4[2]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk4[2]), line:16:29, endln:18:7
\_int_typespec: 
\_cont_assign: , line:17:14, endln:17:27
  |vpiParent:
  \_gen_scope: (work@top.genblk4[1]), line:16:29, endln:18:7
  |vpiRhs:
  \_constant: , line:17:23, endln:17:27
  |vpiLhs:
  \_bit_select: (work@top.genblk4[1].tmp), line:17:14, endln:17:20
    |vpiParent:
    \_cont_assign: , line:17:14, endln:17:27
    |vpiName:tmp
    |vpiFullName:work@top.genblk4[1].tmp
    |vpiIndex:
    \_ref_obj: (work@top.genblk4[1].i), line:17:18, endln:17:19
      |vpiParent:
      \_bit_select: (work@top.genblk4[1].tmp), line:17:14, endln:17:20
      |vpiName:i
      |vpiFullName:work@top.genblk4[1].i
\_gen_scope: (work@top.genblk4[1]), line:16:29, endln:18:7
  |vpiParent:
  \_gen_scope_array: (work@top.genblk4[1]), line:16:29, endln:18:7
  |vpiFullName:work@top.genblk4[1]
  |vpiParameter:
  \_parameter: (work@top.genblk4[1].i), line:16:0
  |vpiContAssign:
  \_cont_assign: , line:17:14, endln:17:27
\_gen_scope_array: (work@top.genblk4[1]), line:16:29, endln:18:7
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenForDec/dut.sv, line:2:1, endln:20:10
  |vpiName:genblk4[1]
  |vpiFullName:work@top.genblk4[1]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk4[1]), line:16:29, endln:18:7
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenForDec/dut.sv | ${SURELOG_DIR}/build/regression/GenForDec/roundtrip/dut_000.sv | 8 | 20 |