<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='67' type='unsigned int llvm::SIInstrInfo::buildExtractSubReg(MachineBasicBlock::iterator MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineOperand &amp; SuperReg, const llvm::TargetRegisterClass * SuperRC, unsigned int SubIdx, const llvm::TargetRegisterClass * SubRC) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3533' ll='3563' type='unsigned int llvm::SIInstrInfo::buildExtractSubReg(MachineBasicBlock::iterator MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineOperand &amp; SuperReg, const llvm::TargetRegisterClass * SuperRC, unsigned int SubIdx, const llvm::TargetRegisterClass * SubRC) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3581' u='c' c='_ZNK4llvm11SIInstrInfo23buildExtractSubRegOrImmENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoERNS_14MachineOperand15787042'/>
