###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       213179   # Number of WRITE/WRITEP commands
num_reads_done                 =       840059   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       617619   # Number of read row buffer hits
num_read_cmds                  =       840056   # Number of READ/READP commands
num_writes_done                =       213192   # Number of read requests issued
num_write_row_hits             =       161591   # Number of write row buffer hits
num_act_cmds                   =       275446   # Number of ACT commands
num_pre_cmds                   =       275419   # Number of PRE commands
num_ondemand_pres              =       251495   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9437887   # Cyles of rank active rank.0
rank_active_cycles.1           =      9239557   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       562113   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       760443   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1005227   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10900   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4237   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1388   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1137   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1365   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1417   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1796   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2747   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1690   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21373   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          241   # Write cmd latency (cycles)
write_latency[40-59]           =          300   # Write cmd latency (cycles)
write_latency[60-79]           =          553   # Write cmd latency (cycles)
write_latency[80-99]           =         1198   # Write cmd latency (cycles)
write_latency[100-119]         =         2250   # Write cmd latency (cycles)
write_latency[120-139]         =         3721   # Write cmd latency (cycles)
write_latency[140-159]         =         5298   # Write cmd latency (cycles)
write_latency[160-179]         =         6592   # Write cmd latency (cycles)
write_latency[180-199]         =         7975   # Write cmd latency (cycles)
write_latency[200-]            =       185035   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       265114   # Read request latency (cycles)
read_latency[40-59]            =        92060   # Read request latency (cycles)
read_latency[60-79]            =       125525   # Read request latency (cycles)
read_latency[80-99]            =        59704   # Read request latency (cycles)
read_latency[100-119]          =        45133   # Read request latency (cycles)
read_latency[120-139]          =        37150   # Read request latency (cycles)
read_latency[140-159]          =        25202   # Read request latency (cycles)
read_latency[160-179]          =        19711   # Read request latency (cycles)
read_latency[180-199]          =        16146   # Read request latency (cycles)
read_latency[200-]             =       154308   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06419e+09   # Write energy
read_energy                    =  3.38711e+09   # Read energy
act_energy                     =   7.5362e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.69814e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65013e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88924e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76548e+09   # Active standby energy rank.1
average_read_latency           =      145.054   # Average read request latency (cycles)
average_interarrival           =      9.49418   # Average request interarrival latency (cycles)
total_energy                   =  1.81991e+10   # Total energy (pJ)
average_power                  =      1819.91   # Average power (mW)
average_bandwidth              =      8.98774   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       213845   # Number of WRITE/WRITEP commands
num_reads_done                 =       811587   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       584515   # Number of read row buffer hits
num_read_cmds                  =       811591   # Number of READ/READP commands
num_writes_done                =       213863   # Number of read requests issued
num_write_row_hits             =       154317   # Number of write row buffer hits
num_act_cmds                   =       287944   # Number of ACT commands
num_pre_cmds                   =       287916   # Number of PRE commands
num_ondemand_pres              =       264431   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9337143   # Cyles of rank active rank.0
rank_active_cycles.1           =      9284498   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       662857   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       715502   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       975498   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12865   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4285   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1343   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1126   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1344   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1519   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1705   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2827   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1638   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21320   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =          295   # Write cmd latency (cycles)
write_latency[40-59]           =          343   # Write cmd latency (cycles)
write_latency[60-79]           =          575   # Write cmd latency (cycles)
write_latency[80-99]           =         1380   # Write cmd latency (cycles)
write_latency[100-119]         =         2489   # Write cmd latency (cycles)
write_latency[120-139]         =         4380   # Write cmd latency (cycles)
write_latency[140-159]         =         6126   # Write cmd latency (cycles)
write_latency[160-179]         =         7938   # Write cmd latency (cycles)
write_latency[180-199]         =         9282   # Write cmd latency (cycles)
write_latency[200-]            =       181016   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       261427   # Read request latency (cycles)
read_latency[40-59]            =        91157   # Read request latency (cycles)
read_latency[60-79]            =       133850   # Read request latency (cycles)
read_latency[80-99]            =        58792   # Read request latency (cycles)
read_latency[100-119]          =        44863   # Read request latency (cycles)
read_latency[120-139]          =        36440   # Read request latency (cycles)
read_latency[140-159]          =        22769   # Read request latency (cycles)
read_latency[160-179]          =        17496   # Read request latency (cycles)
read_latency[180-199]          =        13726   # Read request latency (cycles)
read_latency[200-]             =       131065   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06751e+09   # Write energy
read_energy                    =  3.27233e+09   # Read energy
act_energy                     =  7.87815e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.18171e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.43441e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82638e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79353e+09   # Active standby energy rank.1
average_read_latency           =      130.846   # Average read request latency (cycles)
average_interarrival           =      9.75162   # Average request interarrival latency (cycles)
total_energy                   =  1.81138e+10   # Total energy (pJ)
average_power                  =      1811.38   # Average power (mW)
average_bandwidth              =      8.75051   # Average bandwidth
