/*
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
 * AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef TPC_IO_REG_SPACE_GEN4_H_
#define TPC_IO_REG_SPACE_GEN4_H_

/*
 *****************************************
 *   DCORE0_TPC0_CFG (Prototype: TPC)
 *****************************************
 */
#define ECC_SERR_INJ 0xF10
#define ECC_SERR_INJ_SHIFT 0
#define ECC_SERR_INJ_MASK 0xFF

#define ECC_DERR_INJ 0xF14
#define ECC_DERR_INJ_SHIFT 0
#define ECC_DERR_INJ_MASK 0xFF

#define ECC_MEM_SEL 0xF18
#define ECC_MEM_SEL_SHIFT 0
#define ECC_MEM_SEL_MASK 0xFF

#define ECC_ADDR 0xF1C
#define ECC_ADDR_SHIFT 0
#define ECC_ADDR_MASK 0xFFFF

#define ECC_SYND 0xF20
#define ECC_SYND_SHIFT 0
#define ECC_SYND_MASK 0xFFFF

#define ECC_TYPE 0xF24
#define ECC_TYPE_SHIFT 0
#define ECC_TYPE_MASK 0x1

#define ECC_SERR_0 0xF30
#define ECC_SERR_SHIFT_0 0
#define ECC_SERR_MASK_0 0xFFFFFFFF

#define ECC_SERR_1 0xF34
#define ECC_SERR_SHIFT_1 0
#define ECC_SERR_MASK_1 0xFFFFFFFF

#define ECC_SERR_2 0xF38
#define ECC_SERR_SHIFT_2 0
#define ECC_SERR_MASK_2 0x7FFF

#define ECC_DERR_0 0xF40
#define ECC_DERR_SHIFT_0 0
#define ECC_DERR_MASK_0 0xFFFFFFFF

#define ECC_DERR_1 0xF44
#define ECC_DERR_SHIFT_1 0
#define ECC_DERR_MASK_1 0xFFFFFFFF

#define ECC_DERR_2 0xF48
#define ECC_DERR_SHIFT_2 0
#define ECC_DERR_MASK_2 0x7FFF

#define KERNEL_TENSOR_0_BASE_ADDR_LOW 0x000

#define KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_BASE_ADDR_HIGH 0x004

#define KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_PADDING_VALUE 0x008

#define KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_0_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_TENSOR_CONFIG 0x00C

#define KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_0_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_0_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_0_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_0_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_0_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_0_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_0_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_0_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_0_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_0_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_0_DIM_0_SIZE 0x010

#define KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_0_STRIDE 0x014

#define KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_1_SIZE 0x018

#define KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_1_STRIDE 0x01C

#define KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_2_SIZE 0x020

#define KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_2_STRIDE 0x024

#define KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_3_SIZE 0x028

#define KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_3_STRIDE 0x02C

#define KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_4_SIZE 0x030

#define KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_DIM_4_STRIDE 0x034

#define KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_0_PREF_STRIDE 0x038

#define KERNEL_TENSOR_0_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_0_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH 0x03C

#define KERNEL_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH 0x040

#define KERNEL_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH 0x044

#define KERNEL_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH 0x048

#define KERNEL_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH 0x04C

#define KERNEL_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_1_BASE_ADDR_LOW 0x050

#define KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_BASE_ADDR_HIGH 0x054

#define KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_PADDING_VALUE 0x058

#define KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_1_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_TENSOR_CONFIG 0x05C

#define KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_1_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_1_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_1_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_1_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_1_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_1_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_1_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_1_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_1_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_1_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_1_DIM_0_SIZE 0x060

#define KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_0_STRIDE 0x064

#define KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_1_SIZE 0x068

#define KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_1_STRIDE 0x06C

#define KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_2_SIZE 0x070

#define KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_2_STRIDE 0x074

#define KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_3_SIZE 0x078

#define KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_3_STRIDE 0x07C

#define KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_4_SIZE 0x080

#define KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_DIM_4_STRIDE 0x084

#define KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_1_PREF_STRIDE 0x088

#define KERNEL_TENSOR_1_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_1_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH 0x08C

#define KERNEL_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH 0x090

#define KERNEL_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH 0x094

#define KERNEL_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH 0x098

#define KERNEL_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH 0x09C

#define KERNEL_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_2_BASE_ADDR_LOW 0x0A0

#define KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_BASE_ADDR_HIGH 0x0A4

#define KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_PADDING_VALUE 0x0A8

#define KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_2_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_TENSOR_CONFIG 0x0AC

#define KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_2_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_2_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_2_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_2_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_2_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_2_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_2_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_2_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_2_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_2_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_2_DIM_0_SIZE 0x0B0

#define KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_0_STRIDE 0x0B4

#define KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_1_SIZE 0x0B8

#define KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_1_STRIDE 0x0BC

#define KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_2_SIZE 0x0C0

#define KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_2_STRIDE 0x0C4

#define KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_3_SIZE 0x0C8

#define KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_3_STRIDE 0x0CC

#define KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_4_SIZE 0x0D0

#define KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_DIM_4_STRIDE 0x0D4

#define KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_2_PREF_STRIDE 0x0D8

#define KERNEL_TENSOR_2_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_2_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH 0x0DC

#define KERNEL_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH 0x0E0

#define KERNEL_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH 0x0E4

#define KERNEL_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH 0x0E8

#define KERNEL_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH 0x0EC

#define KERNEL_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_3_BASE_ADDR_LOW 0x0F0

#define KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_BASE_ADDR_HIGH 0x0F4

#define KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_PADDING_VALUE 0x0F8

#define KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_3_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_TENSOR_CONFIG 0x0FC

#define KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_3_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_3_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_3_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_3_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_3_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_3_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_3_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_3_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_3_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_3_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_3_DIM_0_SIZE 0x100

#define KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_0_STRIDE 0x104

#define KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_1_SIZE 0x108

#define KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_1_STRIDE 0x10C

#define KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_2_SIZE 0x110

#define KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_2_STRIDE 0x114

#define KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_3_SIZE 0x118

#define KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_3_STRIDE 0x11C

#define KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_4_SIZE 0x120

#define KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_DIM_4_STRIDE 0x124

#define KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_3_PREF_STRIDE 0x128

#define KERNEL_TENSOR_3_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_3_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH 0x12C

#define KERNEL_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH 0x130

#define KERNEL_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH 0x134

#define KERNEL_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH 0x138

#define KERNEL_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH 0x13C

#define KERNEL_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_4_BASE_ADDR_LOW 0x140

#define KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_BASE_ADDR_HIGH 0x144

#define KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_PADDING_VALUE 0x148

#define KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_4_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_TENSOR_CONFIG 0x14C

#define KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_4_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_4_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_4_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_4_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_4_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_4_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_4_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_4_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_4_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_4_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_4_DIM_0_SIZE 0x150

#define KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_0_STRIDE 0x154

#define KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_1_SIZE 0x158

#define KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_1_STRIDE 0x15C

#define KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_2_SIZE 0x160

#define KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_2_STRIDE 0x164

#define KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_3_SIZE 0x168

#define KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_3_STRIDE 0x16C

#define KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_4_SIZE 0x170

#define KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_DIM_4_STRIDE 0x174

#define KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_4_PREF_STRIDE 0x178

#define KERNEL_TENSOR_4_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_4_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH 0x17C

#define KERNEL_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH 0x180

#define KERNEL_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH 0x184

#define KERNEL_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH 0x188

#define KERNEL_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH 0x18C

#define KERNEL_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_5_BASE_ADDR_LOW 0x190

#define KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_BASE_ADDR_HIGH 0x194

#define KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_PADDING_VALUE 0x198

#define KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_5_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_TENSOR_CONFIG 0x19C

#define KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_5_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_5_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_5_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_5_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_5_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_5_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_5_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_5_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_5_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_5_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_5_DIM_0_SIZE 0x1A0

#define KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_0_STRIDE 0x1A4

#define KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_1_SIZE 0x1A8

#define KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_1_STRIDE 0x1AC

#define KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_2_SIZE 0x1B0

#define KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_2_STRIDE 0x1B4

#define KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_3_SIZE 0x1B8

#define KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_3_STRIDE 0x1BC

#define KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_4_SIZE 0x1C0

#define KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_DIM_4_STRIDE 0x1C4

#define KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_5_PREF_STRIDE 0x1C8

#define KERNEL_TENSOR_5_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_5_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH 0x1CC

#define KERNEL_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH 0x1D0

#define KERNEL_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH 0x1D4

#define KERNEL_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH 0x1D8

#define KERNEL_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH 0x1DC

#define KERNEL_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_6_BASE_ADDR_LOW 0x1E0

#define KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_BASE_ADDR_HIGH 0x1E4

#define KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_PADDING_VALUE 0x1E8

#define KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_6_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_TENSOR_CONFIG 0x1EC

#define KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_6_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_6_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_6_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_6_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_6_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_6_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_6_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_6_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_6_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_6_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_6_DIM_0_SIZE 0x1F0

#define KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_0_STRIDE 0x1F4

#define KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_1_SIZE 0x1F8

#define KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_1_STRIDE 0x1FC

#define KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_2_SIZE 0x200

#define KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_2_STRIDE 0x204

#define KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_3_SIZE 0x208

#define KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_3_STRIDE 0x20C

#define KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_4_SIZE 0x210

#define KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_DIM_4_STRIDE 0x214

#define KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_6_PREF_STRIDE 0x218

#define KERNEL_TENSOR_6_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_6_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH 0x21C

#define KERNEL_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH 0x220

#define KERNEL_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH 0x224

#define KERNEL_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH 0x228

#define KERNEL_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH 0x22C

#define KERNEL_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_7_BASE_ADDR_LOW 0x230

#define KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_BASE_ADDR_HIGH 0x234

#define KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_PADDING_VALUE 0x238

#define KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_7_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_TENSOR_CONFIG 0x23C

#define KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_7_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_7_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_7_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_7_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_7_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_7_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_7_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_7_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_7_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_7_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_7_DIM_0_SIZE 0x240

#define KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_0_STRIDE 0x244

#define KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_1_SIZE 0x248

#define KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_1_STRIDE 0x24C

#define KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_2_SIZE 0x250

#define KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_2_STRIDE 0x254

#define KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_3_SIZE 0x258

#define KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_3_STRIDE 0x25C

#define KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_4_SIZE 0x260

#define KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_DIM_4_STRIDE 0x264

#define KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_7_PREF_STRIDE 0x268

#define KERNEL_TENSOR_7_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_7_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH 0x26C

#define KERNEL_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH 0x270

#define KERNEL_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH 0x274

#define KERNEL_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH 0x278

#define KERNEL_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH 0x27C

#define KERNEL_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_8_BASE_ADDR_LOW 0x280

#define KERNEL_TENSOR_8_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_8_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_BASE_ADDR_HIGH 0x284

#define KERNEL_TENSOR_8_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_8_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_PADDING_VALUE 0x288

#define KERNEL_TENSOR_8_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_8_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_TENSOR_CONFIG 0x28C

#define KERNEL_TENSOR_8_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_8_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_8_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_8_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_8_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_8_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_8_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_8_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_8_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_8_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_8_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_8_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_8_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_8_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_8_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_8_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_8_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_8_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_8_DIM_0_SIZE 0x290

#define KERNEL_TENSOR_8_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_0_STRIDE 0x294

#define KERNEL_TENSOR_8_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_1_SIZE 0x298

#define KERNEL_TENSOR_8_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_1_STRIDE 0x29C

#define KERNEL_TENSOR_8_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_2_SIZE 0x2A0

#define KERNEL_TENSOR_8_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_2_STRIDE 0x2A4

#define KERNEL_TENSOR_8_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_3_SIZE 0x2A8

#define KERNEL_TENSOR_8_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_3_STRIDE 0x2AC

#define KERNEL_TENSOR_8_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_4_SIZE 0x2B0

#define KERNEL_TENSOR_8_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_DIM_4_STRIDE 0x2B4

#define KERNEL_TENSOR_8_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_8_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_8_PREF_STRIDE 0x2B8

#define KERNEL_TENSOR_8_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_8_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH 0x2BC

#define KERNEL_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH 0x2C0

#define KERNEL_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH 0x2C4

#define KERNEL_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH 0x2C8

#define KERNEL_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH 0x2CC

#define KERNEL_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_9_BASE_ADDR_LOW 0x2D0

#define KERNEL_TENSOR_9_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_9_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_BASE_ADDR_HIGH 0x2D4

#define KERNEL_TENSOR_9_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_9_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_PADDING_VALUE 0x2D8

#define KERNEL_TENSOR_9_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_9_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_TENSOR_CONFIG 0x2DC

#define KERNEL_TENSOR_9_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_9_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_9_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_9_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_9_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_9_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_9_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_9_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_9_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_9_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_9_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_9_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_9_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_9_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_9_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_9_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_9_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_9_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_9_DIM_0_SIZE 0x2E0

#define KERNEL_TENSOR_9_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_0_STRIDE 0x2E4

#define KERNEL_TENSOR_9_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_1_SIZE 0x2E8

#define KERNEL_TENSOR_9_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_1_STRIDE 0x2EC

#define KERNEL_TENSOR_9_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_2_SIZE 0x2F0

#define KERNEL_TENSOR_9_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_2_STRIDE 0x2F4

#define KERNEL_TENSOR_9_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_3_SIZE 0x2F8

#define KERNEL_TENSOR_9_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_3_STRIDE 0x2FC

#define KERNEL_TENSOR_9_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_4_SIZE 0x300

#define KERNEL_TENSOR_9_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_DIM_4_STRIDE 0x304

#define KERNEL_TENSOR_9_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_9_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_9_PREF_STRIDE 0x308

#define KERNEL_TENSOR_9_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_9_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH 0x30C

#define KERNEL_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH 0x310

#define KERNEL_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH 0x314

#define KERNEL_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH 0x318

#define KERNEL_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH 0x31C

#define KERNEL_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_10_BASE_ADDR_LOW 0x320

#define KERNEL_TENSOR_10_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_10_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_BASE_ADDR_HIGH 0x324

#define KERNEL_TENSOR_10_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_10_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_PADDING_VALUE 0x328

#define KERNEL_TENSOR_10_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_10_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_TENSOR_CONFIG 0x32C

#define KERNEL_TENSOR_10_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_10_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_10_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_10_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_10_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_10_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_10_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_10_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_10_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_10_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_10_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_10_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_10_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_10_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_10_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_10_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_10_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_10_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_10_DIM_0_SIZE 0x330

#define KERNEL_TENSOR_10_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_0_STRIDE 0x334

#define KERNEL_TENSOR_10_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_1_SIZE 0x338

#define KERNEL_TENSOR_10_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_1_STRIDE 0x33C

#define KERNEL_TENSOR_10_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_2_SIZE 0x340

#define KERNEL_TENSOR_10_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_2_STRIDE 0x344

#define KERNEL_TENSOR_10_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_3_SIZE 0x348

#define KERNEL_TENSOR_10_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_3_STRIDE 0x34C

#define KERNEL_TENSOR_10_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_4_SIZE 0x350

#define KERNEL_TENSOR_10_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_DIM_4_STRIDE 0x354

#define KERNEL_TENSOR_10_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_10_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_10_PREF_STRIDE 0x358

#define KERNEL_TENSOR_10_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_10_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH 0x35C

#define KERNEL_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH 0x360

#define KERNEL_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH 0x364

#define KERNEL_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH 0x368

#define KERNEL_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH 0x36C

#define KERNEL_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_11_BASE_ADDR_LOW 0x370

#define KERNEL_TENSOR_11_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_11_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_BASE_ADDR_HIGH 0x374

#define KERNEL_TENSOR_11_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_11_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_PADDING_VALUE 0x378

#define KERNEL_TENSOR_11_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_11_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_TENSOR_CONFIG 0x37C

#define KERNEL_TENSOR_11_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_11_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_11_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_11_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_11_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_11_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_11_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_11_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_11_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_11_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_11_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_11_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_11_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_11_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_11_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_11_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_11_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_11_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_11_DIM_0_SIZE 0x380

#define KERNEL_TENSOR_11_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_0_STRIDE 0x384

#define KERNEL_TENSOR_11_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_1_SIZE 0x388

#define KERNEL_TENSOR_11_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_1_STRIDE 0x38C

#define KERNEL_TENSOR_11_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_2_SIZE 0x390

#define KERNEL_TENSOR_11_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_2_STRIDE 0x394

#define KERNEL_TENSOR_11_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_3_SIZE 0x398

#define KERNEL_TENSOR_11_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_3_STRIDE 0x39C

#define KERNEL_TENSOR_11_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_4_SIZE 0x3A0

#define KERNEL_TENSOR_11_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_DIM_4_STRIDE 0x3A4

#define KERNEL_TENSOR_11_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_11_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_11_PREF_STRIDE 0x3A8

#define KERNEL_TENSOR_11_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_11_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH 0x3AC

#define KERNEL_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH 0x3B0

#define KERNEL_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH 0x3B4

#define KERNEL_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH 0x3B8

#define KERNEL_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH 0x3BC

#define KERNEL_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_12_BASE_ADDR_LOW 0x3C0

#define KERNEL_TENSOR_12_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_12_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_BASE_ADDR_HIGH 0x3C4

#define KERNEL_TENSOR_12_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_12_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_PADDING_VALUE 0x3C8

#define KERNEL_TENSOR_12_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_12_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_TENSOR_CONFIG 0x3CC

#define KERNEL_TENSOR_12_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_12_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_12_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_12_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_12_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_12_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_12_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_12_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_12_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_12_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_12_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_12_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_12_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_12_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_12_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_12_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_12_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_12_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_12_DIM_0_SIZE 0x3D0

#define KERNEL_TENSOR_12_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_0_STRIDE 0x3D4

#define KERNEL_TENSOR_12_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_1_SIZE 0x3D8

#define KERNEL_TENSOR_12_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_1_STRIDE 0x3DC

#define KERNEL_TENSOR_12_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_2_SIZE 0x3E0

#define KERNEL_TENSOR_12_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_2_STRIDE 0x3E4

#define KERNEL_TENSOR_12_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_3_SIZE 0x3E8

#define KERNEL_TENSOR_12_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_3_STRIDE 0x3EC

#define KERNEL_TENSOR_12_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_4_SIZE 0x3F0

#define KERNEL_TENSOR_12_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_DIM_4_STRIDE 0x3F4

#define KERNEL_TENSOR_12_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_12_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_12_PREF_STRIDE 0x3F8

#define KERNEL_TENSOR_12_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_12_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH 0x3FC

#define KERNEL_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH 0x400

#define KERNEL_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH 0x404

#define KERNEL_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH 0x408

#define KERNEL_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH 0x40C

#define KERNEL_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_13_BASE_ADDR_LOW 0x410

#define KERNEL_TENSOR_13_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_13_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_BASE_ADDR_HIGH 0x414

#define KERNEL_TENSOR_13_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_13_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_PADDING_VALUE 0x418

#define KERNEL_TENSOR_13_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_13_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_TENSOR_CONFIG 0x41C

#define KERNEL_TENSOR_13_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_13_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_13_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_13_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_13_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_13_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_13_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_13_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_13_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_13_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_13_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_13_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_13_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_13_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_13_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_13_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_13_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_13_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_13_DIM_0_SIZE 0x420

#define KERNEL_TENSOR_13_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_0_STRIDE 0x424

#define KERNEL_TENSOR_13_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_1_SIZE 0x428

#define KERNEL_TENSOR_13_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_1_STRIDE 0x42C

#define KERNEL_TENSOR_13_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_2_SIZE 0x430

#define KERNEL_TENSOR_13_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_2_STRIDE 0x434

#define KERNEL_TENSOR_13_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_3_SIZE 0x438

#define KERNEL_TENSOR_13_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_3_STRIDE 0x43C

#define KERNEL_TENSOR_13_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_4_SIZE 0x440

#define KERNEL_TENSOR_13_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_DIM_4_STRIDE 0x444

#define KERNEL_TENSOR_13_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_13_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_13_PREF_STRIDE 0x448

#define KERNEL_TENSOR_13_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_13_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH 0x44C

#define KERNEL_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH 0x450

#define KERNEL_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH 0x454

#define KERNEL_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH 0x458

#define KERNEL_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH 0x45C

#define KERNEL_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_14_BASE_ADDR_LOW 0x460

#define KERNEL_TENSOR_14_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_14_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_BASE_ADDR_HIGH 0x464

#define KERNEL_TENSOR_14_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_14_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_PADDING_VALUE 0x468

#define KERNEL_TENSOR_14_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_14_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_TENSOR_CONFIG 0x46C

#define KERNEL_TENSOR_14_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_14_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_14_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_14_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_14_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_14_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_14_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_14_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_14_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_14_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_14_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_14_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_14_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_14_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_14_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_14_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_14_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_14_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_14_DIM_0_SIZE 0x470

#define KERNEL_TENSOR_14_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_0_STRIDE 0x474

#define KERNEL_TENSOR_14_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_1_SIZE 0x478

#define KERNEL_TENSOR_14_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_1_STRIDE 0x47C

#define KERNEL_TENSOR_14_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_2_SIZE 0x480

#define KERNEL_TENSOR_14_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_2_STRIDE 0x484

#define KERNEL_TENSOR_14_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_3_SIZE 0x488

#define KERNEL_TENSOR_14_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_3_STRIDE 0x48C

#define KERNEL_TENSOR_14_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_4_SIZE 0x490

#define KERNEL_TENSOR_14_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_DIM_4_STRIDE 0x494

#define KERNEL_TENSOR_14_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_14_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_14_PREF_STRIDE 0x498

#define KERNEL_TENSOR_14_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_14_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH 0x49C

#define KERNEL_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH 0x4A0

#define KERNEL_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH 0x4A4

#define KERNEL_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH 0x4A8

#define KERNEL_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH 0x4AC

#define KERNEL_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_15_BASE_ADDR_LOW 0x4B0

#define KERNEL_TENSOR_15_BASE_ADDR_LOW_V_SHIFT 0
#define KERNEL_TENSOR_15_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_BASE_ADDR_HIGH 0x4B4

#define KERNEL_TENSOR_15_BASE_ADDR_HIGH_V_SHIFT 0
#define KERNEL_TENSOR_15_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_PADDING_VALUE 0x4B8

#define KERNEL_TENSOR_15_PADDING_VALUE_V_SHIFT 0
#define KERNEL_TENSOR_15_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_TENSOR_CONFIG 0x4BC

#define KERNEL_TENSOR_15_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define KERNEL_TENSOR_15_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define KERNEL_TENSOR_15_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define KERNEL_TENSOR_15_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define KERNEL_TENSOR_15_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define KERNEL_TENSOR_15_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define KERNEL_TENSOR_15_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define KERNEL_TENSOR_15_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define KERNEL_TENSOR_15_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define KERNEL_TENSOR_15_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define KERNEL_TENSOR_15_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define KERNEL_TENSOR_15_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define KERNEL_TENSOR_15_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define KERNEL_TENSOR_15_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define KERNEL_TENSOR_15_TENSOR_CONFIG_L0CD_SHIFT 25
#define KERNEL_TENSOR_15_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define KERNEL_TENSOR_15_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define KERNEL_TENSOR_15_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define KERNEL_TENSOR_15_DIM_0_SIZE 0x4C0

#define KERNEL_TENSOR_15_DIM_0_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_0_STRIDE 0x4C4

#define KERNEL_TENSOR_15_DIM_0_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_1_SIZE 0x4C8

#define KERNEL_TENSOR_15_DIM_1_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_1_STRIDE 0x4CC

#define KERNEL_TENSOR_15_DIM_1_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_2_SIZE 0x4D0

#define KERNEL_TENSOR_15_DIM_2_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_2_STRIDE 0x4D4

#define KERNEL_TENSOR_15_DIM_2_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_3_SIZE 0x4D8

#define KERNEL_TENSOR_15_DIM_3_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_3_STRIDE 0x4DC

#define KERNEL_TENSOR_15_DIM_3_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_4_SIZE 0x4E0

#define KERNEL_TENSOR_15_DIM_4_SIZE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_DIM_4_STRIDE 0x4E4

#define KERNEL_TENSOR_15_DIM_4_STRIDE_V_SHIFT 0
#define KERNEL_TENSOR_15_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define KERNEL_TENSOR_15_PREF_STRIDE 0x4E8

#define KERNEL_TENSOR_15_PREF_STRIDE_VAL_SHIFT 0
#define KERNEL_TENSOR_15_PREF_STRIDE_VAL_MASK 0xFFFF

#define KERNEL_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH 0x4EC

#define KERNEL_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH 0x4F0

#define KERNEL_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH 0x4F4

#define KERNEL_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH 0x4F8

#define KERNEL_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH 0x4FC

#define KERNEL_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define KERNEL_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define KERNEL_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define KERNEL_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_SYNC_OBJECT_MESSAGE 0x500

#define KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT 0
#define KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK 0xFFFF
#define KERNEL_SYNC_OBJECT_MESSAGE_RSV_SHIFT 16
#define KERNEL_SYNC_OBJECT_MESSAGE_RSV_MASK 0x1FFF0000
#define KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT 29
#define KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK 0xE0000000

#define KERNEL_SYNC_OBJECT_ADDR 0x504

#define KERNEL_SYNC_OBJECT_ADDR_V_SHIFT 0
#define KERNEL_SYNC_OBJECT_ADDR_V_MASK 0xFFFFFFFF

#define KERNEL_KERNEL_BASE_ADDRESS_LOW 0x508

#define KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT 0
#define KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK 0xFFFFFFFF

#define KERNEL_KERNEL_BASE_ADDRESS_HIGH 0x50C

#define KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT 0
#define KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF

#define KERNEL_TID_BASE_DIM_0 0x510

#define KERNEL_TID_BASE_DIM_0_V_SHIFT 0
#define KERNEL_TID_BASE_DIM_0_V_MASK 0xFFFFFFFF

#define KERNEL_TID_SIZE_DIM_0 0x514

#define KERNEL_TID_SIZE_DIM_0_V_SHIFT 0
#define KERNEL_TID_SIZE_DIM_0_V_MASK 0xFFFFFFFF

#define KERNEL_TID_BASE_DIM_1 0x518

#define KERNEL_TID_BASE_DIM_1_V_SHIFT 0
#define KERNEL_TID_BASE_DIM_1_V_MASK 0xFFFFFFFF

#define KERNEL_TID_SIZE_DIM_1 0x51C

#define KERNEL_TID_SIZE_DIM_1_V_SHIFT 0
#define KERNEL_TID_SIZE_DIM_1_V_MASK 0xFFFFFFFF

#define KERNEL_TID_BASE_DIM_2 0x520

#define KERNEL_TID_BASE_DIM_2_V_SHIFT 0
#define KERNEL_TID_BASE_DIM_2_V_MASK 0xFFFFFFFF

#define KERNEL_TID_SIZE_DIM_2 0x524

#define KERNEL_TID_SIZE_DIM_2_V_SHIFT 0
#define KERNEL_TID_SIZE_DIM_2_V_MASK 0xFFFFFFFF

#define KERNEL_TID_BASE_DIM_3 0x528

#define KERNEL_TID_BASE_DIM_3_V_SHIFT 0
#define KERNEL_TID_BASE_DIM_3_V_MASK 0xFFFFFFFF

#define KERNEL_TID_SIZE_DIM_3 0x52C

#define KERNEL_TID_SIZE_DIM_3_V_SHIFT 0
#define KERNEL_TID_SIZE_DIM_3_V_MASK 0xFFFFFFFF

#define KERNEL_TID_BASE_DIM_4 0x530

#define KERNEL_TID_BASE_DIM_4_V_SHIFT 0
#define KERNEL_TID_BASE_DIM_4_V_MASK 0xFFFFFFFF

#define KERNEL_TID_SIZE_DIM_4 0x534

#define KERNEL_TID_SIZE_DIM_4_V_SHIFT 0
#define KERNEL_TID_SIZE_DIM_4_V_MASK 0xFFFFFFFF

#define KERNEL_KERNEL_CONFIG 0x538

#define KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT 0
#define KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK 0x1
#define KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT 1
#define KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK 0x2
#define KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT 2
#define KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK 0xFC
#define KERNEL_KERNEL_CONFIG_RD_RATE_LIMIT_RST_TOKEN_SHIFT 8
#define KERNEL_KERNEL_CONFIG_RD_RATE_LIMIT_RST_TOKEN_MASK 0xFF00
#define KERNEL_KERNEL_CONFIG_WR_RATE_LIMIT_RST_TOKEN_SHIFT 16
#define KERNEL_KERNEL_CONFIG_WR_RATE_LIMIT_RST_TOKEN_MASK 0xFF0000
#define KERNEL_KERNEL_CONFIG_IRF_32BIT_COMPATIBILITY_SHIFT 24
#define KERNEL_KERNEL_CONFIG_IRF_32BIT_COMPATIBILITY_MASK 0x1000000

#define KERNEL_KERNEL_ID 0x53C

#define KERNEL_KERNEL_ID_V_SHIFT 0
#define KERNEL_KERNEL_ID_V_MASK 0xFFFF

#define KERNEL_POWER_LOOP 0x540

#define KERNEL_POWER_LOOP_START_EN_SHIFT 0
#define KERNEL_POWER_LOOP_START_EN_MASK 0x1
#define KERNEL_POWER_LOOP_END_EN_SHIFT 1
#define KERNEL_POWER_LOOP_END_EN_MASK 0x2
#define KERNEL_POWER_LOOP_PAYLOAD_SHIFT 4
#define KERNEL_POWER_LOOP_PAYLOAD_MASK 0xFF0

#define KERNEL_SRF_0 0x544

#define KERNEL_SRF_0_V_SHIFT 0
#define KERNEL_SRF_0_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_1 0x548

#define KERNEL_SRF_1_V_SHIFT 0
#define KERNEL_SRF_1_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_2 0x54C

#define KERNEL_SRF_2_V_SHIFT 0
#define KERNEL_SRF_2_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_3 0x550

#define KERNEL_SRF_3_V_SHIFT 0
#define KERNEL_SRF_3_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_4 0x554

#define KERNEL_SRF_4_V_SHIFT 0
#define KERNEL_SRF_4_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_5 0x558

#define KERNEL_SRF_5_V_SHIFT 0
#define KERNEL_SRF_5_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_6 0x55C

#define KERNEL_SRF_6_V_SHIFT 0
#define KERNEL_SRF_6_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_7 0x560

#define KERNEL_SRF_7_V_SHIFT 0
#define KERNEL_SRF_7_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_8 0x564

#define KERNEL_SRF_8_V_SHIFT 0
#define KERNEL_SRF_8_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_9 0x568

#define KERNEL_SRF_9_V_SHIFT 0
#define KERNEL_SRF_9_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_10 0x56C

#define KERNEL_SRF_10_V_SHIFT 0
#define KERNEL_SRF_10_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_11 0x570

#define KERNEL_SRF_11_V_SHIFT 0
#define KERNEL_SRF_11_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_12 0x574

#define KERNEL_SRF_12_V_SHIFT 0
#define KERNEL_SRF_12_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_13 0x578

#define KERNEL_SRF_13_V_SHIFT 0
#define KERNEL_SRF_13_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_14 0x57C

#define KERNEL_SRF_14_V_SHIFT 0
#define KERNEL_SRF_14_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_15 0x580

#define KERNEL_SRF_15_V_SHIFT 0
#define KERNEL_SRF_15_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_16 0x584

#define KERNEL_SRF_16_V_SHIFT 0
#define KERNEL_SRF_16_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_17 0x588

#define KERNEL_SRF_17_V_SHIFT 0
#define KERNEL_SRF_17_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_18 0x58C

#define KERNEL_SRF_18_V_SHIFT 0
#define KERNEL_SRF_18_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_19 0x590

#define KERNEL_SRF_19_V_SHIFT 0
#define KERNEL_SRF_19_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_20 0x594

#define KERNEL_SRF_20_V_SHIFT 0
#define KERNEL_SRF_20_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_21 0x598

#define KERNEL_SRF_21_V_SHIFT 0
#define KERNEL_SRF_21_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_22 0x59C

#define KERNEL_SRF_22_V_SHIFT 0
#define KERNEL_SRF_22_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_23 0x5A0

#define KERNEL_SRF_23_V_SHIFT 0
#define KERNEL_SRF_23_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_24 0x5A4

#define KERNEL_SRF_24_V_SHIFT 0
#define KERNEL_SRF_24_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_25 0x5A8

#define KERNEL_SRF_25_V_SHIFT 0
#define KERNEL_SRF_25_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_26 0x5AC

#define KERNEL_SRF_26_V_SHIFT 0
#define KERNEL_SRF_26_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_27 0x5B0

#define KERNEL_SRF_27_V_SHIFT 0
#define KERNEL_SRF_27_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_28 0x5B4

#define KERNEL_SRF_28_V_SHIFT 0
#define KERNEL_SRF_28_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_29 0x5B8

#define KERNEL_SRF_29_V_SHIFT 0
#define KERNEL_SRF_29_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_30 0x5BC

#define KERNEL_SRF_30_V_SHIFT 0
#define KERNEL_SRF_30_V_MASK 0xFFFFFFFF

#define KERNEL_SRF_31 0x5C0

#define KERNEL_SRF_31_V_SHIFT 0
#define KERNEL_SRF_31_V_MASK 0xFFFFFFFF

#define KERNEL_KERNEL_ID_INC 0x5C4

#define KERNEL_KERNEL_ID_INC_V_SHIFT 0
#define KERNEL_KERNEL_ID_INC_V_MASK 0xFF

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_0 0x5C8

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_0_BASE_HIGH_SHIFT 0
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_0_BASE_HIGH_MASK 0xFFF
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_0_SIZE_HIGH_SHIFT 16
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_0_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_1 0x5CC

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_1_BASE_HIGH_SHIFT 0
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_1_BASE_HIGH_MASK 0xFFF
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_1_SIZE_HIGH_SHIFT 16
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_1_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_2 0x5D0

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_2_BASE_HIGH_SHIFT 0
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_2_BASE_HIGH_MASK 0xFFF
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_2_SIZE_HIGH_SHIFT 16
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_2_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_3 0x5D4

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_3_BASE_HIGH_SHIFT 0
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_3_BASE_HIGH_MASK 0xFFF
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_3_SIZE_HIGH_SHIFT 16
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_3_SIZE_HIGH_MASK 0xFFF0000

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_4 0x5D8

#define KERNEL_TID_BASE_SIZE_HIGH_DIM_4_BASE_HIGH_SHIFT 0
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_4_BASE_HIGH_MASK 0xFFF
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_4_SIZE_HIGH_SHIFT 16
#define KERNEL_TID_BASE_SIZE_HIGH_DIM_4_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_0_BASE_ADDR_LOW 0x5DC

#define QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_0_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_BASE_ADDR_HIGH 0x5E0

#define QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_PADDING_VALUE 0x5E4

#define QM_TENSOR_0_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_0_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_TENSOR_CONFIG 0x5E8

#define QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_0_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_0_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_0_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_0_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_0_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_0_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_0_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_0_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_0_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_0_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_0_DIM_0_SIZE 0x5EC

#define QM_TENSOR_0_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_0_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_0_STRIDE 0x5F0

#define QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_0_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_1_SIZE 0x5F4

#define QM_TENSOR_0_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_0_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_1_STRIDE 0x5F8

#define QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_0_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_2_SIZE 0x5FC

#define QM_TENSOR_0_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_0_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_2_STRIDE 0x600

#define QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_0_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_3_SIZE 0x604

#define QM_TENSOR_0_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_0_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_3_STRIDE 0x608

#define QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_0_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_4_SIZE 0x60C

#define QM_TENSOR_0_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_0_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_DIM_4_STRIDE 0x610

#define QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_0_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_0_PREF_STRIDE 0x614

#define QM_TENSOR_0_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_0_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH 0x618

#define QM_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_0_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH 0x61C

#define QM_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_0_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH 0x620

#define QM_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_0_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH 0x624

#define QM_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_0_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH 0x628

#define QM_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_0_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_1_BASE_ADDR_LOW 0x62C

#define QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_1_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_BASE_ADDR_HIGH 0x630

#define QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_PADDING_VALUE 0x634

#define QM_TENSOR_1_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_1_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_TENSOR_CONFIG 0x638

#define QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_1_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_1_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_1_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_1_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_1_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_1_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_1_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_1_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_1_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_1_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_1_DIM_0_SIZE 0x63C

#define QM_TENSOR_1_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_1_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_0_STRIDE 0x640

#define QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_1_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_1_SIZE 0x644

#define QM_TENSOR_1_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_1_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_1_STRIDE 0x648

#define QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_1_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_2_SIZE 0x64C

#define QM_TENSOR_1_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_1_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_2_STRIDE 0x650

#define QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_1_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_3_SIZE 0x654

#define QM_TENSOR_1_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_1_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_3_STRIDE 0x658

#define QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_1_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_4_SIZE 0x65C

#define QM_TENSOR_1_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_1_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_DIM_4_STRIDE 0x660

#define QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_1_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_1_PREF_STRIDE 0x664

#define QM_TENSOR_1_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_1_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH 0x668

#define QM_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_1_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH 0x66C

#define QM_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_1_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH 0x670

#define QM_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_1_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH 0x674

#define QM_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_1_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH 0x678

#define QM_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_1_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_2_BASE_ADDR_LOW 0x67C

#define QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_2_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_BASE_ADDR_HIGH 0x680

#define QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_PADDING_VALUE 0x684

#define QM_TENSOR_2_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_2_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_TENSOR_CONFIG 0x688

#define QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_2_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_2_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_2_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_2_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_2_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_2_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_2_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_2_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_2_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_2_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_2_DIM_0_SIZE 0x68C

#define QM_TENSOR_2_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_2_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_0_STRIDE 0x690

#define QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_2_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_1_SIZE 0x694

#define QM_TENSOR_2_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_2_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_1_STRIDE 0x698

#define QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_2_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_2_SIZE 0x69C

#define QM_TENSOR_2_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_2_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_2_STRIDE 0x6A0

#define QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_2_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_3_SIZE 0x6A4

#define QM_TENSOR_2_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_2_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_3_STRIDE 0x6A8

#define QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_2_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_4_SIZE 0x6AC

#define QM_TENSOR_2_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_2_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_DIM_4_STRIDE 0x6B0

#define QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_2_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_2_PREF_STRIDE 0x6B4

#define QM_TENSOR_2_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_2_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH 0x6B8

#define QM_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_2_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH 0x6BC

#define QM_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_2_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH 0x6C0

#define QM_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_2_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH 0x6C4

#define QM_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_2_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH 0x6C8

#define QM_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_2_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_3_BASE_ADDR_LOW 0x6CC

#define QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_3_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_BASE_ADDR_HIGH 0x6D0

#define QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_PADDING_VALUE 0x6D4

#define QM_TENSOR_3_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_3_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_TENSOR_CONFIG 0x6D8

#define QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_3_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_3_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_3_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_3_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_3_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_3_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_3_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_3_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_3_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_3_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_3_DIM_0_SIZE 0x6DC

#define QM_TENSOR_3_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_3_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_0_STRIDE 0x6E0

#define QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_3_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_1_SIZE 0x6E4

#define QM_TENSOR_3_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_3_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_1_STRIDE 0x6E8

#define QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_3_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_2_SIZE 0x6EC

#define QM_TENSOR_3_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_3_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_2_STRIDE 0x6F0

#define QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_3_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_3_SIZE 0x6F4

#define QM_TENSOR_3_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_3_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_3_STRIDE 0x6F8

#define QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_3_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_4_SIZE 0x6FC

#define QM_TENSOR_3_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_3_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_DIM_4_STRIDE 0x700

#define QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_3_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_3_PREF_STRIDE 0x704

#define QM_TENSOR_3_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_3_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH 0x708

#define QM_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_3_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH 0x70C

#define QM_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_3_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH 0x710

#define QM_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_3_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH 0x714

#define QM_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_3_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH 0x718

#define QM_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_3_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_4_BASE_ADDR_LOW 0x71C

#define QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_4_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_BASE_ADDR_HIGH 0x720

#define QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_PADDING_VALUE 0x724

#define QM_TENSOR_4_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_4_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_TENSOR_CONFIG 0x728

#define QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_4_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_4_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_4_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_4_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_4_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_4_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_4_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_4_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_4_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_4_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_4_DIM_0_SIZE 0x72C

#define QM_TENSOR_4_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_4_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_0_STRIDE 0x730

#define QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_4_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_1_SIZE 0x734

#define QM_TENSOR_4_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_4_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_1_STRIDE 0x738

#define QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_4_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_2_SIZE 0x73C

#define QM_TENSOR_4_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_4_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_2_STRIDE 0x740

#define QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_4_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_3_SIZE 0x744

#define QM_TENSOR_4_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_4_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_3_STRIDE 0x748

#define QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_4_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_4_SIZE 0x74C

#define QM_TENSOR_4_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_4_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_DIM_4_STRIDE 0x750

#define QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_4_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_4_PREF_STRIDE 0x754

#define QM_TENSOR_4_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_4_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH 0x758

#define QM_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_4_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH 0x75C

#define QM_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_4_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH 0x760

#define QM_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_4_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH 0x764

#define QM_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_4_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH 0x768

#define QM_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_4_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_5_BASE_ADDR_LOW 0x76C

#define QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_5_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_BASE_ADDR_HIGH 0x770

#define QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_PADDING_VALUE 0x774

#define QM_TENSOR_5_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_5_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_TENSOR_CONFIG 0x778

#define QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_5_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_5_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_5_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_5_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_5_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_5_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_5_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_5_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_5_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_5_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_5_DIM_0_SIZE 0x77C

#define QM_TENSOR_5_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_5_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_0_STRIDE 0x780

#define QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_5_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_1_SIZE 0x784

#define QM_TENSOR_5_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_5_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_1_STRIDE 0x788

#define QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_5_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_2_SIZE 0x78C

#define QM_TENSOR_5_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_5_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_2_STRIDE 0x790

#define QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_5_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_3_SIZE 0x794

#define QM_TENSOR_5_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_5_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_3_STRIDE 0x798

#define QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_5_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_4_SIZE 0x79C

#define QM_TENSOR_5_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_5_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_DIM_4_STRIDE 0x7A0

#define QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_5_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_5_PREF_STRIDE 0x7A4

#define QM_TENSOR_5_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_5_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH 0x7A8

#define QM_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_5_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH 0x7AC

#define QM_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_5_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH 0x7B0

#define QM_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_5_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH 0x7B4

#define QM_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_5_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH 0x7B8

#define QM_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_5_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_6_BASE_ADDR_LOW 0x7BC

#define QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_6_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_BASE_ADDR_HIGH 0x7C0

#define QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_PADDING_VALUE 0x7C4

#define QM_TENSOR_6_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_6_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_TENSOR_CONFIG 0x7C8

#define QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_6_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_6_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_6_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_6_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_6_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_6_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_6_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_6_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_6_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_6_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_6_DIM_0_SIZE 0x7CC

#define QM_TENSOR_6_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_6_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_0_STRIDE 0x7D0

#define QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_6_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_1_SIZE 0x7D4

#define QM_TENSOR_6_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_6_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_1_STRIDE 0x7D8

#define QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_6_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_2_SIZE 0x7DC

#define QM_TENSOR_6_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_6_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_2_STRIDE 0x7E0

#define QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_6_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_3_SIZE 0x7E4

#define QM_TENSOR_6_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_6_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_3_STRIDE 0x7E8

#define QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_6_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_4_SIZE 0x7EC

#define QM_TENSOR_6_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_6_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_DIM_4_STRIDE 0x7F0

#define QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_6_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_6_PREF_STRIDE 0x7F4

#define QM_TENSOR_6_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_6_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH 0x7F8

#define QM_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_6_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH 0x7FC

#define QM_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_6_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH 0x800

#define QM_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_6_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH 0x804

#define QM_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_6_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH 0x808

#define QM_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_6_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_7_BASE_ADDR_LOW 0x80C

#define QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_7_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_BASE_ADDR_HIGH 0x810

#define QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_PADDING_VALUE 0x814

#define QM_TENSOR_7_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_7_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_TENSOR_CONFIG 0x818

#define QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_7_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_7_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_7_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_7_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_7_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_7_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_7_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_7_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_7_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_7_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_7_DIM_0_SIZE 0x81C

#define QM_TENSOR_7_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_7_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_0_STRIDE 0x820

#define QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_7_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_1_SIZE 0x824

#define QM_TENSOR_7_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_7_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_1_STRIDE 0x828

#define QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_7_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_2_SIZE 0x82C

#define QM_TENSOR_7_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_7_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_2_STRIDE 0x830

#define QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_7_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_3_SIZE 0x834

#define QM_TENSOR_7_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_7_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_3_STRIDE 0x838

#define QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_7_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_4_SIZE 0x83C

#define QM_TENSOR_7_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_7_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_DIM_4_STRIDE 0x840

#define QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_7_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_7_PREF_STRIDE 0x844

#define QM_TENSOR_7_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_7_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH 0x848

#define QM_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_7_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH 0x84C

#define QM_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_7_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH 0x850

#define QM_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_7_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH 0x854

#define QM_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_7_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH 0x858

#define QM_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_7_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_8_BASE_ADDR_LOW 0x85C

#define QM_TENSOR_8_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_8_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_BASE_ADDR_HIGH 0x860

#define QM_TENSOR_8_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_8_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_PADDING_VALUE 0x864

#define QM_TENSOR_8_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_8_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_TENSOR_CONFIG 0x868

#define QM_TENSOR_8_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_8_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_8_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_8_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_8_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_8_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_8_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_8_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_8_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_8_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_8_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_8_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_8_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_8_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_8_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_8_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_8_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_8_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_8_DIM_0_SIZE 0x86C

#define QM_TENSOR_8_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_8_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_0_STRIDE 0x870

#define QM_TENSOR_8_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_8_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_1_SIZE 0x874

#define QM_TENSOR_8_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_8_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_1_STRIDE 0x878

#define QM_TENSOR_8_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_8_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_2_SIZE 0x87C

#define QM_TENSOR_8_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_8_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_2_STRIDE 0x880

#define QM_TENSOR_8_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_8_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_3_SIZE 0x884

#define QM_TENSOR_8_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_8_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_3_STRIDE 0x888

#define QM_TENSOR_8_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_8_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_4_SIZE 0x88C

#define QM_TENSOR_8_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_8_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_DIM_4_STRIDE 0x890

#define QM_TENSOR_8_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_8_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_8_PREF_STRIDE 0x894

#define QM_TENSOR_8_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_8_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH 0x898

#define QM_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_8_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH 0x89C

#define QM_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_8_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH 0x8A0

#define QM_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_8_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH 0x8A4

#define QM_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_8_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH 0x8A8

#define QM_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_8_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_9_BASE_ADDR_LOW 0x8AC

#define QM_TENSOR_9_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_9_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_BASE_ADDR_HIGH 0x8B0

#define QM_TENSOR_9_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_9_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_PADDING_VALUE 0x8B4

#define QM_TENSOR_9_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_9_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_TENSOR_CONFIG 0x8B8

#define QM_TENSOR_9_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_9_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_9_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_9_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_9_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_9_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_9_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_9_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_9_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_9_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_9_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_9_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_9_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_9_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_9_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_9_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_9_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_9_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_9_DIM_0_SIZE 0x8BC

#define QM_TENSOR_9_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_9_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_0_STRIDE 0x8C0

#define QM_TENSOR_9_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_9_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_1_SIZE 0x8C4

#define QM_TENSOR_9_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_9_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_1_STRIDE 0x8C8

#define QM_TENSOR_9_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_9_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_2_SIZE 0x8CC

#define QM_TENSOR_9_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_9_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_2_STRIDE 0x8D0

#define QM_TENSOR_9_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_9_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_3_SIZE 0x8D4

#define QM_TENSOR_9_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_9_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_3_STRIDE 0x8D8

#define QM_TENSOR_9_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_9_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_4_SIZE 0x8DC

#define QM_TENSOR_9_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_9_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_DIM_4_STRIDE 0x8E0

#define QM_TENSOR_9_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_9_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_9_PREF_STRIDE 0x8E4

#define QM_TENSOR_9_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_9_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH 0x8E8

#define QM_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_9_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH 0x8EC

#define QM_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_9_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH 0x8F0

#define QM_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_9_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH 0x8F4

#define QM_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_9_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH 0x8F8

#define QM_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_9_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_10_BASE_ADDR_LOW 0x8FC

#define QM_TENSOR_10_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_10_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_BASE_ADDR_HIGH 0x900

#define QM_TENSOR_10_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_10_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_PADDING_VALUE 0x904

#define QM_TENSOR_10_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_10_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_TENSOR_CONFIG 0x908

#define QM_TENSOR_10_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_10_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_10_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_10_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_10_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_10_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_10_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_10_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_10_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_10_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_10_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_10_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_10_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_10_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_10_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_10_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_10_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_10_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_10_DIM_0_SIZE 0x90C

#define QM_TENSOR_10_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_10_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_0_STRIDE 0x910

#define QM_TENSOR_10_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_10_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_1_SIZE 0x914

#define QM_TENSOR_10_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_10_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_1_STRIDE 0x918

#define QM_TENSOR_10_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_10_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_2_SIZE 0x91C

#define QM_TENSOR_10_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_10_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_2_STRIDE 0x920

#define QM_TENSOR_10_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_10_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_3_SIZE 0x924

#define QM_TENSOR_10_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_10_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_3_STRIDE 0x928

#define QM_TENSOR_10_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_10_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_4_SIZE 0x92C

#define QM_TENSOR_10_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_10_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_DIM_4_STRIDE 0x930

#define QM_TENSOR_10_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_10_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_10_PREF_STRIDE 0x934

#define QM_TENSOR_10_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_10_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH 0x938

#define QM_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_10_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH 0x93C

#define QM_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_10_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH 0x940

#define QM_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_10_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH 0x944

#define QM_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_10_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH 0x948

#define QM_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_10_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_11_BASE_ADDR_LOW 0x94C

#define QM_TENSOR_11_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_11_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_BASE_ADDR_HIGH 0x950

#define QM_TENSOR_11_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_11_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_PADDING_VALUE 0x954

#define QM_TENSOR_11_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_11_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_TENSOR_CONFIG 0x958

#define QM_TENSOR_11_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_11_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_11_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_11_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_11_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_11_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_11_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_11_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_11_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_11_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_11_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_11_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_11_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_11_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_11_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_11_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_11_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_11_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_11_DIM_0_SIZE 0x95C

#define QM_TENSOR_11_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_11_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_0_STRIDE 0x960

#define QM_TENSOR_11_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_11_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_1_SIZE 0x964

#define QM_TENSOR_11_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_11_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_1_STRIDE 0x968

#define QM_TENSOR_11_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_11_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_2_SIZE 0x96C

#define QM_TENSOR_11_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_11_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_2_STRIDE 0x970

#define QM_TENSOR_11_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_11_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_3_SIZE 0x974

#define QM_TENSOR_11_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_11_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_3_STRIDE 0x978

#define QM_TENSOR_11_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_11_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_4_SIZE 0x97C

#define QM_TENSOR_11_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_11_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_DIM_4_STRIDE 0x980

#define QM_TENSOR_11_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_11_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_11_PREF_STRIDE 0x984

#define QM_TENSOR_11_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_11_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH 0x988

#define QM_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_11_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH 0x98C

#define QM_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_11_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH 0x990

#define QM_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_11_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH 0x994

#define QM_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_11_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH 0x998

#define QM_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_11_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_12_BASE_ADDR_LOW 0x99C

#define QM_TENSOR_12_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_12_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_BASE_ADDR_HIGH 0x9A0

#define QM_TENSOR_12_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_12_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_PADDING_VALUE 0x9A4

#define QM_TENSOR_12_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_12_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_TENSOR_CONFIG 0x9A8

#define QM_TENSOR_12_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_12_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_12_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_12_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_12_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_12_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_12_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_12_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_12_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_12_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_12_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_12_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_12_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_12_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_12_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_12_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_12_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_12_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_12_DIM_0_SIZE 0x9AC

#define QM_TENSOR_12_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_12_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_0_STRIDE 0x9B0

#define QM_TENSOR_12_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_12_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_1_SIZE 0x9B4

#define QM_TENSOR_12_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_12_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_1_STRIDE 0x9B8

#define QM_TENSOR_12_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_12_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_2_SIZE 0x9BC

#define QM_TENSOR_12_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_12_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_2_STRIDE 0x9C0

#define QM_TENSOR_12_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_12_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_3_SIZE 0x9C4

#define QM_TENSOR_12_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_12_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_3_STRIDE 0x9C8

#define QM_TENSOR_12_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_12_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_4_SIZE 0x9CC

#define QM_TENSOR_12_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_12_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_DIM_4_STRIDE 0x9D0

#define QM_TENSOR_12_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_12_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_12_PREF_STRIDE 0x9D4

#define QM_TENSOR_12_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_12_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH 0x9D8

#define QM_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_12_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH 0x9DC

#define QM_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_12_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH 0x9E0

#define QM_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_12_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH 0x9E4

#define QM_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_12_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH 0x9E8

#define QM_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_12_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_13_BASE_ADDR_LOW 0x9EC

#define QM_TENSOR_13_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_13_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_BASE_ADDR_HIGH 0x9F0

#define QM_TENSOR_13_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_13_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_PADDING_VALUE 0x9F4

#define QM_TENSOR_13_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_13_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_TENSOR_CONFIG 0x9F8

#define QM_TENSOR_13_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_13_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_13_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_13_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_13_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_13_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_13_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_13_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_13_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_13_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_13_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_13_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_13_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_13_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_13_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_13_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_13_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_13_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_13_DIM_0_SIZE 0x9FC

#define QM_TENSOR_13_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_13_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_0_STRIDE 0xA00

#define QM_TENSOR_13_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_13_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_1_SIZE 0xA04

#define QM_TENSOR_13_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_13_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_1_STRIDE 0xA08

#define QM_TENSOR_13_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_13_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_2_SIZE 0xA0C

#define QM_TENSOR_13_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_13_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_2_STRIDE 0xA10

#define QM_TENSOR_13_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_13_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_3_SIZE 0xA14

#define QM_TENSOR_13_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_13_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_3_STRIDE 0xA18

#define QM_TENSOR_13_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_13_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_4_SIZE 0xA1C

#define QM_TENSOR_13_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_13_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_DIM_4_STRIDE 0xA20

#define QM_TENSOR_13_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_13_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_13_PREF_STRIDE 0xA24

#define QM_TENSOR_13_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_13_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH 0xA28

#define QM_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_13_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH 0xA2C

#define QM_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_13_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH 0xA30

#define QM_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_13_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH 0xA34

#define QM_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_13_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH 0xA38

#define QM_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_13_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_14_BASE_ADDR_LOW 0xA3C

#define QM_TENSOR_14_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_14_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_BASE_ADDR_HIGH 0xA40

#define QM_TENSOR_14_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_14_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_PADDING_VALUE 0xA44

#define QM_TENSOR_14_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_14_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_TENSOR_CONFIG 0xA48

#define QM_TENSOR_14_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_14_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_14_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_14_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_14_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_14_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_14_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_14_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_14_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_14_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_14_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_14_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_14_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_14_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_14_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_14_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_14_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_14_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_14_DIM_0_SIZE 0xA4C

#define QM_TENSOR_14_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_14_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_0_STRIDE 0xA50

#define QM_TENSOR_14_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_14_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_1_SIZE 0xA54

#define QM_TENSOR_14_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_14_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_1_STRIDE 0xA58

#define QM_TENSOR_14_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_14_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_2_SIZE 0xA5C

#define QM_TENSOR_14_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_14_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_2_STRIDE 0xA60

#define QM_TENSOR_14_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_14_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_3_SIZE 0xA64

#define QM_TENSOR_14_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_14_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_3_STRIDE 0xA68

#define QM_TENSOR_14_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_14_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_4_SIZE 0xA6C

#define QM_TENSOR_14_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_14_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_DIM_4_STRIDE 0xA70

#define QM_TENSOR_14_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_14_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_14_PREF_STRIDE 0xA74

#define QM_TENSOR_14_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_14_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH 0xA78

#define QM_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_14_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH 0xA7C

#define QM_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_14_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH 0xA80

#define QM_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_14_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH 0xA84

#define QM_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_14_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH 0xA88

#define QM_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_14_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_15_BASE_ADDR_LOW 0xA8C

#define QM_TENSOR_15_BASE_ADDR_LOW_V_SHIFT 0
#define QM_TENSOR_15_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_BASE_ADDR_HIGH 0xA90

#define QM_TENSOR_15_BASE_ADDR_HIGH_V_SHIFT 0
#define QM_TENSOR_15_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_PADDING_VALUE 0xA94

#define QM_TENSOR_15_PADDING_VALUE_V_SHIFT 0
#define QM_TENSOR_15_PADDING_VALUE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_TENSOR_CONFIG 0xA98

#define QM_TENSOR_15_TENSOR_CONFIG_DATA_TYPE_SHIFT 0
#define QM_TENSOR_15_TENSOR_CONFIG_DATA_TYPE_MASK 0xF
#define QM_TENSOR_15_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8
#define QM_TENSOR_15_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00
#define QM_TENSOR_15_TENSOR_CONFIG_LAST_DIM64_SHIFT 13
#define QM_TENSOR_15_TENSOR_CONFIG_LAST_DIM64_MASK 0x2000
#define QM_TENSOR_15_TENSOR_CONFIG_LAST_DIM_SHIFT 16
#define QM_TENSOR_15_TENSOR_CONFIG_LAST_DIM_MASK 0x70000
#define QM_TENSOR_15_TENSOR_CONFIG_RMW_SET_SHIFT 19
#define QM_TENSOR_15_TENSOR_CONFIG_RMW_SET_MASK 0x80000
#define QM_TENSOR_15_TENSOR_CONFIG_RMW_OP_SHIFT 21
#define QM_TENSOR_15_TENSOR_CONFIG_RMW_OP_MASK 0xE00000
#define QM_TENSOR_15_TENSOR_CONFIG_DUP_OOB_SHIFT 24
#define QM_TENSOR_15_TENSOR_CONFIG_DUP_OOB_MASK 0x1000000
#define QM_TENSOR_15_TENSOR_CONFIG_L0CD_SHIFT 25
#define QM_TENSOR_15_TENSOR_CONFIG_L0CD_MASK 0x2000000
#define QM_TENSOR_15_TENSOR_CONFIG_T_PREF_DIS_SHIFT 26
#define QM_TENSOR_15_TENSOR_CONFIG_T_PREF_DIS_MASK 0x4000000

#define QM_TENSOR_15_DIM_0_SIZE 0xA9C

#define QM_TENSOR_15_DIM_0_SIZE_V_SHIFT 0
#define QM_TENSOR_15_DIM_0_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_0_STRIDE 0xAA0

#define QM_TENSOR_15_DIM_0_STRIDE_V_SHIFT 0
#define QM_TENSOR_15_DIM_0_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_1_SIZE 0xAA4

#define QM_TENSOR_15_DIM_1_SIZE_V_SHIFT 0
#define QM_TENSOR_15_DIM_1_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_1_STRIDE 0xAA8

#define QM_TENSOR_15_DIM_1_STRIDE_V_SHIFT 0
#define QM_TENSOR_15_DIM_1_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_2_SIZE 0xAAC

#define QM_TENSOR_15_DIM_2_SIZE_V_SHIFT 0
#define QM_TENSOR_15_DIM_2_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_2_STRIDE 0xAB0

#define QM_TENSOR_15_DIM_2_STRIDE_V_SHIFT 0
#define QM_TENSOR_15_DIM_2_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_3_SIZE 0xAB4

#define QM_TENSOR_15_DIM_3_SIZE_V_SHIFT 0
#define QM_TENSOR_15_DIM_3_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_3_STRIDE 0xAB8

#define QM_TENSOR_15_DIM_3_STRIDE_V_SHIFT 0
#define QM_TENSOR_15_DIM_3_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_4_SIZE 0xABC

#define QM_TENSOR_15_DIM_4_SIZE_V_SHIFT 0
#define QM_TENSOR_15_DIM_4_SIZE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_DIM_4_STRIDE 0xAC0

#define QM_TENSOR_15_DIM_4_STRIDE_V_SHIFT 0
#define QM_TENSOR_15_DIM_4_STRIDE_V_MASK 0xFFFFFFFF

#define QM_TENSOR_15_PREF_STRIDE 0xAC4

#define QM_TENSOR_15_PREF_STRIDE_VAL_SHIFT 0
#define QM_TENSOR_15_PREF_STRIDE_VAL_MASK 0xFFFF

#define QM_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH 0xAC8

#define QM_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_15_DIM_0_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH 0xACC

#define QM_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_15_DIM_1_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH 0xAD0

#define QM_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_15_DIM_2_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH 0xAD4

#define QM_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_15_DIM_3_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH 0xAD8

#define QM_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_SHIFT 0
#define QM_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_STRIDE_HIGH_MASK 0xFFF
#define QM_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_SHIFT 16
#define QM_TENSOR_15_DIM_4_SIZE_STRIDE_HIGH_SIZE_HIGH_MASK 0xFFF0000

#define QM_SYNC_OBJECT_MESSAGE 0xADC

#define QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT 0
#define QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK 0xFFFF
#define QM_SYNC_OBJECT_MESSAGE_RSV_SHIFT 16
#define QM_SYNC_OBJECT_MESSAGE_RSV_MASK 0x1FFF0000
#define QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT 29
#define QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK 0xE0000000

#define QM_SYNC_OBJECT_ADDR 0xAE0

#define QM_SYNC_OBJECT_ADDR_V_SHIFT 0
#define QM_SYNC_OBJECT_ADDR_V_MASK 0xFFFFFFFF

#define QM_KERNEL_BASE_ADDRESS_LOW 0xAE4

#define QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT 0
#define QM_KERNEL_BASE_ADDRESS_LOW_V_MASK 0xFFFFFFFF

#define QM_KERNEL_BASE_ADDRESS_HIGH 0xAE8

#define QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT 0
#define QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF

#define QM_TID_BASE_DIM_0 0xAEC

#define QM_TID_BASE_DIM_0_V_SHIFT 0
#define QM_TID_BASE_DIM_0_V_MASK 0xFFFFFFFF

#define QM_TID_SIZE_DIM_0 0xAF0

#define QM_TID_SIZE_DIM_0_V_SHIFT 0
#define QM_TID_SIZE_DIM_0_V_MASK 0xFFFFFFFF

#define QM_TID_BASE_DIM_1 0xAF4

#define QM_TID_BASE_DIM_1_V_SHIFT 0
#define QM_TID_BASE_DIM_1_V_MASK 0xFFFFFFFF

#define QM_TID_SIZE_DIM_1 0xAF8

#define QM_TID_SIZE_DIM_1_V_SHIFT 0
#define QM_TID_SIZE_DIM_1_V_MASK 0xFFFFFFFF

#define QM_TID_BASE_DIM_2 0xAFC

#define QM_TID_BASE_DIM_2_V_SHIFT 0
#define QM_TID_BASE_DIM_2_V_MASK 0xFFFFFFFF

#define QM_TID_SIZE_DIM_2 0xB00

#define QM_TID_SIZE_DIM_2_V_SHIFT 0
#define QM_TID_SIZE_DIM_2_V_MASK 0xFFFFFFFF

#define QM_TID_BASE_DIM_3 0xB04

#define QM_TID_BASE_DIM_3_V_SHIFT 0
#define QM_TID_BASE_DIM_3_V_MASK 0xFFFFFFFF

#define QM_TID_SIZE_DIM_3 0xB08

#define QM_TID_SIZE_DIM_3_V_SHIFT 0
#define QM_TID_SIZE_DIM_3_V_MASK 0xFFFFFFFF

#define QM_TID_BASE_DIM_4 0xB0C

#define QM_TID_BASE_DIM_4_V_SHIFT 0
#define QM_TID_BASE_DIM_4_V_MASK 0xFFFFFFFF

#define QM_TID_SIZE_DIM_4 0xB10

#define QM_TID_SIZE_DIM_4_V_SHIFT 0
#define QM_TID_SIZE_DIM_4_V_MASK 0xFFFFFFFF

#define QM_KERNEL_CONFIG 0xB14

#define QM_KERNEL_CONFIG_SMALL_VLM_SHIFT 0
#define QM_KERNEL_CONFIG_SMALL_VLM_MASK 0x1
#define QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT 1
#define QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK 0x2
#define QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT 2
#define QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK 0xFC
#define QM_KERNEL_CONFIG_RD_RATE_LIMIT_RST_TOKEN_SHIFT 8
#define QM_KERNEL_CONFIG_RD_RATE_LIMIT_RST_TOKEN_MASK 0xFF00
#define QM_KERNEL_CONFIG_WR_RATE_LIMIT_RST_TOKEN_SHIFT 16
#define QM_KERNEL_CONFIG_WR_RATE_LIMIT_RST_TOKEN_MASK 0xFF0000
#define QM_KERNEL_CONFIG_IRF_32BIT_COMPATIBILITY_SHIFT 24
#define QM_KERNEL_CONFIG_IRF_32BIT_COMPATIBILITY_MASK 0x1000000

#define QM_KERNEL_ID 0xB18

#define QM_KERNEL_ID_V_SHIFT 0
#define QM_KERNEL_ID_V_MASK 0xFFFF

#define QM_POWER_LOOP 0xB1C

#define QM_POWER_LOOP_START_EN_SHIFT 0
#define QM_POWER_LOOP_START_EN_MASK 0x1
#define QM_POWER_LOOP_END_EN_SHIFT 1
#define QM_POWER_LOOP_END_EN_MASK 0x2
#define QM_POWER_LOOP_PAYLOAD_SHIFT 4
#define QM_POWER_LOOP_PAYLOAD_MASK 0xFF0

#define QM_SRF_0 0xB20

#define QM_SRF_0_V_SHIFT 0
#define QM_SRF_0_V_MASK 0xFFFFFFFF

#define QM_SRF_1 0xB24

#define QM_SRF_1_V_SHIFT 0
#define QM_SRF_1_V_MASK 0xFFFFFFFF

#define QM_SRF_2 0xB28

#define QM_SRF_2_V_SHIFT 0
#define QM_SRF_2_V_MASK 0xFFFFFFFF

#define QM_SRF_3 0xB2C

#define QM_SRF_3_V_SHIFT 0
#define QM_SRF_3_V_MASK 0xFFFFFFFF

#define QM_SRF_4 0xB30

#define QM_SRF_4_V_SHIFT 0
#define QM_SRF_4_V_MASK 0xFFFFFFFF

#define QM_SRF_5 0xB34

#define QM_SRF_5_V_SHIFT 0
#define QM_SRF_5_V_MASK 0xFFFFFFFF

#define QM_SRF_6 0xB38

#define QM_SRF_6_V_SHIFT 0
#define QM_SRF_6_V_MASK 0xFFFFFFFF

#define QM_SRF_7 0xB3C

#define QM_SRF_7_V_SHIFT 0
#define QM_SRF_7_V_MASK 0xFFFFFFFF

#define QM_SRF_8 0xB40

#define QM_SRF_8_V_SHIFT 0
#define QM_SRF_8_V_MASK 0xFFFFFFFF

#define QM_SRF_9 0xB44

#define QM_SRF_9_V_SHIFT 0
#define QM_SRF_9_V_MASK 0xFFFFFFFF

#define QM_SRF_10 0xB48

#define QM_SRF_10_V_SHIFT 0
#define QM_SRF_10_V_MASK 0xFFFFFFFF

#define QM_SRF_11 0xB4C

#define QM_SRF_11_V_SHIFT 0
#define QM_SRF_11_V_MASK 0xFFFFFFFF

#define QM_SRF_12 0xB50

#define QM_SRF_12_V_SHIFT 0
#define QM_SRF_12_V_MASK 0xFFFFFFFF

#define QM_SRF_13 0xB54

#define QM_SRF_13_V_SHIFT 0
#define QM_SRF_13_V_MASK 0xFFFFFFFF

#define QM_SRF_14 0xB58

#define QM_SRF_14_V_SHIFT 0
#define QM_SRF_14_V_MASK 0xFFFFFFFF

#define QM_SRF_15 0xB5C

#define QM_SRF_15_V_SHIFT 0
#define QM_SRF_15_V_MASK 0xFFFFFFFF

#define QM_SRF_16 0xB60

#define QM_SRF_16_V_SHIFT 0
#define QM_SRF_16_V_MASK 0xFFFFFFFF

#define QM_SRF_17 0xB64

#define QM_SRF_17_V_SHIFT 0
#define QM_SRF_17_V_MASK 0xFFFFFFFF

#define QM_SRF_18 0xB68

#define QM_SRF_18_V_SHIFT 0
#define QM_SRF_18_V_MASK 0xFFFFFFFF

#define QM_SRF_19 0xB6C

#define QM_SRF_19_V_SHIFT 0
#define QM_SRF_19_V_MASK 0xFFFFFFFF

#define QM_SRF_20 0xB70

#define QM_SRF_20_V_SHIFT 0
#define QM_SRF_20_V_MASK 0xFFFFFFFF

#define QM_SRF_21 0xB74

#define QM_SRF_21_V_SHIFT 0
#define QM_SRF_21_V_MASK 0xFFFFFFFF

#define QM_SRF_22 0xB78

#define QM_SRF_22_V_SHIFT 0
#define QM_SRF_22_V_MASK 0xFFFFFFFF

#define QM_SRF_23 0xB7C

#define QM_SRF_23_V_SHIFT 0
#define QM_SRF_23_V_MASK 0xFFFFFFFF

#define QM_SRF_24 0xB80

#define QM_SRF_24_V_SHIFT 0
#define QM_SRF_24_V_MASK 0xFFFFFFFF

#define QM_SRF_25 0xB84

#define QM_SRF_25_V_SHIFT 0
#define QM_SRF_25_V_MASK 0xFFFFFFFF

#define QM_SRF_26 0xB88

#define QM_SRF_26_V_SHIFT 0
#define QM_SRF_26_V_MASK 0xFFFFFFFF

#define QM_SRF_27 0xB8C

#define QM_SRF_27_V_SHIFT 0
#define QM_SRF_27_V_MASK 0xFFFFFFFF

#define QM_SRF_28 0xB90

#define QM_SRF_28_V_SHIFT 0
#define QM_SRF_28_V_MASK 0xFFFFFFFF

#define QM_SRF_29 0xB94

#define QM_SRF_29_V_SHIFT 0
#define QM_SRF_29_V_MASK 0xFFFFFFFF

#define QM_SRF_30 0xB98

#define QM_SRF_30_V_SHIFT 0
#define QM_SRF_30_V_MASK 0xFFFFFFFF

#define QM_SRF_31 0xB9C

#define QM_SRF_31_V_SHIFT 0
#define QM_SRF_31_V_MASK 0xFFFFFFFF

#define QM_KERNEL_ID_INC 0xBA0

#define QM_KERNEL_ID_INC_V_SHIFT 0
#define QM_KERNEL_ID_INC_V_MASK 0xFF

#define QM_TID_BASE_SIZE_HIGH_DIM_0 0xBA4

#define QM_TID_BASE_SIZE_HIGH_DIM_0_BASE_HIGH_SHIFT 0
#define QM_TID_BASE_SIZE_HIGH_DIM_0_BASE_HIGH_MASK 0xFFF
#define QM_TID_BASE_SIZE_HIGH_DIM_0_SIZE_HIGH_SHIFT 16
#define QM_TID_BASE_SIZE_HIGH_DIM_0_SIZE_HIGH_MASK 0xFFF0000

#define QM_TID_BASE_SIZE_HIGH_DIM_1 0xBA8

#define QM_TID_BASE_SIZE_HIGH_DIM_1_BASE_HIGH_SHIFT 0
#define QM_TID_BASE_SIZE_HIGH_DIM_1_BASE_HIGH_MASK 0xFFF
#define QM_TID_BASE_SIZE_HIGH_DIM_1_SIZE_HIGH_SHIFT 16
#define QM_TID_BASE_SIZE_HIGH_DIM_1_SIZE_HIGH_MASK 0xFFF0000

#define QM_TID_BASE_SIZE_HIGH_DIM_2 0xBAC

#define QM_TID_BASE_SIZE_HIGH_DIM_2_BASE_HIGH_SHIFT 0
#define QM_TID_BASE_SIZE_HIGH_DIM_2_BASE_HIGH_MASK 0xFFF
#define QM_TID_BASE_SIZE_HIGH_DIM_2_SIZE_HIGH_SHIFT 16
#define QM_TID_BASE_SIZE_HIGH_DIM_2_SIZE_HIGH_MASK 0xFFF0000

#define QM_TID_BASE_SIZE_HIGH_DIM_3 0xBB0

#define QM_TID_BASE_SIZE_HIGH_DIM_3_BASE_HIGH_SHIFT 0
#define QM_TID_BASE_SIZE_HIGH_DIM_3_BASE_HIGH_MASK 0xFFF
#define QM_TID_BASE_SIZE_HIGH_DIM_3_SIZE_HIGH_SHIFT 16
#define QM_TID_BASE_SIZE_HIGH_DIM_3_SIZE_HIGH_MASK 0xFFF0000

#define QM_TID_BASE_SIZE_HIGH_DIM_4 0xBB4

#define QM_TID_BASE_SIZE_HIGH_DIM_4_BASE_HIGH_SHIFT 0
#define QM_TID_BASE_SIZE_HIGH_DIM_4_BASE_HIGH_MASK 0xFFF
#define QM_TID_BASE_SIZE_HIGH_DIM_4_SIZE_HIGH_SHIFT 16
#define QM_TID_BASE_SIZE_HIGH_DIM_4_SIZE_HIGH_MASK 0xFFF0000

#define TPC_COUNT 0xC18

#define TPC_COUNT_V_SHIFT 0
#define TPC_COUNT_V_MASK 0xFFFFFFFF

#define TPC_ID 0xC1C

#define TPC_ID_V_SHIFT 0
#define TPC_ID_V_MASK 0xFFFFFFFF

#define STALL_ON_ERR 0xC20

#define STALL_ON_ERR_V_SHIFT 0
#define STALL_ON_ERR_V_MASK 0x1

#define CLK_EN 0xC24

#define CLK_EN_LBW_CFG_DIS_SHIFT 0
#define CLK_EN_LBW_CFG_DIS_MASK 0x1
#define CLK_EN_DBG_CFG_DIS_SHIFT 4
#define CLK_EN_DBG_CFG_DIS_MASK 0x10

#define IQ_RL_EN 0xC28

#define IQ_RL_EN_V_SHIFT 0
#define IQ_RL_EN_V_MASK 0x1

#define IQ_RL_SAT 0xC2C

#define IQ_RL_SAT_V_SHIFT 0
#define IQ_RL_SAT_V_MASK 0xFF

#define IQ_RL_RST_TOKEN 0xC30

#define IQ_RL_RST_TOKEN_V_SHIFT 0
#define IQ_RL_RST_TOKEN_V_MASK 0xFF

#define IQ_RL_TIMEOUT 0xC34

#define IQ_RL_TIMEOUT_V_SHIFT 0
#define IQ_RL_TIMEOUT_V_MASK 0xFF

#define TSB_CFG_MTRR_2_0 0xC38

#define TSB_CFG_MTRR_2_0_PHY_BASE_ADD_LO_SHIFT 0
#define TSB_CFG_MTRR_2_0_PHY_BASE_ADD_LO_MASK 0xFFFFFF

#define TSB_CFG_MTRR_2_1 0xC3C

#define TSB_CFG_MTRR_2_1_PHY_BASE_ADD_LO_SHIFT 0
#define TSB_CFG_MTRR_2_1_PHY_BASE_ADD_LO_MASK 0xFFFFFF

#define TSB_CFG_MTRR_2_2 0xC40

#define TSB_CFG_MTRR_2_2_PHY_BASE_ADD_LO_SHIFT 0
#define TSB_CFG_MTRR_2_2_PHY_BASE_ADD_LO_MASK 0xFFFFFF

#define TSB_CFG_MTRR_2_3 0xC44

#define TSB_CFG_MTRR_2_3_PHY_BASE_ADD_LO_SHIFT 0
#define TSB_CFG_MTRR_2_3_PHY_BASE_ADD_LO_MASK 0xFFFFFF

#define IQ_LBW_CLK_EN 0xC48

#define IQ_LBW_CLK_EN_V_SHIFT 0
#define IQ_LBW_CLK_EN_V_MASK 0x1

#define TPC_LOCK_VALUE_0 0xC4C

#define TPC_LOCK_VALUE_0_VALUE_SHIFT 0
#define TPC_LOCK_VALUE_0_VALUE_MASK 0xFFFFFFFF

#define TPC_LOCK_VALUE_1 0xC50

#define TPC_LOCK_VALUE_1_VALUE_SHIFT 0
#define TPC_LOCK_VALUE_1_VALUE_MASK 0xFFFFFFFF

#define TPC_LOCK_VALUE_2 0xC54

#define TPC_LOCK_VALUE_2_VALUE_SHIFT 0
#define TPC_LOCK_VALUE_2_VALUE_MASK 0xFFFFFFFF

#define TPC_LOCK_VALUE_3 0xC58

#define TPC_LOCK_VALUE_3_VALUE_SHIFT 0
#define TPC_LOCK_VALUE_3_VALUE_MASK 0xFFFFFFFF

#define TPC_LOCK_0 0xC5C

#define TPC_LOCK_0_LOCK_SHIFT 0
#define TPC_LOCK_0_LOCK_MASK 0x1

#define TPC_LOCK_1 0xC60

#define TPC_LOCK_1_LOCK_SHIFT 0
#define TPC_LOCK_1_LOCK_MASK 0x1

#define TPC_LOCK_2 0xC64

#define TPC_LOCK_2_LOCK_SHIFT 0
#define TPC_LOCK_2_LOCK_MASK 0x1

#define TPC_LOCK_3 0xC68

#define TPC_LOCK_3_LOCK_SHIFT 0
#define TPC_LOCK_3_LOCK_MASK 0x1

#define CGU_SB 0xC6C

#define CGU_SB_TSB_DISABLE_SHIFT 0
#define CGU_SB_TSB_DISABLE_MASK 0x1

#define CGU_CNT 0xC70

#define CGU_CNT_DCACHE_DISABLE_SHIFT 0
#define CGU_CNT_DCACHE_DISABLE_MASK 0x1
#define CGU_CNT_WQ_DISABLE_SHIFT 1
#define CGU_CNT_WQ_DISABLE_MASK 0x2
#define CGU_CNT_SPU_AGU_ADDSUB_0_DISABLE_SHIFT 2
#define CGU_CNT_SPU_AGU_ADDSUB_0_DISABLE_MASK 0x4
#define CGU_CNT_SPU_AGU_ADDSUB_1_DISABLE_SHIFT 3
#define CGU_CNT_SPU_AGU_ADDSUB_1_DISABLE_MASK 0x8
#define CGU_CNT_SPU_AGU_ADDSUB_2_DISABLE_SHIFT 4
#define CGU_CNT_SPU_AGU_ADDSUB_2_DISABLE_MASK 0x10
#define CGU_CNT_SPU_AGU_ADDSUB_3_DISABLE_SHIFT 5
#define CGU_CNT_SPU_AGU_ADDSUB_3_DISABLE_MASK 0x20
#define CGU_CNT_SPU_AGU_ADDSUB_4_DISABLE_SHIFT 6
#define CGU_CNT_SPU_AGU_ADDSUB_4_DISABLE_MASK 0x40
#define CGU_CNT_SPU_AGU_CMP_0_DISABLE_SHIFT 7
#define CGU_CNT_SPU_AGU_CMP_0_DISABLE_MASK 0x80
#define CGU_CNT_SPU_AGU_CMP_1_DISABLE_SHIFT 8
#define CGU_CNT_SPU_AGU_CMP_1_DISABLE_MASK 0x100
#define CGU_CNT_SPU_AGU_CMP_2_DISABLE_SHIFT 9
#define CGU_CNT_SPU_AGU_CMP_2_DISABLE_MASK 0x200
#define CGU_CNT_SPU_AGU_CMP_3_DISABLE_SHIFT 10
#define CGU_CNT_SPU_AGU_CMP_3_DISABLE_MASK 0x400
#define CGU_CNT_SPU_AGU_CMP_4_DISABLE_SHIFT 11
#define CGU_CNT_SPU_AGU_CMP_4_DISABLE_MASK 0x800
#define CGU_CNT_MSAC_DISABLE_SHIFT 12
#define CGU_CNT_MSAC_DISABLE_MASK 0x1000
#define CGU_CNT_CONV_DISABLE_SHIFT 13
#define CGU_CNT_CONV_DISABLE_MASK 0x2000
#define CGU_CNT_NEARBYINT_DISABLE_SHIFT 14
#define CGU_CNT_NEARBYINT_DISABLE_MASK 0x4000
#define CGU_CNT_CMP_DISABLE_SHIFT 15
#define CGU_CNT_CMP_DISABLE_MASK 0x8000
#define CGU_CNT_FP_MAC_DISABLE_SHIFT 16
#define CGU_CNT_FP_MAC_DISABLE_MASK 0x10000
#define CGU_CNT_SOPS_SRC_A_D2_DISABLE_SHIFT 17
#define CGU_CNT_SOPS_SRC_A_D2_DISABLE_MASK 0x20000
#define CGU_CNT_SOPS_SRC_B_D2_DISABLE_SHIFT 18
#define CGU_CNT_SOPS_SRC_B_D2_DISABLE_MASK 0x40000
#define CGU_CNT_SOPS_SRC_E_D2_DISABLE_SHIFT 19
#define CGU_CNT_SOPS_SRC_E_D2_DISABLE_MASK 0x80000
#define CGU_CNT_SOPS_FMA_SRC_C_E1_DISABLE_SHIFT 20
#define CGU_CNT_SOPS_FMA_SRC_C_E1_DISABLE_MASK 0x100000
#define CGU_CNT_LD_SOPS_SRC_A_D2_DISABLE_SHIFT 21
#define CGU_CNT_LD_SOPS_SRC_A_D2_DISABLE_MASK 0x200000
#define CGU_CNT_ST_SOPS_SRC_A_D2_DISABLE_SHIFT 22
#define CGU_CNT_ST_SOPS_SRC_A_D2_DISABLE_MASK 0x400000
#define CGU_CNT_FP_ADDSUB_DISABLE_SHIFT 23
#define CGU_CNT_FP_ADDSUB_DISABLE_MASK 0x800000

#define CGU_CPE_0 0xC74

#define CGU_CPE_0_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_0_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_0_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_0_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_0_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_0_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_0_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_0_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_0_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_0_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_0_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_0_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_0_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_0_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_0_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_0_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_0_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_0_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_0_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_0_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_0_GLE_DISABLE_SHIFT 10
#define CGU_CPE_0_GLE_DISABLE_MASK 0x400
#define CGU_CPE_0_CMP_DISABLE_SHIFT 11
#define CGU_CPE_0_CMP_DISABLE_MASK 0x800
#define CGU_CPE_0_CONV_DISABLE_SHIFT 12
#define CGU_CPE_0_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_0_SB_DISABLE_SHIFT 13
#define CGU_CPE_0_SB_DISABLE_MASK 0x2000
#define CGU_CPE_0_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_0_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_0_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_0_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_0_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_0_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_0_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_0_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_0_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_0_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_0_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_0_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_1 0xC78

#define CGU_CPE_1_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_1_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_1_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_1_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_1_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_1_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_1_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_1_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_1_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_1_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_1_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_1_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_1_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_1_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_1_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_1_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_1_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_1_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_1_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_1_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_1_GLE_DISABLE_SHIFT 10
#define CGU_CPE_1_GLE_DISABLE_MASK 0x400
#define CGU_CPE_1_CMP_DISABLE_SHIFT 11
#define CGU_CPE_1_CMP_DISABLE_MASK 0x800
#define CGU_CPE_1_CONV_DISABLE_SHIFT 12
#define CGU_CPE_1_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_1_SB_DISABLE_SHIFT 13
#define CGU_CPE_1_SB_DISABLE_MASK 0x2000
#define CGU_CPE_1_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_1_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_1_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_1_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_1_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_1_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_1_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_1_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_1_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_1_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_1_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_1_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_2 0xC7C

#define CGU_CPE_2_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_2_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_2_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_2_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_2_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_2_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_2_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_2_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_2_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_2_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_2_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_2_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_2_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_2_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_2_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_2_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_2_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_2_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_2_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_2_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_2_GLE_DISABLE_SHIFT 10
#define CGU_CPE_2_GLE_DISABLE_MASK 0x400
#define CGU_CPE_2_CMP_DISABLE_SHIFT 11
#define CGU_CPE_2_CMP_DISABLE_MASK 0x800
#define CGU_CPE_2_CONV_DISABLE_SHIFT 12
#define CGU_CPE_2_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_2_SB_DISABLE_SHIFT 13
#define CGU_CPE_2_SB_DISABLE_MASK 0x2000
#define CGU_CPE_2_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_2_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_2_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_2_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_2_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_2_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_2_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_2_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_2_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_2_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_2_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_2_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_3 0xC80

#define CGU_CPE_3_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_3_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_3_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_3_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_3_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_3_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_3_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_3_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_3_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_3_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_3_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_3_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_3_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_3_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_3_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_3_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_3_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_3_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_3_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_3_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_3_GLE_DISABLE_SHIFT 10
#define CGU_CPE_3_GLE_DISABLE_MASK 0x400
#define CGU_CPE_3_CMP_DISABLE_SHIFT 11
#define CGU_CPE_3_CMP_DISABLE_MASK 0x800
#define CGU_CPE_3_CONV_DISABLE_SHIFT 12
#define CGU_CPE_3_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_3_SB_DISABLE_SHIFT 13
#define CGU_CPE_3_SB_DISABLE_MASK 0x2000
#define CGU_CPE_3_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_3_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_3_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_3_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_3_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_3_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_3_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_3_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_3_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_3_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_3_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_3_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_4 0xC84

#define CGU_CPE_4_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_4_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_4_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_4_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_4_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_4_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_4_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_4_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_4_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_4_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_4_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_4_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_4_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_4_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_4_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_4_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_4_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_4_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_4_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_4_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_4_GLE_DISABLE_SHIFT 10
#define CGU_CPE_4_GLE_DISABLE_MASK 0x400
#define CGU_CPE_4_CMP_DISABLE_SHIFT 11
#define CGU_CPE_4_CMP_DISABLE_MASK 0x800
#define CGU_CPE_4_CONV_DISABLE_SHIFT 12
#define CGU_CPE_4_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_4_SB_DISABLE_SHIFT 13
#define CGU_CPE_4_SB_DISABLE_MASK 0x2000
#define CGU_CPE_4_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_4_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_4_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_4_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_4_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_4_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_4_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_4_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_4_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_4_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_4_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_4_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_5 0xC88

#define CGU_CPE_5_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_5_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_5_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_5_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_5_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_5_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_5_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_5_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_5_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_5_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_5_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_5_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_5_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_5_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_5_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_5_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_5_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_5_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_5_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_5_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_5_GLE_DISABLE_SHIFT 10
#define CGU_CPE_5_GLE_DISABLE_MASK 0x400
#define CGU_CPE_5_CMP_DISABLE_SHIFT 11
#define CGU_CPE_5_CMP_DISABLE_MASK 0x800
#define CGU_CPE_5_CONV_DISABLE_SHIFT 12
#define CGU_CPE_5_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_5_SB_DISABLE_SHIFT 13
#define CGU_CPE_5_SB_DISABLE_MASK 0x2000
#define CGU_CPE_5_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_5_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_5_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_5_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_5_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_5_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_5_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_5_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_5_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_5_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_5_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_5_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_6 0xC8C

#define CGU_CPE_6_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_6_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_6_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_6_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_6_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_6_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_6_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_6_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_6_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_6_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_6_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_6_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_6_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_6_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_6_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_6_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_6_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_6_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_6_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_6_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_6_GLE_DISABLE_SHIFT 10
#define CGU_CPE_6_GLE_DISABLE_MASK 0x400
#define CGU_CPE_6_CMP_DISABLE_SHIFT 11
#define CGU_CPE_6_CMP_DISABLE_MASK 0x800
#define CGU_CPE_6_CONV_DISABLE_SHIFT 12
#define CGU_CPE_6_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_6_SB_DISABLE_SHIFT 13
#define CGU_CPE_6_SB_DISABLE_MASK 0x2000
#define CGU_CPE_6_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_6_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_6_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_6_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_6_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_6_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_6_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_6_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_6_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_6_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_6_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_6_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define CGU_CPE_7 0xC90

#define CGU_CPE_7_NEARBYINT_DISABLE_SHIFT 0
#define CGU_CPE_7_NEARBYINT_DISABLE_MASK 0x1
#define CGU_CPE_7_SOPS_SRC_A_DISABLE_SHIFT 1
#define CGU_CPE_7_SOPS_SRC_A_DISABLE_MASK 0x2
#define CGU_CPE_7_SOPS_SRC_B_DISABLE_SHIFT 2
#define CGU_CPE_7_SOPS_SRC_B_DISABLE_MASK 0x4
#define CGU_CPE_7_SOPS_SRC_E_DISABLE_SHIFT 3
#define CGU_CPE_7_SOPS_SRC_E_DISABLE_MASK 0x8
#define CGU_CPE_7_SOPS_SRC_D_DISABLE_SHIFT 4
#define CGU_CPE_7_SOPS_SRC_D_DISABLE_MASK 0x10
#define CGU_CPE_7_SOPS_SRC_C_DISABLE_SHIFT 5
#define CGU_CPE_7_SOPS_SRC_C_DISABLE_MASK 0x20
#define CGU_CPE_7_LD_SOPS_SRC_A_DISABLE_SHIFT 6
#define CGU_CPE_7_LD_SOPS_SRC_A_DISABLE_MASK 0x40
#define CGU_CPE_7_MSAC_DISABLE_SHIFT 7
#define CGU_CPE_7_MSAC_DISABLE_MASK 0x80
#define CGU_CPE_7_ADDSUB_DISABLE_SHIFT 8
#define CGU_CPE_7_ADDSUB_DISABLE_MASK 0x100
#define CGU_CPE_7_SHIFT_DISABLE_SHIFT 9
#define CGU_CPE_7_SHIFT_DISABLE_MASK 0x200
#define CGU_CPE_7_GLE_DISABLE_SHIFT 10
#define CGU_CPE_7_GLE_DISABLE_MASK 0x400
#define CGU_CPE_7_CMP_DISABLE_SHIFT 11
#define CGU_CPE_7_CMP_DISABLE_MASK 0x800
#define CGU_CPE_7_CONV_DISABLE_SHIFT 12
#define CGU_CPE_7_CONV_DISABLE_MASK 0x1000
#define CGU_CPE_7_SB_DISABLE_SHIFT 13
#define CGU_CPE_7_SB_DISABLE_MASK 0x2000
#define CGU_CPE_7_TBUF_DISABLE_SHIFT 14
#define CGU_CPE_7_TBUF_DISABLE_MASK 0x4000
#define CGU_CPE_7_ST_G_DISABLE_SHIFT 15
#define CGU_CPE_7_ST_G_DISABLE_MASK 0x8000
#define CGU_CPE_7_FP_MAC_0_DISABLE_SHIFT 16
#define CGU_CPE_7_FP_MAC_0_DISABLE_MASK 0x10000
#define CGU_CPE_7_FP_MAC_1_DISABLE_SHIFT 17
#define CGU_CPE_7_FP_MAC_1_DISABLE_MASK 0x20000
#define CGU_CPE_7_FP_ADDSUB_DISABLE_SHIFT 18
#define CGU_CPE_7_FP_ADDSUB_DISABLE_MASK 0x40000
#define CGU_CPE_7_ST_SOPS_SRC_C_DISABLE_SHIFT 19
#define CGU_CPE_7_ST_SOPS_SRC_C_DISABLE_MASK 0x80000

#define FP16_FTZ_IN 0xC94

#define FP16_FTZ_IN_MODE_SHIFT 0
#define FP16_FTZ_IN_MODE_MASK 0x1

#define DCACHE_CFG 0xC98

#define DCACHE_CFG_G_PREF_DIS_SHIFT 0
#define DCACHE_CFG_G_PREF_DIS_MASK 0x1
#define DCACHE_CFG_G_PREF_VLD_CLR_SHIFT 1
#define DCACHE_CFG_G_PREF_VLD_CLR_MASK 0x2
#define DCACHE_CFG_HALT_FLUSH_SHIFT 2
#define DCACHE_CFG_HALT_FLUSH_MASK 0x4
#define DCACHE_CFG_DEALIGN_DIS_SHIFT 3
#define DCACHE_CFG_DEALIGN_DIS_MASK 0x8

#define E2E_CRDT_TOP 0xC9C

#define E2E_CRDT_TOP_FORCE_EN_SHIFT 0
#define E2E_CRDT_TOP_FORCE_EN_MASK 0x1
#define E2E_CRDT_TOP_Y_X_FORCE_SHIFT 4
#define E2E_CRDT_TOP_Y_X_FORCE_MASK 0x1FF0

#define TPC_DCACHE_L0CD 0xCA0

#define TPC_DCACHE_L0CD_VAL_SHIFT 0
#define TPC_DCACHE_L0CD_VAL_MASK 0x1

#define TPC_SB_L0CD 0xCA4

#define TPC_SB_L0CD_VAL_SHIFT 0
#define TPC_SB_L0CD_VAL_MASK 0x1

#define CONV_ROUND_CSR 0xCA8

#define CONV_ROUND_CSR_MODE_SHIFT 0
#define CONV_ROUND_CSR_MODE_MASK 0x7

#define TSB_OCCUPANCY 0xCAC

#define TSB_OCCUPANCY_V_SHIFT 0
#define TSB_OCCUPANCY_V_MASK 0xFFFFFFFF

#define ARB_QNT_HBW_WEIGHT 0xCB0

#define ARB_QNT_HBW_WEIGHT_AR_SHIFT 0
#define ARB_QNT_HBW_WEIGHT_AR_MASK 0xFFF
#define ARB_QNT_HBW_WEIGHT_AW_SHIFT 12
#define ARB_QNT_HBW_WEIGHT_AW_MASK 0xFF000

#define ARB_QNT_LBW_WEIGHT 0xCB4

#define ARB_QNT_LBW_WEIGHT_AW_SHIFT 0
#define ARB_QNT_LBW_WEIGHT_AW_MASK 0xFF
#define ARB_QNT_LBW_WEIGHT_AR_SHIFT 8
#define ARB_QNT_LBW_WEIGHT_AR_MASK 0xFF00

#define ARB_CNT_HBW_WEIGHT 0xCB8

#define ARB_CNT_HBW_WEIGHT_AR_SHIFT 0
#define ARB_CNT_HBW_WEIGHT_AR_MASK 0xFFF
#define ARB_CNT_HBW_WEIGHT_AW_SHIFT 12
#define ARB_CNT_HBW_WEIGHT_AW_MASK 0xFFF000

#define ARB_CNT_LBW_WEIGHT 0xCBC

#define ARB_CNT_LBW_WEIGHT_AR_SHIFT 0
#define ARB_CNT_LBW_WEIGHT_AR_MASK 0xFF
#define ARB_CNT_LBW_WEIGHT_AW_SHIFT 8
#define ARB_CNT_LBW_WEIGHT_AW_MASK 0xFFF00

#define LUT_FUNC32_BASE2_ADDR_LO 0xCC0

#define LUT_FUNC32_BASE2_ADDR_LO_V_SHIFT 0
#define LUT_FUNC32_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC32_BASE2_ADDR_HI 0xCC4

#define LUT_FUNC32_BASE2_ADDR_HI_V_SHIFT 0
#define LUT_FUNC32_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF

#define LUT_FUNC64_BASE2_ADDR_LO 0xCC8

#define LUT_FUNC64_BASE2_ADDR_LO_V_SHIFT 0
#define LUT_FUNC64_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC64_BASE2_ADDR_HI 0xCCC

#define LUT_FUNC64_BASE2_ADDR_HI_V_SHIFT 0
#define LUT_FUNC64_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF

#define LUT_FUNC128_BASE2_ADDR_LO 0xCD0

#define LUT_FUNC128_BASE2_ADDR_LO_V_SHIFT 0
#define LUT_FUNC128_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC128_BASE2_ADDR_HI 0xCD4

#define LUT_FUNC128_BASE2_ADDR_HI_V_SHIFT 0
#define LUT_FUNC128_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF

#define LUT_FUNC256_BASE2_ADDR_LO 0xCD8

#define LUT_FUNC256_BASE2_ADDR_LO_V_SHIFT 0
#define LUT_FUNC256_BASE2_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC256_BASE2_ADDR_HI 0xCDC

#define LUT_FUNC256_BASE2_ADDR_HI_V_SHIFT 0
#define LUT_FUNC256_BASE2_ADDR_HI_V_MASK 0xFFFFFFFF

#define SPE_LFSR_POLYNOM 0xCE0

#define SPE_LFSR_POLYNOM_V_SHIFT 0
#define SPE_LFSR_POLYNOM_V_MASK 0xFFFFFFFF

#define TSB_CFG_MTRR_GLBL 0xCE4

#define TSB_CFG_MTRR_GLBL_EN_SHIFT 0
#define TSB_CFG_MTRR_GLBL_EN_MASK 0x1
#define TSB_CFG_MTRR_GLBL_DEFAULT_MEMORY_TYPE_SHIFT 4
#define TSB_CFG_MTRR_GLBL_DEFAULT_MEMORY_TYPE_MASK 0x10

#define TSB_CFG_MTRR_0 0xCE8

#define TSB_CFG_MTRR_0_VALID_SHIFT 0
#define TSB_CFG_MTRR_0_VALID_MASK 0x1
#define TSB_CFG_MTRR_0_MEMORY_TYPE_SHIFT 4
#define TSB_CFG_MTRR_0_MEMORY_TYPE_MASK 0x10
#define TSB_CFG_MTRR_0_PHY_BASE_ADD_SHIFT 8
#define TSB_CFG_MTRR_0_PHY_BASE_ADD_MASK 0xFFFF00

#define TSB_CFG_MTRR_1 0xCEC

#define TSB_CFG_MTRR_1_VALID_SHIFT 0
#define TSB_CFG_MTRR_1_VALID_MASK 0x1
#define TSB_CFG_MTRR_1_MEMORY_TYPE_SHIFT 4
#define TSB_CFG_MTRR_1_MEMORY_TYPE_MASK 0x10
#define TSB_CFG_MTRR_1_PHY_BASE_ADD_SHIFT 8
#define TSB_CFG_MTRR_1_PHY_BASE_ADD_MASK 0xFFFF00

#define TSB_CFG_MTRR_2 0xCF0

#define TSB_CFG_MTRR_2_VALID_SHIFT 0
#define TSB_CFG_MTRR_2_VALID_MASK 0x1
#define TSB_CFG_MTRR_2_MEMORY_TYPE_SHIFT 4
#define TSB_CFG_MTRR_2_MEMORY_TYPE_MASK 0x10
#define TSB_CFG_MTRR_2_PHY_BASE_ADD_SHIFT 8
#define TSB_CFG_MTRR_2_PHY_BASE_ADD_MASK 0xFFFF00

#define TSB_CFG_MTRR_3 0xCF4

#define TSB_CFG_MTRR_3_VALID_SHIFT 0
#define TSB_CFG_MTRR_3_VALID_MASK 0x1
#define TSB_CFG_MTRR_3_MEMORY_TYPE_SHIFT 4
#define TSB_CFG_MTRR_3_MEMORY_TYPE_MASK 0x10
#define TSB_CFG_MTRR_3_PHY_BASE_ADD_SHIFT 8
#define TSB_CFG_MTRR_3_PHY_BASE_ADD_MASK 0xFFFF00

#define TSB_CFG_MTRR_MASK_LO_0 0xCF8

#define TSB_CFG_MTRR_MASK_LO_0_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_LO_0_V_MASK 0xFFFFFFFF

#define TSB_CFG_MTRR_MASK_LO_1 0xCFC

#define TSB_CFG_MTRR_MASK_LO_1_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_LO_1_V_MASK 0xFFFFFFFF

#define TSB_CFG_MTRR_MASK_LO_2 0xD00

#define TSB_CFG_MTRR_MASK_LO_2_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_LO_2_V_MASK 0xFFFFFFFF

#define TSB_CFG_MTRR_MASK_LO_3 0xD04

#define TSB_CFG_MTRR_MASK_LO_3_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_LO_3_V_MASK 0xFFFFFFFF

#define TSB_CFG_MTRR_MASK_HI_0 0xD08

#define TSB_CFG_MTRR_MASK_HI_0_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_HI_0_V_MASK 0xFF

#define TSB_CFG_MTRR_MASK_HI_1 0xD0C

#define TSB_CFG_MTRR_MASK_HI_1_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_HI_1_V_MASK 0xFF

#define TSB_CFG_MTRR_MASK_HI_2 0xD10

#define TSB_CFG_MTRR_MASK_HI_2_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_HI_2_V_MASK 0xFF

#define TSB_CFG_MTRR_MASK_HI_3 0xD14

#define TSB_CFG_MTRR_MASK_HI_3_V_SHIFT 0
#define TSB_CFG_MTRR_MASK_HI_3_V_MASK 0xFF

#define FP8_143_BIAS 0xD64

#define FP8_143_BIAS_BIAS_143_SHIFT 0
#define FP8_143_BIAS_BIAS_143_MASK 0xF

#define ROUND_CSR 0xD68

#define ROUND_CSR_MODE_SHIFT 0
#define ROUND_CSR_MODE_MASK 0x7

#define HB_PROT 0xD6C

#define HB_PROT_AWPROT_SHIFT 0
#define HB_PROT_AWPROT_MASK 0x7
#define HB_PROT_ARPROT_SHIFT 3
#define HB_PROT_ARPROT_MASK 0x38

#define LB_PROT 0xD70

#define LB_PROT_AWPROT_SHIFT 0
#define LB_PROT_AWPROT_MASK 0x7
#define LB_PROT_ARPROT_SHIFT 3
#define LB_PROT_ARPROT_MASK 0x38

#define SEMAPHORE 0xD74

#define SEMAPHORE_V_SHIFT 0
#define SEMAPHORE_V_MASK 0xFFFFFFFF

#define VFLAGS 0xD78

#define VFLAGS_V_SHIFT 0
#define VFLAGS_V_MASK 0x7F

#define SFLAGS 0xD7C

#define SFLAGS_V_SHIFT 0
#define SFLAGS_V_MASK 0x7F

#define LFSR_POLYNOM 0xD80

#define LFSR_POLYNOM_V_SHIFT 0
#define LFSR_POLYNOM_V_MASK 0xFFFFFFFF

#define STATUS 0xD84

#define STATUS_SCALAR_PIPE_EMPTY_SHIFT 1
#define STATUS_SCALAR_PIPE_EMPTY_MASK 0x2
#define STATUS_VECTOR_PIPE_EMPTY_SHIFT 2
#define STATUS_VECTOR_PIPE_EMPTY_MASK 0x4
#define STATUS_IQ_EMPTY_SHIFT 3
#define STATUS_IQ_EMPTY_MASK 0x8
#define STATUS_SB_EMPTY_SHIFT 5
#define STATUS_SB_EMPTY_MASK 0x20
#define STATUS_QM_IDLE_SHIFT 6
#define STATUS_QM_IDLE_MASK 0x40
#define STATUS_QM_RDY_SHIFT 7
#define STATUS_QM_RDY_MASK 0x80

#define CFG_BASE_ADDRESS_HIGH 0xD88

#define CFG_BASE_ADDRESS_HIGH_V_SHIFT 0
#define CFG_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF

#define CFG_SUBTRACT_VALUE 0xD8C

#define CFG_SUBTRACT_VALUE_V_SHIFT 0
#define CFG_SUBTRACT_VALUE_V_MASK 0xFFFFFFFF

#define SM_BASE_ADDRESS_HIGH 0xD90

#define SM_BASE_ADDRESS_HIGH_V_SHIFT 0
#define SM_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF

#define TPC_CMD 0xD94

#define TPC_CMD_ICACHE_INVALIDATE_SHIFT 0
#define TPC_CMD_ICACHE_INVALIDATE_MASK 0x1
#define TPC_CMD_DCACHE_INVALIDATE_SHIFT 1
#define TPC_CMD_DCACHE_INVALIDATE_MASK 0x2
#define TPC_CMD_LCACHE_INVALIDATE_SHIFT 2
#define TPC_CMD_LCACHE_INVALIDATE_MASK 0x4
#define TPC_CMD_TCACHE_INVALIDATE_SHIFT 3
#define TPC_CMD_TCACHE_INVALIDATE_MASK 0x8
#define TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT 4
#define TPC_CMD_ICACHE_PREFETCH_64KB_MASK 0x10
#define TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT 5
#define TPC_CMD_ICACHE_PREFETCH_32KB_MASK 0x20
#define TPC_CMD_QMAN_STOP_SHIFT 6
#define TPC_CMD_QMAN_STOP_MASK 0x40

#define TPC_EXECUTE 0xD98

#define TPC_EXECUTE_V_SHIFT 0
#define TPC_EXECUTE_V_MASK 0x1

#define TPC_STALL 0xD9C

#define TPC_STALL_V_SHIFT 0
#define TPC_STALL_V_MASK 0x1

#define ICACHE_BASE_ADDERESS_LOW 0xDA0

#define ICACHE_BASE_ADDERESS_LOW_V_SHIFT 0
#define ICACHE_BASE_ADDERESS_LOW_V_MASK 0xFFFFFFFF

#define ICACHE_BASE_ADDERESS_HIGH 0xDA4

#define ICACHE_BASE_ADDERESS_HIGH_V_SHIFT 0
#define ICACHE_BASE_ADDERESS_HIGH_V_MASK 0xFFFFFFFF

#define RD_RATE_LIMIT 0xDA8

#define RD_RATE_LIMIT_ENABLE_SHIFT 0
#define RD_RATE_LIMIT_ENABLE_MASK 0x1
#define RD_RATE_LIMIT_SATURATION_SHIFT 1
#define RD_RATE_LIMIT_SATURATION_MASK 0x1FE
#define RD_RATE_LIMIT_TIMEOUT_SHIFT 9
#define RD_RATE_LIMIT_TIMEOUT_MASK 0x1FE00

#define WR_RATE_LIMIT 0xDAC

#define WR_RATE_LIMIT_ENABLE_SHIFT 0
#define WR_RATE_LIMIT_ENABLE_MASK 0x1
#define WR_RATE_LIMIT_SATURATION_SHIFT 1
#define WR_RATE_LIMIT_SATURATION_MASK 0x1FE
#define WR_RATE_LIMIT_TIMEOUT_SHIFT 9
#define WR_RATE_LIMIT_TIMEOUT_MASK 0x1FE00

#define MSS_CONFIG 0xDB0

#define MSS_CONFIG_AWCACHE_SHIFT 0
#define MSS_CONFIG_AWCACHE_MASK 0xF
#define MSS_CONFIG_ARCACHE_SHIFT 4
#define MSS_CONFIG_ARCACHE_MASK 0xF0
#define MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT 8
#define MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK 0x300
#define MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT 10
#define MSS_CONFIG_EXPOSED_PIPE_DIS_MASK 0x400
#define MSS_CONFIG_DCACHE_PREFETCH_DIS_SHIFT 11
#define MSS_CONFIG_DCACHE_PREFETCH_DIS_MASK 0x800

#define TPC_INTR_CAUSE 0xDB4

#define TPC_INTR_CAUSE_CAUSE_SHIFT 0
#define TPC_INTR_CAUSE_CAUSE_MASK 0xFFFFFFFF

#define TPC_INTR_MASK 0xDB8

#define TPC_INTR_MASK_MASK_SHIFT 0
#define TPC_INTR_MASK_MASK_MASK 0xFFFFFFFF

#define WQ_CREDITS 0xDBC

#define WQ_CREDITS_ST_G_SHIFT 0
#define WQ_CREDITS_ST_G_MASK 0xF
#define WQ_CREDITS_KERNEL_FIFO_SHIFT 4
#define WQ_CREDITS_KERNEL_FIFO_MASK 0x70

#define OPCODE_EXEC 0xDC0

#define OPCODE_EXEC_SPU_OP_SHIFT 0
#define OPCODE_EXEC_SPU_OP_MASK 0x7F
#define OPCODE_EXEC_SPU_EN_SHIFT 7
#define OPCODE_EXEC_SPU_EN_MASK 0x80
#define OPCODE_EXEC_VPU_OP_SHIFT 8
#define OPCODE_EXEC_VPU_OP_MASK 0x7F00
#define OPCODE_EXEC_VPU_EN_SHIFT 15
#define OPCODE_EXEC_VPU_EN_MASK 0x8000
#define OPCODE_EXEC_LD_OP_SHIFT 16
#define OPCODE_EXEC_LD_OP_MASK 0x7F0000
#define OPCODE_EXEC_LD_EN_SHIFT 23
#define OPCODE_EXEC_LD_EN_MASK 0x800000
#define OPCODE_EXEC_ST_OP_SHIFT 24
#define OPCODE_EXEC_ST_OP_MASK 0x7F000000
#define OPCODE_EXEC_ST_EN_SHIFT 31
#define OPCODE_EXEC_ST_EN_MASK 0x80000000

#define LUT_FUNC32_BASE_ADDR_LO 0xDC4

#define LUT_FUNC32_BASE_ADDR_LO_V_SHIFT 0
#define LUT_FUNC32_BASE_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC32_BASE_ADDR_HI 0xDC8

#define LUT_FUNC32_BASE_ADDR_HI_V_SHIFT 0
#define LUT_FUNC32_BASE_ADDR_HI_V_MASK 0xFFFFFFFF

#define LUT_FUNC64_BASE_ADDR_LO 0xDCC

#define LUT_FUNC64_BASE_ADDR_LO_V_SHIFT 0
#define LUT_FUNC64_BASE_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC64_BASE_ADDR_HI 0xDD0

#define LUT_FUNC64_BASE_ADDR_HI_V_SHIFT 0
#define LUT_FUNC64_BASE_ADDR_HI_V_MASK 0xFFFFFFFF

#define LUT_FUNC128_BASE_ADDR_LO 0xDD4

#define LUT_FUNC128_BASE_ADDR_LO_V_SHIFT 0
#define LUT_FUNC128_BASE_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC128_BASE_ADDR_HI 0xDD8

#define LUT_FUNC128_BASE_ADDR_HI_V_SHIFT 0
#define LUT_FUNC128_BASE_ADDR_HI_V_MASK 0xFFFFFFFF

#define LUT_FUNC256_BASE_ADDR_LO 0xDDC

#define LUT_FUNC256_BASE_ADDR_LO_V_SHIFT 0
#define LUT_FUNC256_BASE_ADDR_LO_V_MASK 0xFFFFFFFF

#define LUT_FUNC256_BASE_ADDR_HI 0xDE0

#define LUT_FUNC256_BASE_ADDR_HI_V_SHIFT 0
#define LUT_FUNC256_BASE_ADDR_HI_V_MASK 0xFFFFFFFF

#define TSB_CFG_MAX_SIZE 0xDE4

#define TSB_CFG_MAX_SIZE_DATA_SHIFT 0
#define TSB_CFG_MAX_SIZE_DATA_MASK 0xFFFF
#define TSB_CFG_MAX_SIZE_MD_SHIFT 16
#define TSB_CFG_MAX_SIZE_MD_MASK 0xFFFF0000

#define TSB_CFG 0xDE8

#define TSB_CFG_CACHE_DISABLE_SHIFT 0
#define TSB_CFG_CACHE_DISABLE_MASK 0x1
#define TSB_CFG_MAX_OS_SHIFT 1
#define TSB_CFG_MAX_OS_MASK 0x1FFFE
#define TSB_CFG_ENABLE_CGATE_SHIFT 17
#define TSB_CFG_ENABLE_CGATE_MASK 0x20000

#define TSB_INFLIGHT_CNTR 0xDEC

#define TSB_INFLIGHT_CNTR_V_SHIFT 0
#define TSB_INFLIGHT_CNTR_V_MASK 0xFFFFFFFF

#define WQ_INFLIGHT_CNTR 0xDF0

#define WQ_INFLIGHT_CNTR_HBW_SHIFT 0
#define WQ_INFLIGHT_CNTR_HBW_MASK 0xFFFF
#define WQ_INFLIGHT_CNTR_LBW_SHIFT 16
#define WQ_INFLIGHT_CNTR_LBW_MASK 0x1FF0000

#define WQ_LBW_TOTAL_CNTR 0xDF4

#define WQ_LBW_TOTAL_CNTR_V_SHIFT 0
#define WQ_LBW_TOTAL_CNTR_V_MASK 0xFFFFFFFF

#define WQ_HBW_TOTAL_CNTR 0xDF8

#define WQ_HBW_TOTAL_CNTR_V_SHIFT 0
#define WQ_HBW_TOTAL_CNTR_V_MASK 0xFFFFFFFF

#define IRQ_OCCOUPY_CNTR 0xDFC

#define IRQ_OCCOUPY_CNTR_V_SHIFT 0
#define IRQ_OCCOUPY_CNTR_V_MASK 0xFFFFFFFF

#define AXUSER_HB_ASID 0xE00

#define AXUSER_HB_ASID_WR_SHIFT 0
#define AXUSER_HB_ASID_WR_MASK 0x3FF
#define AXUSER_HB_ASID_RD_SHIFT 16
#define AXUSER_HB_ASID_RD_MASK 0x3FF0000

#define AXUSER_HB_MMU_BP 0xE04

#define AXUSER_HB_MMU_BP_WR_SHIFT 0
#define AXUSER_HB_MMU_BP_WR_MASK 0x1
#define AXUSER_HB_MMU_BP_RD_SHIFT 4
#define AXUSER_HB_MMU_BP_RD_MASK 0x10

#define AXUSER_HB_STRONG_ORDER 0xE08

#define AXUSER_HB_STRONG_ORDER_WR_SHIFT 0
#define AXUSER_HB_STRONG_ORDER_WR_MASK 0x1
#define AXUSER_HB_STRONG_ORDER_RD_SHIFT 4
#define AXUSER_HB_STRONG_ORDER_RD_MASK 0x10

#define AXUSER_HB_NO_SNOOP 0xE0C

#define AXUSER_HB_NO_SNOOP_WR_SHIFT 0
#define AXUSER_HB_NO_SNOOP_WR_MASK 0x1
#define AXUSER_HB_NO_SNOOP_RD_SHIFT 4
#define AXUSER_HB_NO_SNOOP_RD_MASK 0x10

#define AXUSER_HB_WR_REDUCTION 0xE10

#define AXUSER_HB_WR_REDUCTION_IND_SHIFT 0
#define AXUSER_HB_WR_REDUCTION_IND_MASK 0x1
#define AXUSER_HB_WR_REDUCTION_DTYPE_SHIFT 4
#define AXUSER_HB_WR_REDUCTION_DTYPE_MASK 0xF0
#define AXUSER_HB_WR_REDUCTION_OP_SHIFT 8
#define AXUSER_HB_WR_REDUCTION_OP_MASK 0x300
#define AXUSER_HB_WR_REDUCTION_ROUND_SHIFT 12
#define AXUSER_HB_WR_REDUCTION_ROUND_MASK 0x3000
#define AXUSER_HB_WR_REDUCTION_MAX_SHIFT 16
#define AXUSER_HB_WR_REDUCTION_MAX_MASK 0x10000

#define AXUSER_HB_RD_ATOMIC 0xE14

#define AXUSER_HB_RD_ATOMIC_IND_SHIFT 0
#define AXUSER_HB_RD_ATOMIC_IND_MASK 0x3
#define AXUSER_HB_RD_ATOMIC_ADDITION_SIZE_SHIFT 4
#define AXUSER_HB_RD_ATOMIC_ADDITION_SIZE_MASK 0xFF0
#define AXUSER_HB_RD_ATOMIC_MSB_MASK_SHIFT 12
#define AXUSER_HB_RD_ATOMIC_MSB_MASK_MASK 0x1F000

#define AXUSER_HB_QOS 0xE18

#define AXUSER_HB_QOS_WR_SHIFT 0
#define AXUSER_HB_QOS_WR_MASK 0xF
#define AXUSER_HB_QOS_RD_SHIFT 4
#define AXUSER_HB_QOS_RD_MASK 0x70

#define AXUSER_HB_RSVD 0xE1C

#define AXUSER_HB_RSVD_WR_BIT_27_SHIFT 0
#define AXUSER_HB_RSVD_WR_BIT_27_MASK 0x1
#define AXUSER_HB_RSVD_WR_BIT_28_SHIFT 1
#define AXUSER_HB_RSVD_WR_BIT_28_MASK 0x2
#define AXUSER_HB_RSVD_WR_BIT_30_SHIFT 2
#define AXUSER_HB_RSVD_WR_BIT_30_MASK 0x4
#define AXUSER_HB_RSVD_WR_BIT_31_SHIFT 3
#define AXUSER_HB_RSVD_WR_BIT_31_MASK 0x8

#define AXUSER_HB_EMEM_CPAGE 0xE20

#define AXUSER_HB_EMEM_CPAGE_WR_SHIFT 0
#define AXUSER_HB_EMEM_CPAGE_WR_MASK 0x1
#define AXUSER_HB_EMEM_CPAGE_RD_SHIFT 4
#define AXUSER_HB_EMEM_CPAGE_RD_MASK 0x10

#define AXUSER_HB_CORE 0xE24

#define AXUSER_HB_CORE_WR_SHIFT 0
#define AXUSER_HB_CORE_WR_MASK 0x1
#define AXUSER_HB_CORE_RD_SHIFT 4
#define AXUSER_HB_CORE_RD_MASK 0x10

#define AXUSER_E2E_COORD 0xE28

#define AXUSER_E2E_COORD_X_SHIFT 0
#define AXUSER_E2E_COORD_X_MASK 0x1F
#define AXUSER_E2E_COORD_Y_SHIFT 8
#define AXUSER_E2E_COORD_Y_MASK 0xF00

#define AXUSER_HB_WR_OVRD_LO 0xE30

#define AXUSER_HB_WR_OVRD_LO_VAL_SHIFT 0
#define AXUSER_HB_WR_OVRD_LO_VAL_MASK 0xFFFFFFFF

#define AXUSER_HB_WR_OVRD_HI 0xE34

#define AXUSER_HB_WR_OVRD_HI_VAL_SHIFT 0
#define AXUSER_HB_WR_OVRD_HI_VAL_MASK 0x3FF

#define AXUSER_HB_RD_OVRD_LO 0xE38

#define AXUSER_HB_RD_OVRD_LO_VAL_SHIFT 0
#define AXUSER_HB_RD_OVRD_LO_VAL_MASK 0xFFFFFFFF

#define AXUSER_HB_RD_OVRD_HI 0xE3C

#define AXUSER_HB_RD_OVRD_HI_VAL_SHIFT 0
#define AXUSER_HB_RD_OVRD_HI_VAL_MASK 0x3FF

#define AXUSER_LB_COORD 0xE40

#define AXUSER_LB_COORD_VAL_SHIFT 0
#define AXUSER_LB_COORD_VAL_MASK 0x3FF

#define AXUSER_LB_LOCK 0xE44

#define AXUSER_LB_LOCK_VAL_SHIFT 0
#define AXUSER_LB_LOCK_VAL_MASK 0x1

#define AXUSER_LB_RSVD 0xE48

#define AXUSER_LB_RSVD_BIT_21_11_SHIFT 0
#define AXUSER_LB_RSVD_BIT_21_11_MASK 0x7FF
#define AXUSER_LB_RSVD_BIT_22_SHIFT 12
#define AXUSER_LB_RSVD_BIT_22_MASK 0x1000

#define AXUSER_LB_OVRD 0xE4C

#define AXUSER_LB_OVRD_VAL_SHIFT 0
#define AXUSER_LB_OVRD_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_0 0xE80

#define SPECIAL_GLBL_PRIV_0_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_0_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_1 0xE84

#define SPECIAL_GLBL_PRIV_1_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_1_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_2 0xE88

#define SPECIAL_GLBL_PRIV_2_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_2_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_3 0xE8C

#define SPECIAL_GLBL_PRIV_3_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_3_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_4 0xE90

#define SPECIAL_GLBL_PRIV_4_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_4_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_5 0xE94

#define SPECIAL_GLBL_PRIV_5_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_5_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_6 0xE98

#define SPECIAL_GLBL_PRIV_6_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_6_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_7 0xE9C

#define SPECIAL_GLBL_PRIV_7_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_7_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_8 0xEA0

#define SPECIAL_GLBL_PRIV_8_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_8_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_9 0xEA4

#define SPECIAL_GLBL_PRIV_9_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_9_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_10 0xEA8

#define SPECIAL_GLBL_PRIV_10_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_10_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_11 0xEAC

#define SPECIAL_GLBL_PRIV_11_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_11_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_12 0xEB0

#define SPECIAL_GLBL_PRIV_12_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_12_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_13 0xEB4

#define SPECIAL_GLBL_PRIV_13_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_13_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_14 0xEB8

#define SPECIAL_GLBL_PRIV_14_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_14_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_15 0xEBC

#define SPECIAL_GLBL_PRIV_15_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_15_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_16 0xEC0

#define SPECIAL_GLBL_PRIV_16_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_16_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_17 0xEC4

#define SPECIAL_GLBL_PRIV_17_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_17_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_18 0xEC8

#define SPECIAL_GLBL_PRIV_18_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_18_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_19 0xECC

#define SPECIAL_GLBL_PRIV_19_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_19_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_20 0xED0

#define SPECIAL_GLBL_PRIV_20_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_20_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_21 0xED4

#define SPECIAL_GLBL_PRIV_21_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_21_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_22 0xED8

#define SPECIAL_GLBL_PRIV_22_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_22_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_23 0xEDC

#define SPECIAL_GLBL_PRIV_23_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_23_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_24 0xEE0

#define SPECIAL_GLBL_PRIV_24_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_24_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_25 0xEE4

#define SPECIAL_GLBL_PRIV_25_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_25_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_26 0xEE8

#define SPECIAL_GLBL_PRIV_26_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_26_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_27 0xEEC

#define SPECIAL_GLBL_PRIV_27_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_27_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_28 0xEF0

#define SPECIAL_GLBL_PRIV_28_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_28_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_29 0xEF4

#define SPECIAL_GLBL_PRIV_29_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_29_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_30 0xEF8

#define SPECIAL_GLBL_PRIV_30_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_30_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_PRIV_31 0xEFC

#define SPECIAL_GLBL_PRIV_31_VAL_SHIFT 0
#define SPECIAL_GLBL_PRIV_31_VAL_MASK 0xFFFFFFFF

#define SPECIAL_MEM_GW_DATA 0xF00

#define SPECIAL_MEM_GW_DATA_VAL_SHIFT 0
#define SPECIAL_MEM_GW_DATA_VAL_MASK 0xFFFFFFFF

#define SPECIAL_MEM_GW_REQ 0xF04

#define SPECIAL_MEM_GW_REQ_ADDR_SHIFT 0
#define SPECIAL_MEM_GW_REQ_ADDR_MASK 0x3FFFFF
#define SPECIAL_MEM_GW_REQ_MID_SHIFT 22
#define SPECIAL_MEM_GW_REQ_MID_MASK 0x3FC00000
#define SPECIAL_MEM_GW_REQ_WNR_SHIFT 30
#define SPECIAL_MEM_GW_REQ_WNR_MASK 0x40000000
#define SPECIAL_MEM_GW_REQ_VLD_SHIFT 31
#define SPECIAL_MEM_GW_REQ_VLD_MASK 0x80000000

#define SPECIAL_MEM_NUMOF 0xF0C

#define SPECIAL_MEM_NUMOF_VAL_SHIFT 0
#define SPECIAL_MEM_NUMOF_VAL_MASK 0xFF

#define SPECIAL_MEM_ECC_SEL 0xF10

#define SPECIAL_MEM_ECC_SEL_VAL_SHIFT 0
#define SPECIAL_MEM_ECC_SEL_VAL_MASK 0xFF

#define SPECIAL_MEM_ECC_CTL 0xF14

#define SPECIAL_MEM_ECC_CTL_SERR_INJ_SHIFT 0
#define SPECIAL_MEM_ECC_CTL_SERR_INJ_MASK 0x1
#define SPECIAL_MEM_ECC_CTL_DERR_INJ_SHIFT 1
#define SPECIAL_MEM_ECC_CTL_DERR_INJ_MASK 0x2
#define SPECIAL_MEM_ECC_CTL_SERR_CLR_SHIFT 2
#define SPECIAL_MEM_ECC_CTL_SERR_CLR_MASK 0x4
#define SPECIAL_MEM_ECC_CTL_DERR_CLR_SHIFT 3
#define SPECIAL_MEM_ECC_CTL_DERR_CLR_MASK 0x8

#define SPECIAL_MEM_ECC_ERR_MASK 0xF18

#define SPECIAL_MEM_ECC_ERR_MASK_SERR_SHIFT 0
#define SPECIAL_MEM_ECC_ERR_MASK_SERR_MASK 0x1
#define SPECIAL_MEM_ECC_ERR_MASK_DERR_SHIFT 1
#define SPECIAL_MEM_ECC_ERR_MASK_DERR_MASK 0x2

#define SPECIAL_MEM_ECC_GLBL_ERR_MASK 0xF1C

#define SPECIAL_MEM_ECC_GLBL_ERR_MASK_SERR_SHIFT 0
#define SPECIAL_MEM_ECC_GLBL_ERR_MASK_SERR_MASK 0x1
#define SPECIAL_MEM_ECC_GLBL_ERR_MASK_DERR_SHIFT 1
#define SPECIAL_MEM_ECC_GLBL_ERR_MASK_DERR_MASK 0x2

#define SPECIAL_MEM_ECC_ERR_STS 0xF20

#define SPECIAL_MEM_ECC_ERR_STS_SYND_SHIFT 0
#define SPECIAL_MEM_ECC_ERR_STS_SYND_MASK 0xFFFF
#define SPECIAL_MEM_ECC_ERR_STS_SERR_SHIFT 16
#define SPECIAL_MEM_ECC_ERR_STS_SERR_MASK 0x10000
#define SPECIAL_MEM_ECC_ERR_STS_DERR_SHIFT 17
#define SPECIAL_MEM_ECC_ERR_STS_DERR_MASK 0x20000

#define SPECIAL_MEM_ECC_ERR_ADDR 0xF24

#define SPECIAL_MEM_ECC_ERR_ADDR_VAL_SHIFT 0
#define SPECIAL_MEM_ECC_ERR_ADDR_VAL_MASK 0xFFFF

#define SPECIAL_MEM_RM 0xF28

#define SPECIAL_MEM_RM_VAL_SHIFT 0
#define SPECIAL_MEM_RM_VAL_MASK 0x3FFFFFFF

#define SPECIAL_GLBL_ERR_MASK 0xF40

#define SPECIAL_GLBL_ERR_MASK_APB_PRIV_RD_SHIFT 0
#define SPECIAL_GLBL_ERR_MASK_APB_PRIV_RD_MASK 0x1
#define SPECIAL_GLBL_ERR_MASK_APB_SEC_RD_SHIFT 1
#define SPECIAL_GLBL_ERR_MASK_APB_SEC_RD_MASK 0x2
#define SPECIAL_GLBL_ERR_MASK_APB_UNMAPPED_RD_SHIFT 2
#define SPECIAL_GLBL_ERR_MASK_APB_UNMAPPED_RD_MASK 0x4
#define SPECIAL_GLBL_ERR_MASK_APB_PRIV_WR_SHIFT 3
#define SPECIAL_GLBL_ERR_MASK_APB_PRIV_WR_MASK 0x8
#define SPECIAL_GLBL_ERR_MASK_APB_SEC_WR_SHIFT 4
#define SPECIAL_GLBL_ERR_MASK_APB_SEC_WR_MASK 0x10
#define SPECIAL_GLBL_ERR_MASK_APB_UNMAPPED_WR_SHIFT 5
#define SPECIAL_GLBL_ERR_MASK_APB_UNMAPPED_WR_MASK 0x20
#define SPECIAL_GLBL_ERR_MASK_EXT_SEC_WR_SHIFT 16
#define SPECIAL_GLBL_ERR_MASK_EXT_SEC_WR_MASK 0x10000
#define SPECIAL_GLBL_ERR_MASK_EXT_UNMAPPED_WR_SHIFT 17
#define SPECIAL_GLBL_ERR_MASK_EXT_UNMAPPED_WR_MASK 0x20000

#define SPECIAL_GLBL_ERR_ADDR 0xF44

#define SPECIAL_GLBL_ERR_ADDR_VAL_SHIFT 0
#define SPECIAL_GLBL_ERR_ADDR_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_ERR_CAUSE 0xF48

#define SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_RD_SHIFT 0
#define SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_RD_MASK 0x1
#define SPECIAL_GLBL_ERR_CAUSE_APB_SEC_RD_SHIFT 1
#define SPECIAL_GLBL_ERR_CAUSE_APB_SEC_RD_MASK 0x2
#define SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_RD_SHIFT 2
#define SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_RD_MASK 0x4
#define SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_WR_SHIFT 3
#define SPECIAL_GLBL_ERR_CAUSE_APB_PRIV_WR_MASK 0x8
#define SPECIAL_GLBL_ERR_CAUSE_APB_SEC_WR_SHIFT 4
#define SPECIAL_GLBL_ERR_CAUSE_APB_SEC_WR_MASK 0x10
#define SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_WR_SHIFT 5
#define SPECIAL_GLBL_ERR_CAUSE_APB_UNMAPPED_WR_MASK 0x20
#define SPECIAL_GLBL_ERR_CAUSE_EXT_SEC_WR_SHIFT 16
#define SPECIAL_GLBL_ERR_CAUSE_EXT_SEC_WR_MASK 0x10000
#define SPECIAL_GLBL_ERR_CAUSE_EXT_UNMAPPED_WR_SHIFT 17
#define SPECIAL_GLBL_ERR_CAUSE_EXT_UNMAPPED_WR_MASK 0x20000

#define SPECIAL_GLBL_SPARE_0 0xF60

#define SPECIAL_GLBL_SPARE_0_R_SHIFT 0
#define SPECIAL_GLBL_SPARE_0_R_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SPARE_1 0xF64

#define SPECIAL_GLBL_SPARE_1_R_SHIFT 0
#define SPECIAL_GLBL_SPARE_1_R_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SPARE_2 0xF68

#define SPECIAL_GLBL_SPARE_2_R_SHIFT 0
#define SPECIAL_GLBL_SPARE_2_R_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SPARE_3 0xF6C

#define SPECIAL_GLBL_SPARE_3_R_SHIFT 0
#define SPECIAL_GLBL_SPARE_3_R_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_0 0xF80

#define SPECIAL_GLBL_SEC_0_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_0_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_1 0xF84

#define SPECIAL_GLBL_SEC_1_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_1_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_2 0xF88

#define SPECIAL_GLBL_SEC_2_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_2_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_3 0xF8C

#define SPECIAL_GLBL_SEC_3_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_3_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_4 0xF90

#define SPECIAL_GLBL_SEC_4_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_4_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_5 0xF94

#define SPECIAL_GLBL_SEC_5_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_5_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_6 0xF98

#define SPECIAL_GLBL_SEC_6_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_6_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_7 0xF9C

#define SPECIAL_GLBL_SEC_7_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_7_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_8 0xFA0

#define SPECIAL_GLBL_SEC_8_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_8_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_9 0xFA4

#define SPECIAL_GLBL_SEC_9_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_9_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_10 0xFA8

#define SPECIAL_GLBL_SEC_10_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_10_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_11 0xFAC

#define SPECIAL_GLBL_SEC_11_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_11_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_12 0xFB0

#define SPECIAL_GLBL_SEC_12_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_12_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_13 0xFB4

#define SPECIAL_GLBL_SEC_13_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_13_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_14 0xFB8

#define SPECIAL_GLBL_SEC_14_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_14_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_15 0xFBC

#define SPECIAL_GLBL_SEC_15_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_15_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_16 0xFC0

#define SPECIAL_GLBL_SEC_16_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_16_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_17 0xFC4

#define SPECIAL_GLBL_SEC_17_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_17_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_18 0xFC8

#define SPECIAL_GLBL_SEC_18_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_18_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_19 0xFCC

#define SPECIAL_GLBL_SEC_19_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_19_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_20 0xFD0

#define SPECIAL_GLBL_SEC_20_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_20_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_21 0xFD4

#define SPECIAL_GLBL_SEC_21_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_21_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_22 0xFD8

#define SPECIAL_GLBL_SEC_22_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_22_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_23 0xFDC

#define SPECIAL_GLBL_SEC_23_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_23_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_24 0xFE0

#define SPECIAL_GLBL_SEC_24_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_24_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_25 0xFE4

#define SPECIAL_GLBL_SEC_25_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_25_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_26 0xFE8

#define SPECIAL_GLBL_SEC_26_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_26_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_27 0xFEC

#define SPECIAL_GLBL_SEC_27_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_27_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_28 0xFF0

#define SPECIAL_GLBL_SEC_28_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_28_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_29 0xFF4

#define SPECIAL_GLBL_SEC_29_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_29_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_30 0xFF8

#define SPECIAL_GLBL_SEC_30_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_30_VAL_MASK 0xFFFFFFFF

#define SPECIAL_GLBL_SEC_31 0xFFC

#define SPECIAL_GLBL_SEC_31_VAL_SHIFT 0
#define SPECIAL_GLBL_SEC_31_VAL_MASK 0xFFFFFFFF

#endif /* TPC_IO_REG_SPACE_GEN4_H_ */
