#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Apr 18 14:06:59 2023
# Process ID: 27627
# Log file: /home/sd/ALU/planAhead_run_1/planAhead.log
# Journal file: /home/sd/ALU/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1388 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/sd/ALU/pa.fromHdl.tcl
# create_project -name ALU -dir "/home/sd/ALU/planAhead_run_1" -part xc3s700anfgg484-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "somador.ucf" [current_fileset -constrset]
Adding file '/home/sd/ALU/somador.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {somador.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top somador $srcset
# add_files [list {somador.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700anfgg484-5
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/sd/ALU/somador.vhd" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [/home/sd/ALU/somador.ucf]
Finished Parsing UCF File [/home/sd/ALU/somador.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 236117b9
open_rtl_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.684 ; gain = 113.746
update_compile_order -fileset sim_1
startgroup
set_property package_pin T9 [get_ports A]
endgroup
set_property is_loc_fixed false [get_ports [list  A]]
set_property is_loc_fixed true [get_ports [list  A]]
set_property is_loc_fixed false [get_ports [list  A]]
set_property is_loc_fixed true [get_ports [list  A]]
startgroup
set_property package_pin U8 [get_ports B]
endgroup
set_property is_loc_fixed false [get_ports [list  B]]
set_property is_loc_fixed true [get_ports [list  B]]
set_property is_loc_fixed false [get_ports [list  B]]
set_property is_loc_fixed true [get_ports [list  B]]
startgroup
set_property package_pin U10 [get_ports Cin]
endgroup
startgroup
set_property package_pin W21 [get_ports Cout]
endgroup
startgroup
set_property package_pin Y22 [get_ports Y]
endgroup
set_property is_loc_fixed false [get_ports [list  Y]]
set_property is_loc_fixed true [get_ports [list  Y]]
save_constraints
