read -sv run_verilog_mid/adder_32b_9_67_be7ccaa7f9daf86f2933e50b829063e5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_67_be7ccaa7f9daf86f2933e50b829063e5_yosys.v
