// Seed: 244593219
module module_0;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0(); id_2(
      .id_0(id_1),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_1),
      .id_5({~id_1, id_3, 1'b0, id_3 == 1, id_1, id_1}),
      .id_6(1)
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    output tri id_10,
    output supply0 id_11,
    output uwire id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17
);
  assign id_11 = id_9;
  module_0();
endmodule
