/*
 * uart_private.h
 *
 * Created: 10/15/2023 12:54:28 PM
 *  Author: nadeen.adel
 */ 


#ifndef UART_PRIVATE_H_
#define UART_PRIVATE_H_

/***********Registers Addresses************/
#define  UBRRL	     (*(volatile u8*)(0x29))
#define  UBRRH	     (*(volatile u8*)(0x40))
#define  UCSRA	     (*(volatile u8*)(0x2B))
#define  UCSRB	     (*(volatile u8*)(0x2A))
#define UCSRC        (*(volatile u8*)(0x40)) 
#define  UDR	     (*(volatile u8*)(0x2C))

/*Synchronization mode*/
#define USART_ASYNC_MODE      0
#define USART_SYNC_MODE       1

/*Speed mode*/
#define USART_NORMAL_SPEED    0
#define USART_DOUBLE_SPEED    1

/*Parity bits*/
#define USART_NO_PARITY       0
#define USART_ODD_PARITY      1
#define USART_EVEN_PARITY     2

/*Data size*/
#define USART_DATA_SIZE_5     5
#define USART_DATA_SIZE_6     6
#define USART_DATA_SIZE_7     7
#define USART_DATA_SIZE_8     8
#define USART_DATA_SIZE_9     9

/*Stop bits*/
#define USART_ONE_STOP_BIT    1
#define USART_TWO_STOP_BITS   2

/*Baud rate*/
#define BAUD_2400          2400
#define BAUD_4800          4800
#define BAUD_9600          9600
#define BAUD_14400        14400
#define BAUD_19200        19200 
#define BAUD_28800        28800
#define BAUD_38400        38400 

/*CPU frequency*/
#define FCPU_4MHZ         4000000
#define FCPU_8MHZ         8000000
#define FCPU_16MHZ        16000000



/*******UCSRA Register bits*******/
#define MPCM    0
#define U2X     1
#define PE      2
#define DOR     3
#define FE      4
#define UDRE    5
#define TXC     6
#define RXC     7

/*******UCSRB Register bits*******/
#define TXB8     0
#define RXB8     1
#define UCSZ2    2
#define TXEN     3
#define RXEN     4
#define UDRIE    5
#define TXCIE    6
#define RXCIE    7

/*******UCSRC Register bits*******/
#define UCPOL    0
#define UCSZ0    1 
#define UCSZ1    2
#define USBS     3
#define UPM0     4
#define UPM1     5
#define UMSEL    6
#define URSEL    7
 /*
#define ASYNC_NORMAL_EQU               ((USART_SET_FCPU/(16*USART_SET_BAUD_RATE))-1)
#define ASYNC_DOUBLE_EQU               ((USART_SET_FCPU/(4*USART_SET_BAUD_RATE))-1)
#define SYNC_EQU               ((USART_SET_FCPU/(2*USART_SET_BAUD_RATE))-1)
*/

#endif /* UART_PRIVATE_H_ */