// Seed: 838008858
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4
);
  assign module_2.type_7 = 0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    output tri0 id_4
);
  assign id_4 = -1;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    id_17,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output wand id_13,
    input wire id_14,
    input wire id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_2,
      id_2
  );
  always id_0 <= 1;
endmodule
