# Diff Details

Date : 2025-01-23 23:54:23

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 19 files,  464 codes, 152 comments, 99 blanks, all 715 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [README.md](/README.md) | Markdown | 4 | 0 | 2 | 6 |
| [design source/system\_verilog/glb\_buffer.sv](/design%20source/system_verilog/glb_buffer.sv) | System Verilog | 12 | 21 | 2 | 35 |
| [design source/system\_verilog/glb\_pe.sv](/design%20source/system_verilog/glb_pe.sv) | System Verilog | 4 | 0 | 0 | 4 |
| [design source/system\_verilog/interface.sv](/design%20source/system_verilog/interface.sv) | System Verilog | 20 | 0 | 8 | 28 |
| [design source/system\_verilog/multicaster.sv](/design%20source/system_verilog/multicaster.sv) | System Verilog | 21 | 12 | 5 | 38 |
| [design source/system\_verilog/pe\_array\_configurable.sv](/design%20source/system_verilog/pe_array_configurable.sv) | System Verilog | 22 | 1 | 2 | 25 |
| [design source/system\_verilog/xbus\_control.sv](/design%20source/system_verilog/xbus_control.sv) | System Verilog | 5 | 0 | 1 | 6 |
| [design source/verilog/async\_fifo.v](/design%20source/verilog/async_fifo.v) | Verilog | 73 | 8 | 12 | 93 |
| [design source/verilog/data\_buffer.v](/design%20source/verilog/data_buffer.v) | Verilog | 35 | 1 | 10 | 46 |
| [design source/verilog/tagAlloc.v](/design%20source/verilog/tagAlloc.v) | Verilog | 37 | 20 | 5 | 62 |
| [design source/verilog/tagBuff.v](/design%20source/verilog/tagBuff.v) | Verilog | 30 | 19 | 5 | 54 |
| [design source/verilog/weight\_buffer.v](/design%20source/verilog/weight_buffer.v) | Verilog | 6 | 0 | 7 | 13 |
| [simulation source/system\_verilog/ccd\_pe\_driver.sv](/simulation%20source/system_verilog/ccd_pe_driver.sv) | System Verilog | 45 | 28 | 15 | 88 |
| [simulation source/system\_verilog/tb\_ccd\_pe.sv](/simulation%20source/system_verilog/tb_ccd_pe.sv) | System Verilog | 74 | 21 | 14 | 109 |
| [simulation source/system\_verilog/tb\_glb\_pe\_loop.sv](/simulation%20source/system_verilog/tb_glb_pe_loop.sv) | System Verilog | 4 | 0 | 0 | 4 |
| [simulation source/system\_verilog/tb\_weight\_buffer.sv](/simulation%20source/system_verilog/tb_weight_buffer.sv) | System Verilog | 51 | 21 | 8 | 80 |
| [simulation source/system\_verilog/weight\_buffer\_driver.sv](/simulation%20source/system_verilog/weight_buffer_driver.sv) | System Verilog | 27 | 21 | 6 | 54 |
| [simulation source/verilog/tb\_weight\_buffer.v](/simulation%20source/verilog/tb_weight_buffer.v) | Verilog | 0 | 0 | -1 | -1 |
| [simulation source/verilog/weight\_buffer\_driver.v](/simulation%20source/verilog/weight_buffer_driver.v) | Verilog | -6 | -21 | -2 | -29 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details