= Настройка IDE

VS Code + https://marketplace.visualstudio.com/items?itemName=mshr-h.VerilogHDL + verible (нужен в PATH) + iverilog (нужен в PATH)

== Verible

[,console]
----
$ cd $FPGA_TOOLS/repos
$ wget https://github.com/chipsalliance/verible/releases/download/v0.0-3704-g1d393d43/verible-v0.0-3704-g1d393d43-linux-static-x86_64.tar.gz
$ tar -xf verible-v0.0-3704-g1d393d43-linux-static-x86_64.tar.gz
$ cp -r verible-v0.0-3704-g1d393d43/bin ..
----
