{
  "module_name": "versal-fpga.c",
  "hash_id": "a6eca1e80269027bca6b43a6792043921fe2f23afa2e924e5dc2b1d94e3f705e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/fpga/versal-fpga.c",
  "human_readable_source": "\n \n\n#include <linux/dma-mapping.h>\n#include <linux/fpga/fpga-mgr.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of_address.h>\n#include <linux/string.h>\n#include <linux/firmware/xlnx-zynqmp.h>\n\nstatic int versal_fpga_ops_write_init(struct fpga_manager *mgr,\n\t\t\t\t      struct fpga_image_info *info,\n\t\t\t\t      const char *buf, size_t size)\n{\n\treturn 0;\n}\n\nstatic int versal_fpga_ops_write(struct fpga_manager *mgr,\n\t\t\t\t const char *buf, size_t size)\n{\n\tdma_addr_t dma_addr = 0;\n\tchar *kbuf;\n\tint ret;\n\n\tkbuf = dma_alloc_coherent(mgr->dev.parent, size, &dma_addr, GFP_KERNEL);\n\tif (!kbuf)\n\t\treturn -ENOMEM;\n\n\tmemcpy(kbuf, buf, size);\n\tret = zynqmp_pm_load_pdi(PDI_SRC_DDR, dma_addr);\n\tdma_free_coherent(mgr->dev.parent, size, kbuf, dma_addr);\n\n\treturn ret;\n}\n\nstatic const struct fpga_manager_ops versal_fpga_ops = {\n\t.write_init = versal_fpga_ops_write_init,\n\t.write = versal_fpga_ops_write,\n};\n\nstatic int versal_fpga_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct fpga_manager *mgr;\n\tint ret;\n\n\tret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));\n\tif (ret < 0) {\n\t\tdev_err(dev, \"no usable DMA configuration\\n\");\n\t\treturn ret;\n\t}\n\n\tmgr = devm_fpga_mgr_register(dev, \"Xilinx Versal FPGA Manager\",\n\t\t\t\t     &versal_fpga_ops, NULL);\n\treturn PTR_ERR_OR_ZERO(mgr);\n}\n\nstatic const struct of_device_id versal_fpga_of_match[] = {\n\t{ .compatible = \"xlnx,versal-fpga\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, versal_fpga_of_match);\n\nstatic struct platform_driver versal_fpga_driver = {\n\t.probe = versal_fpga_probe,\n\t.driver = {\n\t\t.name = \"versal_fpga_manager\",\n\t\t.of_match_table = of_match_ptr(versal_fpga_of_match),\n\t},\n};\nmodule_platform_driver(versal_fpga_driver);\n\nMODULE_AUTHOR(\"Nava kishore Manne <nava.manne@xilinx.com>\");\nMODULE_AUTHOR(\"Appana Durga Kedareswara rao <appanad.durga.rao@xilinx.com>\");\nMODULE_DESCRIPTION(\"Xilinx Versal FPGA Manager\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}