// Seed: 4087635297
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    output wire id_4,
    output tri id_5,
    input wor id_6
);
  logic id_8;
  assign module_1.id_17 = 0;
endmodule
macromodule module_1 (
    output supply0 id_0
    , id_19,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3
    , id_20,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    output supply0 id_11,
    output tri id_12,
    output tri1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output tri0 id_17
);
  logic id_21;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_7,
      id_5,
      id_2,
      id_8,
      id_14
  );
endmodule
