// Seed: 355172606
module module_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_4 = 32'd38,
    parameter id_8 = 32'd6
) (
    input wire id_0,
    input tri1 _id_1,
    input wor id_2,
    input tri0 id_3,
    output tri0 _id_4,
    input wire id_5,
    input wor id_6,
    output wire id_7,
    input tri1 _id_8,
    input supply0 id_9,
    input wand id_10,
    input wand id_11
);
  logic [{  id_4  ,  id_8  } : 1] id_13;
  ;
  module_0 modCall_1 ();
  wire [-1 'b0 : id_1] id_14;
endmodule
