TOOL:	xrun	21.03-s009: Started on Nov 15, 2023 at 17:43:08 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-F ../tb/tb.f
		mult_pkg.sv
		../../common/vdic_dut_2023.svp
		DUT_bfm.sv
		+incdir+tb_classes
		+incdir+.
		top.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mult_pkg
		top

	Extracting FSMs for coverage:
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.vdic_dut_2023:svp <0x3b456c88>
			streams:  24, words: 11063
		worklib.top:sv <0x1edc97e8>
			streams:   8, words:  1563
		worklib.mult_pkg:sv <0x147ee892>
			streams:  10, words:  5506
		worklib.mult_pkg:sv <0x3bba7ad1>
			streams:   9, words:  7418
		worklib.mult_pkg:sv <0x62d062e2>
			streams:  10, words:  7064
		worklib.mult_pkg:sv <0x4d5d2172>
			streams:  19, words: 34193
		worklib.mult_pkg:sv <0x3f7f9ecf>
			streams:   0, words:     0
		worklib.mult_bfm:sv <0x328f6f35>
			streams:   3, words:  6209
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                     2       2
		Interfaces:                  1       1
		Verilog packages:            1       1
		Registers:                  90     103
		Scalar wires:               13       -
		Expanded wires:             32       1
		Vectored wires:              8       -
		Always blocks:               1       1
		Initial blocks:              2       2
		Parallel blocks:             2       2
		Cont. assignments:           8      10
		Pseudo assignments:          7       7
		Assertions:                  3       3
		Covergroup Instances:        0       1
		SV Class declarations:       4       4
		SV Class specializations:    4       4
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	21.03-s009: Exiting on Nov 15, 2023 at 17:43:08 CET  (total: 00:00:00)
