Begin Netlisting Oct 11 15:46:41 2021
INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the

"/home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/adexl/results/data/Interactive.15/1/MultiChannel_EMG_TestBench:MultiChannelAFE_TB_2:1/netlist/digital/testfixture.verilog" file. To print the stimulus name
mapped table, set 
simVerilogPrintStimulusNameMappingTable = t either in CIW or
the .simrc file 
before invoking Verilog netlister.
 
INFO (VLOGNET-62): Database internal net names will be printed for floating
instance ports. To prevent 
them from being printed, set
simVerilogProcessNullPorts = t either in CIW or 
the .simrc file.
 
INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist
Configuration list. 
If you want to print only those cellviews that need to be
re-netlisted in the 
list, set simVerilogIncrementalNetlistConfigList = t either
in CIW or the 
.simrc file.
 
INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to
"z". To get inout 
pins with initial state of "0", set
hnlVerilogIOInitStimulusStr = "0" 
either in CIW or the .simrc file.
 
INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist'
directory. This file prints the values of the netlister control variables, which
are different from their default values. To disable the file creation, type
'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the
'.cdsinit' file.

INFO (VLOGNET-117): Re-netlisting the entire design.

INFO (VLOGNET-118): Using connection by name (explicit connections) for all
stopping and 
non-stopping cells.
 
WARNING (VLOGNET-110): The cell
'MultiChannel_EMG_TestBench/MultiChannelAFE_TB_2/schematic' has no ports. Make
sure that this was the intended 
design.
 
INFO (VLOGNET-126): ---------- Beginning netlist configuration information
----------



CELL NAME                   VIEW NAME            NOTE             
---------                   ---------            ----             

ClockGen                    functional           *Stopping View*  
nel                         spectre              *Stopping View*  
pel                         spectre              *Stopping View*  
vdc                         spectre              *Stopping View*  
vsin                        spectre              *Stopping View*  
iprobe                      spectre              *Stopping View*  
idc                         spectre              *Stopping View*  
LPF_Butter                  verilogams           *Stopping View*  
res                         spectre              *Stopping View*  
cap                         spectre              *Stopping View*  
FrontEnd_Amplifier          verilogams           *Stopping View*  
vcvs                        spectre              *Stopping View*  
neli                        spectre              *Stopping View*  
rpp1k1                      spectre              *Stopping View*  
MultiChannelAFE_TB_2        schematic                             
ChoppingTCA_DSL_imp         schematic                             
PseudoResistor_45GOhm       schematic                             
Chopper                     schematic                             
Switch_NMOS                 schematic                             
ClockGenMultiFreq           functional                            

---------- End of netlist configuration information   ----------
Running netlist assembly..
End netlisting Oct 11 15:46:51 2021
