#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 23 02:03:18 2018
# Process ID: 1588
# Current directory: C:/Users/Jake/Engineering/ZYNQ/Custom-PL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1772 C:\Users\Jake\Engineering\ZYNQ\Custom-PL\Custom-PL.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/Custom-PL/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/Custom-PL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user JG_ZYNQ_RGB_Core 1.0 -dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:JG_ZYNQ_RGB_Core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:JG_ZYNQ_RGB_Core:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:JG_ZYNQ_RGB_Core:1.0]
set_property  ip_repo_paths  {C:/Users/Jake/Engineering/ZYNQ/Custom-PL/../ip_repo/JG_ZYNQ_RGB_Core_1.0 C:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_JG_ZYNQ_RGB_Core_v1_0 -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/../ip_repo c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0
open_bd_design {C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 JG_ZYNQ_RGB_Core_0
endgroup
set_property location {1 73 35} [get_bd_cells processing_system7_0]
set_property location {1.5 439 8} [get_bd_cells JG_ZYNQ_RGB_Core_0]
set_property location {2 472 -48} [get_bd_cells JG_ZYNQ_RGB_Core_0]
delete_bd_objs [get_bd_cells JG_ZYNQ_RGB_Core_0]
set_property -dict [list CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 JG_ZYNQ_RGB_Core_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins JG_ZYNQ_RGB_Core_0/S00_AXI]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_ZYNQ_RGB_Core_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_JG_ZYNQ_RGB_Core_0_1_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name JG_ZYNQ_RGB_Core_v1_0_project -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.tmp/JG_ZYNQ_RGB_Core_v1_0_project c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0/component.xml
update_compile_order -fileset sources_1
current_project Custom-PL
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells JG_ZYNQ_RGB_Core_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
regenerate_bd_layout
current_project JG_ZYNQ_RGB_Core_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_ZYNQ_RGB_Core_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_ZYNQ_RGB_Core:1.0 JG_ZYNQ_RGB_Core_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins JG_ZYNQ_RGB_Core_0/S00_AXI]
regenerate_bd_layout
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins JG_ZYNQ_RGB_Core_0/rgb_out]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets JG_ZYNQ_RGB_Core_0_rgb_out] [get_bd_ports rgb_out_0]
startgroup
create_bd_port -dir O -from 2 -to 0 rgb_out
connect_bd_net [get_bd_pins /JG_ZYNQ_RGB_Core_0/rgb_out] [get_bd_ports rgb_out]
endgroup
delete_bd_objs [get_bd_nets JG_ZYNQ_RGB_Core_0_rgb_out] [get_bd_ports rgb_out]
startgroup
make_bd_pins_external  [get_bd_pins JG_ZYNQ_RGB_Core_0/rgb_out]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_ZYNQ_RGB_Core_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_JG_ZYNQ_RGB_Core_0_0_synth_1 design_1_rst_ps7_0_50M_1_synth_1}
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_ZYNQ_RGB_Core_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_run impl_1
place_ports {rgb_out_0[2]} Y16
place_ports {rgb_out_0[1]} Y17
place_ports {rgb_out_0[0]} R14
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb_out_0[2]} {rgb_out_0[1]} {rgb_out_0[0]}]]
file mkdir C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new
close [ open C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new/rgb.xdc w ]
add_files -fileset constrs_1 C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new/rgb.xdc
set_property target_constrs_file C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.srcs/constrs_1/new/rgb.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
