#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f384f42010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f384f421a0 .scope module, "tb_computer" "tb_computer" 3 19;
 .timescale -9 -10;
v000001f384fcd5d0_0 .net "address", 15 0, v000001f384fb98c0_0;  1 drivers
v000001f384fcc3b0_0 .net "clk", 0 0, v000001f384fbd660_0;  1 drivers
v000001f384fcd710_0 .var "clk_enable", 0 0;
v000001f384fcd3f0_0 .net "memWrite", 0 0, L_000001f384fcd670;  1 drivers
v000001f384fcca90_0 .var "rst", 0 0;
v000001f384fcc8b0_0 .net "writeData", 15 0, L_000001f384f646b0;  1 drivers
E_000001f384f59cd0/0 .event negedge, v000001f384fb8560_0;
E_000001f384f59cd0/1 .event posedge, v000001f384fb8560_0;
E_000001f384f59cd0 .event/or E_000001f384f59cd0/0, E_000001f384f59cd0/1;
S_000001f384f42330 .scope module, "dut" "computer" 3 28, 4 21 0, S_000001f384f421a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 16 "writeData";
    .port_info 3 /OUTPUT 16 "address";
    .port_info 4 /OUTPUT 1 "memWrite";
v000001f384fbce40_0 .net "address", 15 0, v000001f384fb98c0_0;  alias, 1 drivers
v000001f384fbcb20_0 .net "clk", 0 0, v000001f384fbd660_0;  alias, 1 drivers
v000001f384fbd2a0_0 .net "instruction", 15 0, L_000001f384f648e0;  1 drivers
v000001f384fbde80_0 .net "memWrite", 0 0, L_000001f384fcd670;  alias, 1 drivers
v000001f384fbcbc0_0 .net "pc", 15 0, v000001f384fb8600_0;  1 drivers
v000001f384fbcc60_0 .net "readData", 15 0, L_000001f384f64560;  1 drivers
v000001f384fbdb60_0 .net "rst", 0 0, v000001f384fcca90_0;  1 drivers
v000001f384fbcd00_0 .net "writeData", 15 0, L_000001f384f646b0;  alias, 1 drivers
L_000001f384fcbff0 .part v000001f384fb8600_0, 1, 5;
S_000001f384f18f80 .scope module, "compfart" "cpu" 4 29, 5 20 0, S_000001f384f42330;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 16 "readData";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 16 "aluResult";
    .port_info 6 /OUTPUT 16 "memWriteData";
    .port_info 7 /OUTPUT 16 "pc";
v000001f384fbc8a0_0 .net "aluCtrl", 2 0, L_000001f384fcc310;  1 drivers
v000001f384fbca80_0 .net "aluResult", 15 0, v000001f384fb98c0_0;  alias, 1 drivers
v000001f384fbcee0_0 .net "aluSrc", 1 0, L_000001f384fccef0;  1 drivers
v000001f384fbd3e0_0 .net "clk", 0 0, v000001f384fbd660_0;  alias, 1 drivers
v000001f384fbd340_0 .net "instruction", 15 0, L_000001f384f648e0;  alias, 1 drivers
v000001f384fbdd40_0 .net "jump", 1 0, L_000001f384fccc70;  1 drivers
v000001f384fbc940_0 .net "memToReg", 1 0, L_000001f384fcc090;  1 drivers
v000001f384fbc1c0_0 .net "memWrite", 0 0, L_000001f384fcd670;  alias, 1 drivers
v000001f384fbdde0_0 .net "memWriteData", 15 0, L_000001f384f646b0;  alias, 1 drivers
v000001f384fbdc00_0 .net "pc", 15 0, v000001f384fb8600_0;  alias, 1 drivers
v000001f384fbc4e0_0 .net "pcSrc", 0 0, L_000001f384f64330;  1 drivers
v000001f384fbcda0_0 .net "readData", 15 0, L_000001f384f64560;  alias, 1 drivers
v000001f384fbcf80_0 .net "regDst", 1 0, L_000001f384fcc950;  1 drivers
v000001f384fbd520_0 .net "regWrite", 0 0, L_000001f384fccbd0;  1 drivers
v000001f384fbc260_0 .net "rst", 0 0, v000001f384fcca90_0;  alias, 1 drivers
v000001f384fbc440_0 .net "zero", 0 0, L_000001f384fcc630;  1 drivers
L_000001f384fcba50 .part L_000001f384f648e0, 12, 4;
S_000001f384f19110 .scope module, "cf_controller" "controller" 5 30, 6 18 0, S_000001f384f18f80;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "pcSrc";
    .port_info 5 /OUTPUT 2 "regDst";
    .port_info 6 /OUTPUT 2 "memToReg";
    .port_info 7 /OUTPUT 2 "jump";
    .port_info 8 /OUTPUT 2 "aluSrc";
    .port_info 9 /OUTPUT 3 "aluCtrl";
L_000001f384f64330 .functor AND 1, L_000001f384fcbf50, L_000001f384fcc630, C4<1>, C4<1>;
v000001f384fb9e60_0 .net "aluCtrl", 2 0, L_000001f384fcc310;  alias, 1 drivers
v000001f384fb91e0_0 .net "aluSrc", 1 0, L_000001f384fccef0;  alias, 1 drivers
v000001f384fb8e20_0 .net "branch", 0 0, L_000001f384fcbf50;  1 drivers
v000001f384fb9780_0 .net "jump", 1 0, L_000001f384fccc70;  alias, 1 drivers
v000001f384fb9280_0 .net "memToReg", 1 0, L_000001f384fcc090;  alias, 1 drivers
v000001f384fb9dc0_0 .net "memWrite", 0 0, L_000001f384fcd670;  alias, 1 drivers
v000001f384fb8b00_0 .net "op", 3 0, L_000001f384fcba50;  1 drivers
v000001f384fb93c0_0 .net "pcSrc", 0 0, L_000001f384f64330;  alias, 1 drivers
v000001f384fb9640_0 .net "regDst", 1 0, L_000001f384fcc950;  alias, 1 drivers
v000001f384fb8420_0 .net "regWrite", 0 0, L_000001f384fccbd0;  alias, 1 drivers
v000001f384fb9f00_0 .net "zero", 0 0, L_000001f384fcc630;  alias, 1 drivers
S_000001f384f192a0 .scope module, "mainDecoder" "maindec" 6 28, 7 17 0, S_000001f384f19110;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 2 "regDst";
    .port_info 5 /OUTPUT 2 "memToReg";
    .port_info 6 /OUTPUT 2 "jump";
    .port_info 7 /OUTPUT 2 "aluSrc";
    .port_info 8 /OUTPUT 3 "aluCtrl";
v000001f384f52860_0 .net *"_ivl_10", 13 0, v000001f384f536c0_0;  1 drivers
v000001f384f52900_0 .net "aluCtrl", 2 0, L_000001f384fcc310;  alias, 1 drivers
v000001f384f52e00_0 .net "aluSrc", 1 0, L_000001f384fccef0;  alias, 1 drivers
v000001f384f53620_0 .net "branch", 0 0, L_000001f384fcbf50;  alias, 1 drivers
v000001f384f536c0_0 .var "ctrl", 13 0;
v000001f384f529a0_0 .net "jump", 1 0, L_000001f384fccc70;  alias, 1 drivers
v000001f384f52ae0_0 .net "memToReg", 1 0, L_000001f384fcc090;  alias, 1 drivers
v000001f384f52b80_0 .net "memWrite", 0 0, L_000001f384fcd670;  alias, 1 drivers
v000001f384f52ea0_0 .net "op", 3 0, L_000001f384fcba50;  alias, 1 drivers
v000001f384f52f40_0 .net "regDst", 1 0, L_000001f384fcc950;  alias, 1 drivers
v000001f384fb9820_0 .net "regWrite", 0 0, L_000001f384fccbd0;  alias, 1 drivers
E_000001f384f59650 .event edge, v000001f384f52ea0_0;
L_000001f384fccbd0 .part v000001f384f536c0_0, 13, 1;
L_000001f384fcc950 .part v000001f384f536c0_0, 11, 2;
L_000001f384fcbf50 .part v000001f384f536c0_0, 10, 1;
L_000001f384fcd670 .part v000001f384f536c0_0, 9, 1;
L_000001f384fcc090 .part v000001f384f536c0_0, 7, 2;
L_000001f384fccc70 .part v000001f384f536c0_0, 5, 2;
L_000001f384fccef0 .part v000001f384f536c0_0, 3, 2;
L_000001f384fcc310 .part v000001f384f536c0_0, 0, 3;
S_000001f384f1b7e0 .scope module, "cf_datapath" "datapath" 5 42, 8 29 0, S_000001f384f18f80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 1 "pcSrc";
    .port_info 4 /INPUT 2 "regDst";
    .port_info 5 /INPUT 2 "memToReg";
    .port_info 6 /INPUT 2 "jump";
    .port_info 7 /INPUT 2 "aluSrc";
    .port_info 8 /INPUT 3 "aluCtrl";
    .port_info 9 /INPUT 16 "instruction";
    .port_info 10 /INPUT 16 "readData";
    .port_info 11 /OUTPUT 16 "aluResult";
    .port_info 12 /OUTPUT 16 "memWriteData";
    .port_info 13 /OUTPUT 16 "pc";
    .port_info 14 /OUTPUT 1 "zero";
L_000001f384fcda40 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001f384fbb5b0_0 .net/2u *"_ivl_22", 11 0, L_000001f384fcda40;  1 drivers
v000001f384fbb790_0 .net *"_ivl_25", 3 0, L_000001f384fcc810;  1 drivers
v000001f384fba110_0 .net *"_ivl_3", 2 0, L_000001f384fcc450;  1 drivers
v000001f384fbb150_0 .net *"_ivl_5", 11 0, L_000001f384fcc9f0;  1 drivers
L_000001f384fcd920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f384fbb830_0 .net/2u *"_ivl_6", 0 0, L_000001f384fcd920;  1 drivers
v000001f384fba1b0_0 .net "aluA", 15 0, L_000001f384f64cd0;  1 drivers
v000001f384fbbb50_0 .net "aluB", 15 0, v000001f384fb8100_0;  1 drivers
v000001f384fbb1f0_0 .net "aluCtrl", 2 0, L_000001f384fcc310;  alias, 1 drivers
v000001f384fba570_0 .net "aluResult", 15 0, v000001f384fb98c0_0;  alias, 1 drivers
v000001f384fba610_0 .net "aluSrc", 1 0, L_000001f384fccef0;  alias, 1 drivers
v000001f384fba9d0_0 .net "clk", 0 0, v000001f384fbd660_0;  alias, 1 drivers
v000001f384fbb3d0_0 .net "instruction", 15 0, L_000001f384f648e0;  alias, 1 drivers
v000001f384fba6b0_0 .net "jump", 1 0, L_000001f384fccc70;  alias, 1 drivers
v000001f384fba930_0 .net "memToReg", 1 0, L_000001f384fcc090;  alias, 1 drivers
v000001f384fbb650_0 .net "memWriteData", 15 0, L_000001f384f646b0;  alias, 1 drivers
v000001f384fbae30_0 .net "pc", 15 0, v000001f384fb8600_0;  alias, 1 drivers
v000001f384fba750_0 .net "pcBranch", 15 0, L_000001f384fcd490;  1 drivers
v000001f384fba7f0_0 .net "pcBranchNext", 15 0, L_000001f384fccdb0;  1 drivers
v000001f384fbabb0_0 .net "pcNext", 15 0, v000001f384fb86a0_0;  1 drivers
v000001f384fbb6f0_0 .net "pcPlus2", 15 0, L_000001f384fcce50;  1 drivers
v000001f384fbac50_0 .net "pcSrc", 0 0, L_000001f384f64330;  alias, 1 drivers
v000001f384fbb970_0 .net "readData", 15 0, L_000001f384f64560;  alias, 1 drivers
v000001f384fbbab0_0 .net "regDst", 1 0, L_000001f384fcc950;  alias, 1 drivers
v000001f384fbaa70_0 .net "regWrite", 0 0, L_000001f384fccbd0;  alias, 1 drivers
v000001f384fbbbf0_0 .net "regWriteData", 15 0, v000001f384fb9460_0;  1 drivers
v000001f384fbbc90_0 .net "rst", 0 0, v000001f384fcca90_0;  alias, 1 drivers
v000001f384fbbd30_0 .net "signImmediate", 15 0, v000001f384fba250_0;  1 drivers
v000001f384fbc120_0 .net "signImmediateSHIFTED", 15 0, v000001f384fbb290_0;  1 drivers
v000001f384fbc300_0 .net "writeAddr", 3 0, v000001f384fba4d0_0;  1 drivers
v000001f384fbd200_0 .net "zero", 0 0, L_000001f384fcc630;  alias, 1 drivers
L_000001f384fcc450 .part L_000001f384fcce50, 13, 3;
L_000001f384fcc9f0 .part L_000001f384f648e0, 0, 12;
L_000001f384fccd10 .concat [ 1 12 3 0], L_000001f384fcd920, L_000001f384fcc9f0, L_000001f384fcc450;
L_000001f384fccb30 .part L_000001f384f648e0, 4, 4;
L_000001f384fcc590 .part L_000001f384f648e0, 0, 4;
L_000001f384fccf90 .part L_000001f384f648e0, 8, 4;
L_000001f384fcc4f0 .part L_000001f384f648e0, 4, 4;
L_000001f384fcb910 .part L_000001f384f648e0, 0, 4;
L_000001f384fcc810 .part L_000001f384f648e0, 4, 4;
L_000001f384fcc6d0 .concat [ 4 12 0 0], L_000001f384fcc810, L_000001f384fcda40;
S_000001f384f1b970 .scope module, "add" "adder" 8 53, 9 18 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "sum";
v000001f384fb9b40_0 .net "a", 15 0, v000001f384fb8600_0;  alias, 1 drivers
L_000001f384fcd8d8 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v000001f384fb8a60_0 .net "b", 15 0, L_000001f384fcd8d8;  1 drivers
v000001f384fb9a00_0 .net "sum", 15 0, L_000001f384fcce50;  alias, 1 drivers
L_000001f384fcce50 .arith/sum 16, v000001f384fb8600_0, L_000001f384fcd8d8;
S_000001f384f1bb00 .scope module, "addAlu" "adder" 8 56, 9 18 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "sum";
v000001f384fb9320_0 .net "a", 15 0, L_000001f384fcce50;  alias, 1 drivers
v000001f384fb8ce0_0 .net "b", 15 0, v000001f384fbb290_0;  alias, 1 drivers
v000001f384fb8f60_0 .net "sum", 15 0, L_000001f384fcd490;  alias, 1 drivers
L_000001f384fcd490 .arith/sum 16, L_000001f384fcce50, v000001f384fbb290_0;
S_000001f384f118c0 .scope module, "alu" "alu" 8 70, 10 16 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000001f384fb82e0_0 .net *"_ivl_0", 31 0, L_000001f384fcbcd0;  1 drivers
L_000001f384fcda88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f384fb8ec0_0 .net *"_ivl_3", 15 0, L_000001f384fcda88;  1 drivers
L_000001f384fcdad0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f384fb8060_0 .net/2u *"_ivl_4", 31 0, L_000001f384fcdad0;  1 drivers
v000001f384fb96e0_0 .net "a", 15 0, L_000001f384f64cd0;  alias, 1 drivers
v000001f384fb87e0_0 .net "b", 15 0, v000001f384fb8100_0;  alias, 1 drivers
v000001f384fb8d80_0 .net "ctrl", 2 0, L_000001f384fcc310;  alias, 1 drivers
v000001f384fb98c0_0 .var "result", 15 0;
v000001f384fb9be0_0 .net "zero", 0 0, L_000001f384fcc630;  alias, 1 drivers
E_000001f384f59c10 .event edge, v000001f384f52900_0, v000001f384fb87e0_0, v000001f384fb96e0_0;
L_000001f384fcbcd0 .concat [ 16 16 0 0], v000001f384fb98c0_0, L_000001f384fcda88;
L_000001f384fcc630 .cmp/eq 32, L_000001f384fcbcd0, L_000001f384fcdad0;
S_000001f384f11a50 .scope module, "aluBMux" "mux3" 8 69, 11 19 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 16 "result";
P_000001f384f59c50 .param/l "n" 0 11 20, +C4<00000000000000000000000000010000>;
v000001f384fb8ba0_0 .net "a", 15 0, L_000001f384f646b0;  alias, 1 drivers
v000001f384fb9c80_0 .net "b", 15 0, v000001f384fba250_0;  alias, 1 drivers
v000001f384fb90a0_0 .net "c", 15 0, L_000001f384fcc6d0;  1 drivers
v000001f384fb8100_0 .var "result", 15 0;
v000001f384fb8920_0 .net "s", 1 0, L_000001f384fccef0;  alias, 1 drivers
E_000001f384f59c90 .event edge, v000001f384f52e00_0, v000001f384fb90a0_0, v000001f384fb9c80_0, v000001f384fb8ba0_0;
S_000001f384f11be0 .scope module, "branchMux" "mux2" 8 58, 12 17 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "result";
P_000001f384f59d10 .param/l "n" 0 12 18, +C4<00000000000000000000000000010000>;
v000001f384fb8380_0 .net "a", 15 0, L_000001f384fcce50;  alias, 1 drivers
v000001f384fb95a0_0 .net "b", 15 0, L_000001f384fcd490;  alias, 1 drivers
v000001f384fb9d20_0 .net "result", 15 0, L_000001f384fccdb0;  alias, 1 drivers
v000001f384fb9140_0 .net "s", 0 0, L_000001f384f64330;  alias, 1 drivers
L_000001f384fccdb0 .functor MUXZ 16, L_000001f384fcce50, L_000001f384fcd490, L_000001f384f64330, C4<>;
S_000001f384f0f260 .scope module, "memMux" "mux3" 8 65, 11 19 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 16 "result";
P_000001f384f5a290 .param/l "n" 0 11 20, +C4<00000000000000000000000000010000>;
v000001f384fb8c40_0 .net "a", 15 0, v000001f384fb98c0_0;  alias, 1 drivers
v000001f384fb9000_0 .net "b", 15 0, L_000001f384f64560;  alias, 1 drivers
v000001f384fb81a0_0 .net "c", 15 0, L_000001f384fcce50;  alias, 1 drivers
v000001f384fb9460_0 .var "result", 15 0;
v000001f384fb89c0_0 .net "s", 1 0, L_000001f384fcc090;  alias, 1 drivers
E_000001f384f5af90 .event edge, v000001f384f52ae0_0, v000001f384fb9a00_0, v000001f384fb9000_0, v000001f384fb98c0_0;
S_000001f384f0f3f0 .scope module, "pcMux" "mux3" 8 59, 11 19 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 16 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 16 "result";
P_000001f384f5abd0 .param/l "n" 0 11 20, +C4<00000000000000000000000000010000>;
v000001f384fb9aa0_0 .net "a", 15 0, L_000001f384fccdb0;  alias, 1 drivers
v000001f384fb8240_0 .net "b", 15 0, L_000001f384fccd10;  1 drivers
v000001f384fb9500_0 .net "c", 15 0, L_000001f384f64cd0;  alias, 1 drivers
v000001f384fb86a0_0 .var "result", 15 0;
v000001f384fb84c0_0 .net "s", 1 0, L_000001f384fccc70;  alias, 1 drivers
E_000001f384f5ab50 .event edge, v000001f384f529a0_0, v000001f384fb96e0_0, v000001f384fb8240_0, v000001f384fb9d20_0;
S_000001f384f0f580 .scope module, "pcReg" "dff" 8 52, 13 18 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "d";
    .port_info 3 /OUTPUT 16 "q";
v000001f384fb8560_0 .net "clk", 0 0, v000001f384fbd660_0;  alias, 1 drivers
v000001f384fb9960_0 .net "d", 15 0, v000001f384fb86a0_0;  alias, 1 drivers
v000001f384fb8600_0 .var "q", 15 0;
v000001f384fb8740_0 .net "rst", 0 0, v000001f384fcca90_0;  alias, 1 drivers
E_000001f384f5a410 .event posedge, v000001f384fb8740_0, v000001f384fb8560_0;
S_000001f384f30360 .scope module, "rf" "regfile" 8 63, 14 17 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "readAddr1";
    .port_info 1 /INPUT 4 "readAddr2";
    .port_info 2 /INPUT 4 "writeAddr";
    .port_info 3 /INPUT 16 "writeData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_000001f384f64cd0 .functor BUFZ 16, L_000001f384fcc130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f384f646b0 .functor BUFZ 16, L_000001f384fcd7b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f384fb8880_0 .net *"_ivl_0", 15 0, L_000001f384fcc130;  1 drivers
v000001f384fbb010_0 .net *"_ivl_10", 5 0, L_000001f384fcbd70;  1 drivers
L_000001f384fcd9f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f384fbb510_0 .net *"_ivl_13", 1 0, L_000001f384fcd9f8;  1 drivers
v000001f384fbab10_0 .net *"_ivl_2", 5 0, L_000001f384fcd2b0;  1 drivers
L_000001f384fcd9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f384fbb0b0_0 .net *"_ivl_5", 1 0, L_000001f384fcd9b0;  1 drivers
v000001f384fba2f0_0 .net *"_ivl_8", 15 0, L_000001f384fcd7b0;  1 drivers
v000001f384fbbdd0_0 .net "clk", 0 0, v000001f384fbd660_0;  alias, 1 drivers
v000001f384fba390 .array "rFile", 0 15, 15 0;
v000001f384fbb330_0 .net "readAddr1", 3 0, L_000001f384fccf90;  1 drivers
v000001f384fbacf0_0 .net "readAddr2", 3 0, L_000001f384fcc4f0;  1 drivers
v000001f384fbb8d0_0 .net "readData1", 15 0, L_000001f384f64cd0;  alias, 1 drivers
v000001f384fbaed0_0 .net "readData2", 15 0, L_000001f384f646b0;  alias, 1 drivers
v000001f384fbba10_0 .net "regWrite", 0 0, L_000001f384fccbd0;  alias, 1 drivers
v000001f384fbbe70_0 .net "writeAddr", 3 0, v000001f384fba4d0_0;  alias, 1 drivers
v000001f384fba430_0 .net "writeData", 15 0, v000001f384fb9460_0;  alias, 1 drivers
E_000001f384f5a190 .event posedge, v000001f384fb8560_0;
L_000001f384fcc130 .array/port v000001f384fba390, L_000001f384fcd2b0;
L_000001f384fcd2b0 .concat [ 4 2 0 0], L_000001f384fccf90, L_000001f384fcd9b0;
L_000001f384fcd7b0 .array/port v000001f384fba390, L_000001f384fcbd70;
L_000001f384fcbd70 .concat [ 4 2 0 0], L_000001f384fcc4f0, L_000001f384fcd9f8;
S_000001f384f304f0 .scope module, "shImmediate" "sl1" 8 55, 15 17 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
v000001f384fbad90_0 .net "in", 15 0, v000001f384fba250_0;  alias, 1 drivers
v000001f384fbb290_0 .var "out", 15 0;
E_000001f384f5a3d0 .event edge, v000001f384fb9c80_0;
S_000001f384fc8a80 .scope module, "signExtender" "signext" 8 64, 16 18 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 16 "out";
v000001f384fbbf10_0 .net "in", 3 0, L_000001f384fcb910;  1 drivers
v000001f384fba250_0 .var "out", 15 0;
E_000001f384f5a250 .event edge, v000001f384fbbf10_0;
S_000001f384fc8da0 .scope module, "writeAddrMux" "mux3" 8 62, 11 19 0, S_000001f384f1b7e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 4 "result";
P_000001f384f5a650 .param/l "n" 0 11 20, +C4<00000000000000000000000000000100>;
v000001f384fba070_0 .net "a", 3 0, L_000001f384fccb30;  1 drivers
v000001f384fba890_0 .net "b", 3 0, L_000001f384fcc590;  1 drivers
L_000001f384fcd968 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001f384fbb470_0 .net "c", 3 0, L_000001f384fcd968;  1 drivers
v000001f384fba4d0_0 .var "result", 3 0;
v000001f384fbaf70_0 .net "s", 1 0, L_000001f384fcc950;  alias, 1 drivers
E_000001f384f5a890 .event edge, v000001f384f52f40_0, v000001f384fbb470_0, v000001f384fba890_0, v000001f384fba070_0;
S_000001f384fc8c10 .scope module, "dmem" "dmem" 4 46, 17 17 0, S_000001f384f42330;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "writeData";
    .port_info 4 /OUTPUT 16 "readData";
L_000001f384f64560 .functor BUFZ 16, L_000001f384fcb9b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f384fbd840 .array "MEMORY", 0 32767, 15 0;
v000001f384fbdac0_0 .net *"_ivl_0", 15 0, L_000001f384fcb9b0;  1 drivers
v000001f384fbd020_0 .net *"_ivl_3", 14 0, L_000001f384fcbb90;  1 drivers
v000001f384fbc3a0_0 .net *"_ivl_4", 16 0, L_000001f384fcbe10;  1 drivers
L_000001f384fcdb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f384fbdca0_0 .net *"_ivl_7", 1 0, L_000001f384fcdb60;  1 drivers
v000001f384fbc580_0 .net "address", 15 0, v000001f384fb98c0_0;  alias, 1 drivers
v000001f384fbd480_0 .net "clk", 0 0, v000001f384fbd660_0;  alias, 1 drivers
v000001f384fbd7a0_0 .net "memWrite", 0 0, L_000001f384fcd670;  alias, 1 drivers
v000001f384fbd0c0_0 .net "readData", 15 0, L_000001f384f64560;  alias, 1 drivers
v000001f384fbc6c0_0 .net "writeData", 15 0, L_000001f384f646b0;  alias, 1 drivers
L_000001f384fcb9b0 .array/port v000001f384fbd840, L_000001f384fcbe10;
L_000001f384fcbb90 .part v000001f384fb98c0_0, 1, 15;
L_000001f384fcbe10 .concat [ 15 2 0 0], L_000001f384fcbb90, L_000001f384fcdb60;
S_000001f384fc8f30 .scope module, "imem" "imem" 4 41, 18 17 0, S_000001f384f42330;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "address";
    .port_info 1 /OUTPUT 16 "instruction";
L_000001f384f648e0 .functor BUFZ 16, L_000001f384fcd030, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f384fbc080 .array "MEMORY", 31 0, 15 0;
v000001f384fbc9e0_0 .net *"_ivl_0", 15 0, L_000001f384fcd030;  1 drivers
v000001f384fbc760_0 .net *"_ivl_2", 6 0, L_000001f384fcc270;  1 drivers
L_000001f384fcdb18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f384fbd5c0_0 .net *"_ivl_5", 1 0, L_000001f384fcdb18;  1 drivers
v000001f384fbda20_0 .net "address", 4 0, L_000001f384fcbff0;  1 drivers
v000001f384fbd160_0 .var/i "file", 31 0;
v000001f384fbc620_0 .net "instruction", 15 0, L_000001f384f648e0;  alias, 1 drivers
L_000001f384fcd030 .array/port v000001f384fbc080, L_000001f384fcc270;
L_000001f384fcc270 .concat [ 5 2 0 0], L_000001f384fcbff0, L_000001f384fcdb18;
S_000001f384fc90c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 18 29, 18 29 0, S_000001f384fc8f30;
 .timescale -9 -10;
v000001f384fbc800_0 .var/2s "i", 31 0;
S_000001f384fc9570 .scope module, "dut1" "clock" 3 30, 19 17 0, S_000001f384f421a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "ENABLE";
    .port_info 1 /OUTPUT 1 "CLOCK";
v000001f384fbd660_0 .var "CLOCK", 0 0;
v000001f384fbdf20_0 .net "ENABLE", 0 0, v000001f384fcd710_0;  1 drivers
v000001f384fbd700_0 .var/real "clock_off", 0 0;
v000001f384fbd8e0_0 .var/real "clock_on", 0 0;
v000001f384fbd980_0 .var "start_clock", 0 0;
E_000001f384f5ad10 .event edge, v000001f384fbd980_0;
E_000001f384f5a0d0/0 .event negedge, v000001f384fbdf20_0;
E_000001f384f5a0d0/1 .event posedge, v000001f384fbdf20_0;
E_000001f384f5a0d0 .event/or E_000001f384f5a0d0/0, E_000001f384f5a0d0/1;
    .scope S_000001f384f192a0;
T_0 ;
    %wait E_000001f384f59650;
    %load/vec4 v000001f384f52ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 16383, 16383, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 10242, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 10246, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 10242, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 66, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 10240, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 10241, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 10259, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 10261, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 10247, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 1030, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8202, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 8206, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 8330, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 522, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 34, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 12578, 0, 14;
    %assign/vec4 v000001f384f536c0_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f384f0f580;
T_1 ;
    %wait E_000001f384f5a410;
    %load/vec4 v000001f384fb8740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f384fb8600_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f384fb9960_0;
    %assign/vec4 v000001f384fb8600_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f384f304f0;
T_2 ;
    %wait E_000001f384f5a3d0;
    %load/vec4 v000001f384fbad90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f384fbb290_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f384f0f3f0;
T_3 ;
    %wait E_000001f384f5ab50;
    %load/vec4 v000001f384fb84c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v000001f384fb9aa0_0;
    %assign/vec4 v000001f384fb86a0_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v000001f384fb8240_0;
    %assign/vec4 v000001f384fb86a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f384fb9500_0;
    %assign/vec4 v000001f384fb86a0_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f384fc8da0;
T_4 ;
    %wait E_000001f384f5a890;
    %load/vec4 v000001f384fbaf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000001f384fba070_0;
    %assign/vec4 v000001f384fba4d0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000001f384fba890_0;
    %assign/vec4 v000001f384fba4d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001f384fbb470_0;
    %assign/vec4 v000001f384fba4d0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f384f30360;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f384fba390, 0, 4;
    %wait E_000001f384f5a190;
    %load/vec4 v000001f384fbba10_0;
    %load/vec4 v000001f384fbbe70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f384fba430_0;
    %load/vec4 v000001f384fbbe70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f384fba390, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f384fc8a80;
T_6 ;
    %wait E_000001f384f5a250;
    %load/vec4 v000001f384fbbf10_0;
    %parti/s 1, 3, 3;
    %replicate 12;
    %load/vec4 v000001f384fbbf10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f384fba250_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f384f0f260;
T_7 ;
    %wait E_000001f384f5af90;
    %load/vec4 v000001f384fb89c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000001f384fb8c40_0;
    %assign/vec4 v000001f384fb9460_0, 0;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000001f384fb9000_0;
    %assign/vec4 v000001f384fb9460_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001f384fb81a0_0;
    %assign/vec4 v000001f384fb9460_0, 0;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f384f11a50;
T_8 ;
    %wait E_000001f384f59c90;
    %load/vec4 v000001f384fb8920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000001f384fb8ba0_0;
    %assign/vec4 v000001f384fb8100_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001f384fb9c80_0;
    %assign/vec4 v000001f384fb8100_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001f384fb90a0_0;
    %assign/vec4 v000001f384fb8100_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f384f118c0;
T_9 ;
    %wait E_000001f384f59c10;
    %load/vec4 v000001f384fb8d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v000001f384fb96e0_0;
    %load/vec4 v000001f384fb87e0_0;
    %and;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v000001f384fb96e0_0;
    %load/vec4 v000001f384fb87e0_0;
    %or;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v000001f384fb96e0_0;
    %load/vec4 v000001f384fb87e0_0;
    %add;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v000001f384fb96e0_0;
    %ix/getv 4, v000001f384fb87e0_0;
    %shiftl 4;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v000001f384fb96e0_0;
    %load/vec4 v000001f384fb87e0_0;
    %or;
    %inv;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000001f384fb96e0_0;
    %ix/getv 4, v000001f384fb87e0_0;
    %shiftr 4;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000001f384fb96e0_0;
    %load/vec4 v000001f384fb87e0_0;
    %sub;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000001f384fb96e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001f384fb87e0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v000001f384fb87e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001f384fb96e0_0;
    %parti/s 1, 15, 5;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v000001f384fb98c0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v000001f384fb96e0_0;
    %load/vec4 v000001f384fb87e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v000001f384fb98c0_0, 0;
T_9.11 ;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f384fc8f30;
T_10 ;
    %vpi_func 18 27 "$fopen" 32, "program_data.dat", "r" {0 0 0};
    %store/vec4 v000001f384fbd160_0, 0, 32;
    %load/vec4 v000001f384fbd160_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %fork t_1, S_000001f384fc90c0;
    %jmp t_0;
    .scope S_000001f384fc90c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f384fbc800_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001f384fbc800_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_func 18 30 "$feof" 32, v000001f384fbd160_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %vpi_call/w 18 31 "$fscanf", v000001f384fbd160_0, "%h", &A<v000001f384fbc080, v000001f384fbc800_0 > {0 0 0};
T_10.4 ;
    %load/vec4 v000001f384fbc800_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000001f384fbc800_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_000001f384fc8f30;
t_0 %join;
    %vpi_call/w 18 34 "$fclose", v000001f384fbd160_0 {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 18 36 "$display", "ERROR: Could not open file for reading." {0 0 0};
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_000001f384fc8c10;
T_11 ;
    %wait E_000001f384f5a190;
    %load/vec4 v000001f384fbd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001f384fbc6c0_0;
    %load/vec4 v000001f384fbc580_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f384fbd840, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f384fc9570;
T_12 ;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v000001f384fbd8e0_0;
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v000001f384fbd700_0;
    %end;
    .thread T_12, $init;
    .scope S_000001f384fc9570;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f384fbd660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f384fbd980_0, 0;
    %end;
    .thread T_13;
    .scope S_000001f384fc9570;
T_14 ;
    %wait E_000001f384f5a0d0;
    %load/vec4 v000001f384fbdf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f384fbd980_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f384fbd980_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f384fc9570;
T_15 ;
    %wait E_000001f384f5ad10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f384fbd660_0, 0, 1;
T_15.0 ;
    %load/vec4 v000001f384fbd980_0;
    %flag_set/vec4 8;
    %jmp/0xz T_15.1, 8;
    %load/real v000001f384fbd700_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f384fbd660_0, 0, 1;
    %load/real v000001f384fbd8e0_0;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f384fbd660_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f384fbd660_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001f384f421a0;
T_16 ;
    %vpi_call/w 3 34 "$dumpfile", "tb_computer.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f384f42330 {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001f384f421a0;
T_17 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f384fcd710_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f384fcca90_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f384fcca90_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f384fcd710_0, 0;
    %end;
    .thread T_17;
    .scope S_000001f384f421a0;
T_18 ;
    %wait E_000001f384f59cd0;
    %load/vec4 v000001f384fcd3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001f384fcd5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 6;
    %vpi_call/w 3 47 "$display", "Output (hex): %h", v000001f384fcc8b0_0 {0 0 0};
    %vpi_call/w 3 48 "$display", "Output (dec): %d", v000001f384fcc8b0_0 {0 0 0};
    %vpi_call/w 3 49 "$finish" {0 0 0};
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "tb_computer.sv";
    "././computer.sv";
    "./../cpu/cpu.sv";
    "./../controller/controller.sv";
    "./../maindec/maindec.sv";
    "./../datapath/datapath.sv";
    "./../adder/adder.sv";
    "./../alu/alu.sv";
    "./../mux3/mux3.sv";
    "./../mux2/mux2.sv";
    "./../dff/dff.sv";
    "./../regfile/regfile.sv";
    "./../sl1/sl1.sv";
    "./../signext/signext.sv";
    "./../dmem/dmem.sv";
    "./../imem/imem.sv";
    "./../clock/clock.sv";
