layout: true
class: typo, typo-selection

---

count: false
class: nord-dark, middle, center

# Multiplierless Designs: Efficiency in Hardware and Beyond ğŸš€ğŸ’»

@luk036 ğŸ‘¨â€ğŸ’»

2025-05-21 ğŸ“…

---

### What are Multiplierless Designs? ğŸ¤”ğŸ’­ğŸ”

*   Digital Signal Processing (DSP) kernels like transforms ğŸ”„ and filters ğŸ§© often involve multiplications by constants.
*   Instead of using dedicated hardware multipliers (which can be costly in terms of area ğŸ“ and power âš¡), these constant multiplications can be implemented using only **additions â•, subtractions â–, and shifts â©**.
*   This implementation technique is called "**multiplierless**".
*   Example: `y = 5x` can be computed as `y = (x << 2) + x` (shift `x` left by 2 bits â©, then add `x` â•). This uses one shift â© and one addition â• instead of a full multiplier.
*   These designs are primarily of interest for **hardware implementations** (like FPGAs ğŸ–¥ï¸ and VLSI ğŸ”Œ) but can also benefit software ğŸ’¾ for certain processors.

---

### Why Go Multiplierless? âœ¨ğŸ†ğŸ’¡

*   **Hardware Efficiency** ğŸ—ï¸âš¡: Multiplierless implementations are used to avoid costly multipliers in hardware.
*   **Reduced Area** ğŸ“‰ğŸ : Implemented using networks of additions â• and shifts â©, which can be smaller than dedicated multipliers.
*   **Lower Power Consumption** ğŸ”‹ğŸ’¡: Generally consume less power compared to multiplier-based designs.
*   **Potential for Higher Speed** âš¡ğŸï¸: Can sometimes lead to higher operating frequencies depending on the specific design and optimization.

*   This approach is especially relevant for mobile ğŸ“±ğŸƒâ€â™‚ï¸ and embedded applications with stringent area ğŸ“ and power âš¡ requirements.

---

### How are Multiplierless Designs Achieved? ğŸ› ï¸ğŸ”§âš™ï¸

*   The core idea is replacing multiplication âœ–ï¸ with a combination of **shifts â© and additions â•/subtractions â–**.
*   A collection of operations that multiply a single input by one or more constants is called a **multiplier block**.
*   For multiple constants, the problem becomes **Multiple Constant Multiplication (MCM)** ğŸ”¢.

---

### Multiple Constant Multiplication (MCM) & CSE ğŸŒ±ğŸ”ğŸ§©

*   In MCM, the goal is to compute multiple constant multiplications simultaneously, sharing common intermediate results to minimize cost (number of additions â•/subtractions â–).
*   **Common Subexpression Elimination (CSE)** is a key technique used in multiplierless design.
*   CSE searches for ğŸ” and eliminates redundant bit patterns common across several coefficients, sharing the computation of these patterns.
*   Different CSE approaches exist, including **horizontal â†”ï¸, vertical â†•ï¸, oblique â¬‡ï¸, and combinations** ğŸ”€.
*   While CSE helps, it may not find *all* sharing opportunities due to its dependency on the number representation.
*   **Graph-based approaches** ğŸ“ŠğŸŒ are also commonly used in state-of-the-art MCM methods to overcome limitations of CSE.

---

### Multiplierless in Applications ğŸ¯ğŸ“±ğŸ”Œ

*   Multiplierless techniques are widely applied in **linear DSP kernels** ğŸ“ˆ.
*   **Filters** ğŸ§©: Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters are common applications.
*   **Transforms** ğŸ”„: Discrete Cosine Transform (DCT), Discrete Fourier Transform (DFT), and Discrete Wavelet Transform (DWT) utilize multiplierless implementations.
*   **Filter Banks** ğŸ¦ and **Polyphase Filters** also benefit.
*   The choice of number representation (e.g., Canonical Signed Digit - CSD) can also facilitate sharing opportunities.

---

### Multiplierless FIR Filter Design ğŸ“‰ğŸ›ï¸ğŸ”

*   A key area of multiplierless design.
*   Design flow often starts with functional frequency domain specifications, number of coefficients, and word lengths.
*   Optimization procedures yield bounded integer coefficients and associated adder circuits for constant multiplications (MCM).
*   **Parameters and Interactions** ğŸ”„âš™ï¸: Filter coefficients, word lengths, number of filter coefficients (N), size of wordlength (b), adder cost (number of additions â•/subtractions â–), adder depth, filter order, gain.
*   Optimization aims to minimize adder cost subject to frequency response specifications.
*   The relationship between word length and cost is nonlinear, suggesting comprehensive design space exploration is beneficial.
*   Coefficient choice can be a criterion during filter design itself, not just implementation.

---

### Optimizing FIR Filters âš™ï¸ğŸ”ğŸ“Š

*   Methods involve selecting integer coefficients and associated adder circuits.
*   Approaches include CSE and graph-based MCM algorithms.
*   More advanced methods use **Integer Linear Programming (ILP)** optimization based on a pre-specified or dynamically expanded set of sharable terms.
*   Fast **polynomial-time heuristics** are also used for low complexity designs.
*   Comprehensive exploration of design parameters like effective word length (B), filter type, and filter order (N) can lead to lower implementation costs. Allowing variable gain can also significantly influence results.
*   Some state-of-the-art methods can improve upon previous results by reducing the number of adders â• or adder depth. Higher sparsity in the design can sometimes lead to a 2-stage adder depth design with lower cost.

---

### Multiplierless Transforms ğŸ–¼ï¸ğŸ¶ğŸ”„

*   Linear DSP transforms like DCT, DFT, and DWT consist of additions â• and multiplications âœ–ï¸ by constants.
*   Multiplierless implementations use adder/shift networks for these constant multiplications.
*   Cost is determined by the number of additions â•, influenced by constant value and precision.
*   For DWT (e.g., 5/3 wavelet base), multiplierless schemes with integer data can result in significantly lower internal signal length compared to multiplier-based schemes. Hardware resources like slice registers and LUTs are used in FPGA implementations of multiplierless DWT.

---

### Automated Design & Optimization for Transforms ğŸ¤–âš¡ğŸ”§

*   Designing multiplierless transforms involves choosing a numerically robust algorithm and configuring constant precisions to minimize additions â• while meeting error constraints.
*   These steps can be challenging due to the large number of configurations and the unpredictable impact of precision reduction on output error.
*   Automated methods have been developed for:
    *   **Automatic robust algorithm selection** ğŸ¤–ğŸ“Š.
    *   **Automatic configuration of constant precisions** âš™ï¸ğŸ”¢.
*   These tools can explore a large number of design points and investigate the tradeoff between resource constraints and implementation quality. This offers a flexible alternative to static IP design reuse.

---

### Conclusion ğŸ‰ğŸâœ¨

*   Multiplierless designs are essential for implementing linear DSP kernels efficiently, especially in hardware, by replacing multiplications âœ–ï¸ with additions â•, subtractions â–, and shifts â©.
*   MCM and CSE are core techniques for optimizing these implementations by sharing common subexpressions.
*   Future work includes developing integrated design methodologies and tools to better link application requirements to low-level circuit design choices.

Thank you! ğŸ™âœ¨ğŸš€

---

count: false
class: nord-dark, middle, center

# Q & A ğŸ¤
