
test_both.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006590  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  08006724  08006724  00007724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a04  08006a04  00008030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a04  08006a04  00007a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a0c  08006a0c  00008030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a0c  08006a0c  00007a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a10  08006a10  00007a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08006a14  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001070  20000030  08006a44  00008030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010a0  08006a44  000080a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008030  2**0
                  CONTENTS, READONLY
 12 .debug_info   000133dc  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000362e  00000000  00000000  0001b43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c8  00000000  00000000  0001ea70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db0  00000000  00000000  0001fc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017983  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017285  00000000  00000000  0003836b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cab9  00000000  00000000  0004f5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dc0a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c4  00000000  00000000  000dc0ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000e08b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000030 	.word	0x20000030
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800670c 	.word	0x0800670c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000034 	.word	0x20000034
 80001d0:	0800670c 	.word	0x0800670c

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000500:	b590      	push	{r4, r7, lr}
 8000502:	b089      	sub	sp, #36	@ 0x24
 8000504:	af02      	add	r7, sp, #8
 8000506:	4604      	mov	r4, r0
 8000508:	4608      	mov	r0, r1
 800050a:	4611      	mov	r1, r2
 800050c:	461a      	mov	r2, r3
 800050e:	4623      	mov	r3, r4
 8000510:	80fb      	strh	r3, [r7, #6]
 8000512:	4603      	mov	r3, r0
 8000514:	80bb      	strh	r3, [r7, #4]
 8000516:	460b      	mov	r3, r1
 8000518:	807b      	strh	r3, [r7, #2]
 800051a:	4613      	mov	r3, r2
 800051c:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 800053a:	887a      	ldrh	r2, [r7, #2]
 800053c:	88fb      	ldrh	r3, [r7, #6]
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000542:	68bb      	ldr	r3, [r7, #8]
 8000544:	2b00      	cmp	r3, #0
 8000546:	da01      	bge.n	800054c <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000548:	2301      	movs	r3, #1
 800054a:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800054c:	2300      	movs	r3, #0
 800054e:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 8000550:	883a      	ldrh	r2, [r7, #0]
 8000552:	88bb      	ldrh	r3, [r7, #4]
 8000554:	1ad3      	subs	r3, r2, r3
 8000556:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	2b00      	cmp	r3, #0
 800055c:	da01      	bge.n	8000562 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 800055e:	2301      	movs	r3, #1
 8000560:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8000562:	7cfb      	ldrb	r3, [r7, #19]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d106      	bne.n	8000576 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000568:	887a      	ldrh	r2, [r7, #2]
 800056a:	88fb      	ldrh	r3, [r7, #6]
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8000570:	88fb      	ldrh	r3, [r7, #6]
 8000572:	823b      	strh	r3, [r7, #16]
 8000574:	e005      	b.n	8000582 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000576:	88fa      	ldrh	r2, [r7, #6]
 8000578:	887b      	ldrh	r3, [r7, #2]
 800057a:	1ad3      	subs	r3, r2, r3
 800057c:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 800057e:	887b      	ldrh	r3, [r7, #2]
 8000580:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000582:	7cbb      	ldrb	r3, [r7, #18]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d106      	bne.n	8000596 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000588:	883a      	ldrh	r2, [r7, #0]
 800058a:	88bb      	ldrh	r3, [r7, #4]
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 8000590:	88bb      	ldrh	r3, [r7, #4]
 8000592:	81fb      	strh	r3, [r7, #14]
 8000594:	e005      	b.n	80005a2 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8000596:	88ba      	ldrh	r2, [r7, #4]
 8000598:	883b      	ldrh	r3, [r7, #0]
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 800059e:	883b      	ldrh	r3, [r7, #0]
 80005a0:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80005a2:	8abc      	ldrh	r4, [r7, #20]
 80005a4:	8afa      	ldrh	r2, [r7, #22]
 80005a6:	89f9      	ldrh	r1, [r7, #14]
 80005a8:	8a38      	ldrh	r0, [r7, #16]
 80005aa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80005ac:	9300      	str	r3, [sp, #0]
 80005ae:	4623      	mov	r3, r4
 80005b0:	f000 fc9e 	bl	8000ef0 <ILI9341_Draw_Rectangle>
}
 80005b4:	bf00      	nop
 80005b6:	371c      	adds	r7, #28
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd90      	pop	{r4, r7, pc}

080005bc <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b089      	sub	sp, #36	@ 0x24
 80005c0:	af02      	add	r7, sp, #8
 80005c2:	4604      	mov	r4, r0
 80005c4:	4608      	mov	r0, r1
 80005c6:	4611      	mov	r1, r2
 80005c8:	461a      	mov	r2, r3
 80005ca:	4623      	mov	r3, r4
 80005cc:	71fb      	strb	r3, [r7, #7]
 80005ce:	4603      	mov	r3, r0
 80005d0:	71bb      	strb	r3, [r7, #6]
 80005d2:	460b      	mov	r3, r1
 80005d4:	717b      	strb	r3, [r7, #5]
 80005d6:	4613      	mov	r3, r2
 80005d8:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80005de:	7dfb      	ldrb	r3, [r7, #23]
 80005e0:	2b1f      	cmp	r3, #31
 80005e2:	d802      	bhi.n	80005ea <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	e002      	b.n	80005f0 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80005ea:	7dfb      	ldrb	r3, [r7, #23]
 80005ec:	3b20      	subs	r3, #32
 80005ee:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80005f0:	2300      	movs	r3, #0
 80005f2:	753b      	strb	r3, [r7, #20]
 80005f4:	e012      	b.n	800061c <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80005f6:	7dfa      	ldrb	r2, [r7, #23]
 80005f8:	7d38      	ldrb	r0, [r7, #20]
 80005fa:	7d39      	ldrb	r1, [r7, #20]
 80005fc:	4c3b      	ldr	r4, [pc, #236]	@ (80006ec <ILI9341_Draw_Char+0x130>)
 80005fe:	4613      	mov	r3, r2
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	4413      	add	r3, r2
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	4423      	add	r3, r4
 8000608:	4403      	add	r3, r0
 800060a:	781a      	ldrb	r2, [r3, #0]
 800060c:	f101 0318 	add.w	r3, r1, #24
 8000610:	443b      	add	r3, r7
 8000612:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000616:	7d3b      	ldrb	r3, [r7, #20]
 8000618:	3301      	adds	r3, #1
 800061a:	753b      	strb	r3, [r7, #20]
 800061c:	7d3b      	ldrb	r3, [r7, #20]
 800061e:	2b05      	cmp	r3, #5
 8000620:	d9e9      	bls.n	80005f6 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8000622:	79bb      	ldrb	r3, [r7, #6]
 8000624:	b298      	uxth	r0, r3
 8000626:	797b      	ldrb	r3, [r7, #5]
 8000628:	b299      	uxth	r1, r3
 800062a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800062c:	461a      	mov	r2, r3
 800062e:	0052      	lsls	r2, r2, #1
 8000630:	4413      	add	r3, r2
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	b29a      	uxth	r2, r3
 8000636:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000638:	00db      	lsls	r3, r3, #3
 800063a:	b29c      	uxth	r4, r3
 800063c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	4623      	mov	r3, r4
 8000642:	f000 fc55 	bl	8000ef0 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000646:	2300      	movs	r3, #0
 8000648:	757b      	strb	r3, [r7, #21]
 800064a:	e047      	b.n	80006dc <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 800064c:	2300      	movs	r3, #0
 800064e:	75bb      	strb	r3, [r7, #22]
 8000650:	e03e      	b.n	80006d0 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8000652:	7d7b      	ldrb	r3, [r7, #21]
 8000654:	3318      	adds	r3, #24
 8000656:	443b      	add	r3, r7
 8000658:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800065c:	461a      	mov	r2, r3
 800065e:	7dbb      	ldrb	r3, [r7, #22]
 8000660:	fa42 f303 	asr.w	r3, r2, r3
 8000664:	f003 0301 	and.w	r3, r3, #1
 8000668:	2b00      	cmp	r3, #0
 800066a:	d02e      	beq.n	80006ca <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 800066c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800066e:	2b01      	cmp	r3, #1
 8000670:	d110      	bne.n	8000694 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8000672:	79bb      	ldrb	r3, [r7, #6]
 8000674:	b29a      	uxth	r2, r3
 8000676:	7d7b      	ldrb	r3, [r7, #21]
 8000678:	b29b      	uxth	r3, r3
 800067a:	4413      	add	r3, r2
 800067c:	b298      	uxth	r0, r3
 800067e:	797b      	ldrb	r3, [r7, #5]
 8000680:	b29a      	uxth	r2, r3
 8000682:	7dbb      	ldrb	r3, [r7, #22]
 8000684:	b29b      	uxth	r3, r3
 8000686:	4413      	add	r3, r2
 8000688:	b29b      	uxth	r3, r3
 800068a:	887a      	ldrh	r2, [r7, #2]
 800068c:	4619      	mov	r1, r3
 800068e:	f000 fb5f 	bl	8000d50 <ILI9341_Draw_Pixel>
 8000692:	e01a      	b.n	80006ca <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000694:	79bb      	ldrb	r3, [r7, #6]
 8000696:	b29a      	uxth	r2, r3
 8000698:	7d7b      	ldrb	r3, [r7, #21]
 800069a:	b29b      	uxth	r3, r3
 800069c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800069e:	fb11 f303 	smulbb	r3, r1, r3
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	4413      	add	r3, r2
 80006a6:	b298      	uxth	r0, r3
 80006a8:	797b      	ldrb	r3, [r7, #5]
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	7dbb      	ldrb	r3, [r7, #22]
 80006ae:	b29b      	uxth	r3, r3
 80006b0:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80006b2:	fb11 f303 	smulbb	r3, r1, r3
 80006b6:	b29b      	uxth	r3, r3
 80006b8:	4413      	add	r3, r2
 80006ba:	b299      	uxth	r1, r3
 80006bc:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80006be:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80006c0:	887b      	ldrh	r3, [r7, #2]
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	4623      	mov	r3, r4
 80006c6:	f000 fc13 	bl	8000ef0 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80006ca:	7dbb      	ldrb	r3, [r7, #22]
 80006cc:	3301      	adds	r3, #1
 80006ce:	75bb      	strb	r3, [r7, #22]
 80006d0:	7dbb      	ldrb	r3, [r7, #22]
 80006d2:	2b07      	cmp	r3, #7
 80006d4:	d9bd      	bls.n	8000652 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80006d6:	7d7b      	ldrb	r3, [r7, #21]
 80006d8:	3301      	adds	r3, #1
 80006da:	757b      	strb	r3, [r7, #21]
 80006dc:	7d7b      	ldrb	r3, [r7, #21]
 80006de:	2b05      	cmp	r3, #5
 80006e0:	d9b4      	bls.n	800064c <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80006e2:	bf00      	nop
 80006e4:	bf00      	nop
 80006e6:	371c      	adds	r7, #28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd90      	pop	{r4, r7, pc}
 80006ec:	080067a4 	.word	0x080067a4

080006f0 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af02      	add	r7, sp, #8
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	4608      	mov	r0, r1
 80006fa:	4611      	mov	r1, r2
 80006fc:	461a      	mov	r2, r3
 80006fe:	4603      	mov	r3, r0
 8000700:	70fb      	strb	r3, [r7, #3]
 8000702:	460b      	mov	r3, r1
 8000704:	70bb      	strb	r3, [r7, #2]
 8000706:	4613      	mov	r3, r2
 8000708:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 800070a:	e017      	b.n	800073c <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	1c5a      	adds	r2, r3, #1
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	7818      	ldrb	r0, [r3, #0]
 8000714:	883c      	ldrh	r4, [r7, #0]
 8000716:	78ba      	ldrb	r2, [r7, #2]
 8000718:	78f9      	ldrb	r1, [r7, #3]
 800071a:	8bbb      	ldrh	r3, [r7, #28]
 800071c:	9301      	str	r3, [sp, #4]
 800071e:	8b3b      	ldrh	r3, [r7, #24]
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	4623      	mov	r3, r4
 8000724:	f7ff ff4a 	bl	80005bc <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8000728:	8b3b      	ldrh	r3, [r7, #24]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	461a      	mov	r2, r3
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	4413      	add	r3, r2
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b2da      	uxtb	r2, r3
 8000736:	78fb      	ldrb	r3, [r7, #3]
 8000738:	4413      	add	r3, r2
 800073a:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d1e3      	bne.n	800070c <ILI9341_Draw_Text+0x1c>
    }
}
 8000744:	bf00      	nop
 8000746:	bf00      	nop
 8000748:	370c      	adds	r7, #12
 800074a:	46bd      	mov	sp, r7
 800074c:	bd90      	pop	{r4, r7, pc}
	...

08000750 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
MX_SPI1_Init();																							//SPI INIT
 8000754:	f002 f890 	bl	8002878 <MX_SPI1_Init>
MX_GPIO_Init();																							//GPIO INIT
 8000758:	f001 fbd4 	bl	8001f04 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800075c:	2200      	movs	r2, #0
 800075e:	2140      	movs	r1, #64	@ 0x40
 8000760:	4802      	ldr	r0, [pc, #8]	@ (800076c <ILI9341_SPI_Init+0x1c>)
 8000762:	f003 fcf5 	bl	8004150 <HAL_GPIO_WritePin>
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40020400 	.word	0x40020400

08000770 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800077a:	1df9      	adds	r1, r7, #7
 800077c:	2301      	movs	r3, #1
 800077e:	2201      	movs	r2, #1
 8000780:	4803      	ldr	r0, [pc, #12]	@ (8000790 <ILI9341_SPI_Send+0x20>)
 8000782:	f004 fa20 	bl	8004bc6 <HAL_SPI_Transmit>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000054 	.word	0x20000054

08000794 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	2140      	movs	r1, #64	@ 0x40
 80007a2:	480b      	ldr	r0, [pc, #44]	@ (80007d0 <ILI9341_Write_Command+0x3c>)
 80007a4:	f003 fcd4 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80007a8:	2200      	movs	r2, #0
 80007aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007ae:	4809      	ldr	r0, [pc, #36]	@ (80007d4 <ILI9341_Write_Command+0x40>)
 80007b0:	f003 fcce 	bl	8004150 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ffda 	bl	8000770 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80007bc:	2201      	movs	r2, #1
 80007be:	2140      	movs	r1, #64	@ 0x40
 80007c0:	4803      	ldr	r0, [pc, #12]	@ (80007d0 <ILI9341_Write_Command+0x3c>)
 80007c2:	f003 fcc5 	bl	8004150 <HAL_GPIO_WritePin>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40020400 	.word	0x40020400
 80007d4:	40020000 	.word	0x40020000

080007d8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80007e2:	2201      	movs	r2, #1
 80007e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007e8:	480a      	ldr	r0, [pc, #40]	@ (8000814 <ILI9341_Write_Data+0x3c>)
 80007ea:	f003 fcb1 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2140      	movs	r1, #64	@ 0x40
 80007f2:	4809      	ldr	r0, [pc, #36]	@ (8000818 <ILI9341_Write_Data+0x40>)
 80007f4:	f003 fcac 	bl	8004150 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ffb8 	bl	8000770 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2140      	movs	r1, #64	@ 0x40
 8000804:	4804      	ldr	r0, [pc, #16]	@ (8000818 <ILI9341_Write_Data+0x40>)
 8000806:	f003 fca3 	bl	8004150 <HAL_GPIO_WritePin>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40020000 	.word	0x40020000
 8000818:	40020400 	.word	0x40020400

0800081c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800081c:	b590      	push	{r4, r7, lr}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4604      	mov	r4, r0
 8000824:	4608      	mov	r0, r1
 8000826:	4611      	mov	r1, r2
 8000828:	461a      	mov	r2, r3
 800082a:	4623      	mov	r3, r4
 800082c:	80fb      	strh	r3, [r7, #6]
 800082e:	4603      	mov	r3, r0
 8000830:	80bb      	strh	r3, [r7, #4]
 8000832:	460b      	mov	r3, r1
 8000834:	807b      	strh	r3, [r7, #2]
 8000836:	4613      	mov	r3, r2
 8000838:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800083a:	202a      	movs	r0, #42	@ 0x2a
 800083c:	f7ff ffaa 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8000840:	88fb      	ldrh	r3, [r7, #6]
 8000842:	0a1b      	lsrs	r3, r3, #8
 8000844:	b29b      	uxth	r3, r3
 8000846:	b2db      	uxtb	r3, r3
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ffc5 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800084e:	88fb      	ldrh	r3, [r7, #6]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff ffc0 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8000858:	887b      	ldrh	r3, [r7, #2]
 800085a:	0a1b      	lsrs	r3, r3, #8
 800085c:	b29b      	uxth	r3, r3
 800085e:	b2db      	uxtb	r3, r3
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ffb9 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8000866:	887b      	ldrh	r3, [r7, #2]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ffb4 	bl	80007d8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8000870:	202b      	movs	r0, #43	@ 0x2b
 8000872:	f7ff ff8f 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8000876:	88bb      	ldrh	r3, [r7, #4]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	b29b      	uxth	r3, r3
 800087c:	b2db      	uxtb	r3, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff ffaa 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8000884:	88bb      	ldrh	r3, [r7, #4]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff ffa5 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800088e:	883b      	ldrh	r3, [r7, #0]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	b29b      	uxth	r3, r3
 8000894:	b2db      	uxtb	r3, r3
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff ff9e 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 800089c:	883b      	ldrh	r3, [r7, #0]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff99 	bl	80007d8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80008a6:	202c      	movs	r0, #44	@ 0x2c
 80008a8:	f7ff ff74 	bl	8000794 <ILI9341_Write_Command>
}
 80008ac:	bf00      	nop
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd90      	pop	{r4, r7, pc}

080008b4 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2180      	movs	r1, #128	@ 0x80
 80008bc:	480a      	ldr	r0, [pc, #40]	@ (80008e8 <ILI9341_Reset+0x34>)
 80008be:	f003 fc47 	bl	8004150 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80008c2:	20c8      	movs	r0, #200	@ 0xc8
 80008c4:	f002 fde0 	bl	8003488 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	2140      	movs	r1, #64	@ 0x40
 80008cc:	4807      	ldr	r0, [pc, #28]	@ (80008ec <ILI9341_Reset+0x38>)
 80008ce:	f003 fc3f 	bl	8004150 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80008d2:	20c8      	movs	r0, #200	@ 0xc8
 80008d4:	f002 fdd8 	bl	8003488 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80008d8:	2201      	movs	r2, #1
 80008da:	2180      	movs	r1, #128	@ 0x80
 80008dc:	4802      	ldr	r0, [pc, #8]	@ (80008e8 <ILI9341_Reset+0x34>)
 80008de:	f003 fc37 	bl	8004150 <HAL_GPIO_WritePin>
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40020800 	.word	0x40020800
 80008ec:	40020400 	.word	0x40020400

080008f0 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80008fe:	2036      	movs	r0, #54	@ 0x36
 8000900:	f7ff ff48 	bl	8000794 <ILI9341_Write_Command>
HAL_Delay(1);
 8000904:	2001      	movs	r0, #1
 8000906:	f002 fdbf 	bl	8003488 <HAL_Delay>
	
switch(screen_rotation) 
 800090a:	7bfb      	ldrb	r3, [r7, #15]
 800090c:	2b03      	cmp	r3, #3
 800090e:	d837      	bhi.n	8000980 <ILI9341_Set_Rotation+0x90>
 8000910:	a201      	add	r2, pc, #4	@ (adr r2, 8000918 <ILI9341_Set_Rotation+0x28>)
 8000912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000916:	bf00      	nop
 8000918:	08000929 	.word	0x08000929
 800091c:	0800093f 	.word	0x0800093f
 8000920:	08000955 	.word	0x08000955
 8000924:	0800096b 	.word	0x0800096b
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8000928:	2048      	movs	r0, #72	@ 0x48
 800092a:	f7ff ff55 	bl	80007d8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800092e:	4b17      	ldr	r3, [pc, #92]	@ (800098c <ILI9341_Set_Rotation+0x9c>)
 8000930:	22f0      	movs	r2, #240	@ 0xf0
 8000932:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000934:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <ILI9341_Set_Rotation+0xa0>)
 8000936:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800093a:	801a      	strh	r2, [r3, #0]
			break;
 800093c:	e021      	b.n	8000982 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800093e:	2028      	movs	r0, #40	@ 0x28
 8000940:	f7ff ff4a 	bl	80007d8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000944:	4b11      	ldr	r3, [pc, #68]	@ (800098c <ILI9341_Set_Rotation+0x9c>)
 8000946:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800094a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800094c:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <ILI9341_Set_Rotation+0xa0>)
 800094e:	22f0      	movs	r2, #240	@ 0xf0
 8000950:	801a      	strh	r2, [r3, #0]
			break;
 8000952:	e016      	b.n	8000982 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8000954:	2088      	movs	r0, #136	@ 0x88
 8000956:	f7ff ff3f 	bl	80007d8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800095a:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <ILI9341_Set_Rotation+0x9c>)
 800095c:	22f0      	movs	r2, #240	@ 0xf0
 800095e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <ILI9341_Set_Rotation+0xa0>)
 8000962:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000966:	801a      	strh	r2, [r3, #0]
			break;
 8000968:	e00b      	b.n	8000982 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800096a:	20e8      	movs	r0, #232	@ 0xe8
 800096c:	f7ff ff34 	bl	80007d8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8000970:	4b06      	ldr	r3, [pc, #24]	@ (800098c <ILI9341_Set_Rotation+0x9c>)
 8000972:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000976:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <ILI9341_Set_Rotation+0xa0>)
 800097a:	22f0      	movs	r2, #240	@ 0xf0
 800097c:	801a      	strh	r2, [r3, #0]
			break;
 800097e:	e000      	b.n	8000982 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8000980:	bf00      	nop
	}
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000002 	.word	0x20000002
 8000990:	20000000 	.word	0x20000000

08000994 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000998:	2201      	movs	r2, #1
 800099a:	2180      	movs	r1, #128	@ 0x80
 800099c:	4802      	ldr	r0, [pc, #8]	@ (80009a8 <ILI9341_Enable+0x14>)
 800099e:	f003 fbd7 	bl	8004150 <HAL_GPIO_WritePin>
}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40020800 	.word	0x40020800

080009ac <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80009b0:	f7ff fff0 	bl	8000994 <ILI9341_Enable>
ILI9341_SPI_Init();
 80009b4:	f7ff fecc 	bl	8000750 <ILI9341_SPI_Init>
ILI9341_Reset();
 80009b8:	f7ff ff7c 	bl	80008b4 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80009bc:	2001      	movs	r0, #1
 80009be:	f7ff fee9 	bl	8000794 <ILI9341_Write_Command>
HAL_Delay(1000);
 80009c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009c6:	f002 fd5f 	bl	8003488 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80009ca:	20cb      	movs	r0, #203	@ 0xcb
 80009cc:	f7ff fee2 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80009d0:	2039      	movs	r0, #57	@ 0x39
 80009d2:	f7ff ff01 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80009d6:	202c      	movs	r0, #44	@ 0x2c
 80009d8:	f7ff fefe 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80009dc:	2000      	movs	r0, #0
 80009de:	f7ff fefb 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80009e2:	2034      	movs	r0, #52	@ 0x34
 80009e4:	f7ff fef8 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80009e8:	2002      	movs	r0, #2
 80009ea:	f7ff fef5 	bl	80007d8 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80009ee:	20cf      	movs	r0, #207	@ 0xcf
 80009f0:	f7ff fed0 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80009f4:	2000      	movs	r0, #0
 80009f6:	f7ff feef 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80009fa:	20c1      	movs	r0, #193	@ 0xc1
 80009fc:	f7ff feec 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8000a00:	2030      	movs	r0, #48	@ 0x30
 8000a02:	f7ff fee9 	bl	80007d8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8000a06:	20e8      	movs	r0, #232	@ 0xe8
 8000a08:	f7ff fec4 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8000a0c:	2085      	movs	r0, #133	@ 0x85
 8000a0e:	f7ff fee3 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a12:	2000      	movs	r0, #0
 8000a14:	f7ff fee0 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8000a18:	2078      	movs	r0, #120	@ 0x78
 8000a1a:	f7ff fedd 	bl	80007d8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8000a1e:	20ea      	movs	r0, #234	@ 0xea
 8000a20:	f7ff feb8 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff fed7 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f7ff fed4 	bl	80007d8 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8000a30:	20ed      	movs	r0, #237	@ 0xed
 8000a32:	f7ff feaf 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8000a36:	2064      	movs	r0, #100	@ 0x64
 8000a38:	f7ff fece 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000a3c:	2003      	movs	r0, #3
 8000a3e:	f7ff fecb 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8000a42:	2012      	movs	r0, #18
 8000a44:	f7ff fec8 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8000a48:	2081      	movs	r0, #129	@ 0x81
 8000a4a:	f7ff fec5 	bl	80007d8 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8000a4e:	20f7      	movs	r0, #247	@ 0xf7
 8000a50:	f7ff fea0 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8000a54:	2020      	movs	r0, #32
 8000a56:	f7ff febf 	bl	80007d8 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8000a5a:	20c0      	movs	r0, #192	@ 0xc0
 8000a5c:	f7ff fe9a 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8000a60:	2023      	movs	r0, #35	@ 0x23
 8000a62:	f7ff feb9 	bl	80007d8 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8000a66:	20c1      	movs	r0, #193	@ 0xc1
 8000a68:	f7ff fe94 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8000a6c:	2010      	movs	r0, #16
 8000a6e:	f7ff feb3 	bl	80007d8 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8000a72:	20c5      	movs	r0, #197	@ 0xc5
 8000a74:	f7ff fe8e 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8000a78:	203e      	movs	r0, #62	@ 0x3e
 8000a7a:	f7ff fead 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8000a7e:	2028      	movs	r0, #40	@ 0x28
 8000a80:	f7ff feaa 	bl	80007d8 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8000a84:	20c7      	movs	r0, #199	@ 0xc7
 8000a86:	f7ff fe85 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8000a8a:	2086      	movs	r0, #134	@ 0x86
 8000a8c:	f7ff fea4 	bl	80007d8 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8000a90:	2036      	movs	r0, #54	@ 0x36
 8000a92:	f7ff fe7f 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8000a96:	2048      	movs	r0, #72	@ 0x48
 8000a98:	f7ff fe9e 	bl	80007d8 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8000a9c:	203a      	movs	r0, #58	@ 0x3a
 8000a9e:	f7ff fe79 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8000aa2:	2055      	movs	r0, #85	@ 0x55
 8000aa4:	f7ff fe98 	bl	80007d8 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8000aa8:	20b1      	movs	r0, #177	@ 0xb1
 8000aaa:	f7ff fe73 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f7ff fe92 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8000ab4:	2018      	movs	r0, #24
 8000ab6:	f7ff fe8f 	bl	80007d8 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8000aba:	20b6      	movs	r0, #182	@ 0xb6
 8000abc:	f7ff fe6a 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8000ac0:	2008      	movs	r0, #8
 8000ac2:	f7ff fe89 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8000ac6:	2082      	movs	r0, #130	@ 0x82
 8000ac8:	f7ff fe86 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8000acc:	2027      	movs	r0, #39	@ 0x27
 8000ace:	f7ff fe83 	bl	80007d8 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8000ad2:	20f2      	movs	r0, #242	@ 0xf2
 8000ad4:	f7ff fe5e 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f7ff fe7d 	bl	80007d8 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8000ade:	2026      	movs	r0, #38	@ 0x26
 8000ae0:	f7ff fe58 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f7ff fe77 	bl	80007d8 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8000aea:	20e0      	movs	r0, #224	@ 0xe0
 8000aec:	f7ff fe52 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8000af0:	200f      	movs	r0, #15
 8000af2:	f7ff fe71 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000af6:	2031      	movs	r0, #49	@ 0x31
 8000af8:	f7ff fe6e 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8000afc:	202b      	movs	r0, #43	@ 0x2b
 8000afe:	f7ff fe6b 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000b02:	200c      	movs	r0, #12
 8000b04:	f7ff fe68 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b08:	200e      	movs	r0, #14
 8000b0a:	f7ff fe65 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000b0e:	2008      	movs	r0, #8
 8000b10:	f7ff fe62 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8000b14:	204e      	movs	r0, #78	@ 0x4e
 8000b16:	f7ff fe5f 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8000b1a:	20f1      	movs	r0, #241	@ 0xf1
 8000b1c:	f7ff fe5c 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8000b20:	2037      	movs	r0, #55	@ 0x37
 8000b22:	f7ff fe59 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000b26:	2007      	movs	r0, #7
 8000b28:	f7ff fe56 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8000b2c:	2010      	movs	r0, #16
 8000b2e:	f7ff fe53 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000b32:	2003      	movs	r0, #3
 8000b34:	f7ff fe50 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b38:	200e      	movs	r0, #14
 8000b3a:	f7ff fe4d 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8000b3e:	2009      	movs	r0, #9
 8000b40:	f7ff fe4a 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f7ff fe47 	bl	80007d8 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8000b4a:	20e1      	movs	r0, #225	@ 0xe1
 8000b4c:	f7ff fe22 	bl	8000794 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff fe41 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8000b56:	200e      	movs	r0, #14
 8000b58:	f7ff fe3e 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8000b5c:	2014      	movs	r0, #20
 8000b5e:	f7ff fe3b 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8000b62:	2003      	movs	r0, #3
 8000b64:	f7ff fe38 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8000b68:	2011      	movs	r0, #17
 8000b6a:	f7ff fe35 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8000b6e:	2007      	movs	r0, #7
 8000b70:	f7ff fe32 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000b74:	2031      	movs	r0, #49	@ 0x31
 8000b76:	f7ff fe2f 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8000b7a:	20c1      	movs	r0, #193	@ 0xc1
 8000b7c:	f7ff fe2c 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8000b80:	2048      	movs	r0, #72	@ 0x48
 8000b82:	f7ff fe29 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8000b86:	2008      	movs	r0, #8
 8000b88:	f7ff fe26 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000b8c:	200f      	movs	r0, #15
 8000b8e:	f7ff fe23 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8000b92:	200c      	movs	r0, #12
 8000b94:	f7ff fe20 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8000b98:	2031      	movs	r0, #49	@ 0x31
 8000b9a:	f7ff fe1d 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8000b9e:	2036      	movs	r0, #54	@ 0x36
 8000ba0:	f7ff fe1a 	bl	80007d8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8000ba4:	200f      	movs	r0, #15
 8000ba6:	f7ff fe17 	bl	80007d8 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8000baa:	2011      	movs	r0, #17
 8000bac:	f7ff fdf2 	bl	8000794 <ILI9341_Write_Command>
HAL_Delay(120);
 8000bb0:	2078      	movs	r0, #120	@ 0x78
 8000bb2:	f002 fc69 	bl	8003488 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8000bb6:	2029      	movs	r0, #41	@ 0x29
 8000bb8:	f7ff fdec 	bl	8000794 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f7ff fe97 	bl	80008f0 <ILI9341_Set_Rotation>
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8000bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bcc:	b08d      	sub	sp, #52	@ 0x34
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	6039      	str	r1, [r7, #0]
 8000bd4:	80fb      	strh	r3, [r7, #6]
 8000bd6:	466b      	mov	r3, sp
 8000bd8:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000be6:	d202      	bcs.n	8000bee <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bec:	e002      	b.n	8000bf4 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8000bee:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfa:	483f      	ldr	r0, [pc, #252]	@ (8000cf8 <ILI9341_Draw_Colour_Burst+0x130>)
 8000bfc:	f003 faa8 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2140      	movs	r1, #64	@ 0x40
 8000c04:	483d      	ldr	r0, [pc, #244]	@ (8000cfc <ILI9341_Draw_Colour_Burst+0x134>)
 8000c06:	f003 faa3 	bl	8004150 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8000c0a:	88fb      	ldrh	r3, [r7, #6]
 8000c0c:	0a1b      	lsrs	r3, r3, #8
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8000c14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000c16:	460b      	mov	r3, r1
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	61fb      	str	r3, [r7, #28]
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4688      	mov	r8, r1
 8000c20:	4699      	mov	r9, r3
 8000c22:	f04f 0200 	mov.w	r2, #0
 8000c26:	f04f 0300 	mov.w	r3, #0
 8000c2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c36:	2300      	movs	r3, #0
 8000c38:	460c      	mov	r4, r1
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	f04f 0200 	mov.w	r2, #0
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	00eb      	lsls	r3, r5, #3
 8000c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c4a:	00e2      	lsls	r2, r4, #3
 8000c4c:	1dcb      	adds	r3, r1, #7
 8000c4e:	08db      	lsrs	r3, r3, #3
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	ebad 0d03 	sub.w	sp, sp, r3
 8000c56:	466b      	mov	r3, sp
 8000c58:	3300      	adds	r3, #0
 8000c5a:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c60:	e00e      	b.n	8000c80 <ILI9341_Draw_Colour_Burst+0xb8>
	{
		burst_buffer[j] = 	chifted;
 8000c62:	69ba      	ldr	r2, [r7, #24]
 8000c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c66:	4413      	add	r3, r2
 8000c68:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000c6c:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8000c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c70:	3301      	adds	r3, #1
 8000c72:	88fa      	ldrh	r2, [r7, #6]
 8000c74:	b2d1      	uxtb	r1, r2
 8000c76:	69ba      	ldr	r2, [r7, #24]
 8000c78:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8000c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c7c:	3302      	adds	r3, #2
 8000c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d3ec      	bcc.n	8000c62 <ILI9341_Draw_Colour_Burst+0x9a>
	}

uint32_t Sending_Size = Size*2;
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c96:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c9c:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000ca2:	fb01 f202 	mul.w	r2, r1, r2
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d010      	beq.n	8000cd2 <ILI9341_Draw_Colour_Burst+0x10a>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cb4:	e009      	b.n	8000cca <ILI9341_Draw_Colour_Burst+0x102>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8000cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	230a      	movs	r3, #10
 8000cbc:	69b9      	ldr	r1, [r7, #24]
 8000cbe:	4810      	ldr	r0, [pc, #64]	@ (8000d00 <ILI9341_Draw_Colour_Burst+0x138>)
 8000cc0:	f003 ff81 	bl	8004bc6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d3f1      	bcc.n	8000cb6 <ILI9341_Draw_Colour_Burst+0xee>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	b29a      	uxth	r2, r3
 8000cd6:	230a      	movs	r3, #10
 8000cd8:	69b9      	ldr	r1, [r7, #24]
 8000cda:	4809      	ldr	r0, [pc, #36]	@ (8000d00 <ILI9341_Draw_Colour_Burst+0x138>)
 8000cdc:	f003 ff73 	bl	8004bc6 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2140      	movs	r1, #64	@ 0x40
 8000ce4:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <ILI9341_Draw_Colour_Burst+0x134>)
 8000ce6:	f003 fa33 	bl	8004150 <HAL_GPIO_WritePin>
 8000cea:	46b5      	mov	sp, r6
}
 8000cec:	bf00      	nop
 8000cee:	3734      	adds	r7, #52	@ 0x34
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40020000 	.word	0x40020000
 8000cfc:	40020400 	.word	0x40020400
 8000d00:	20000054 	.word	0x20000054

08000d04 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <ILI9341_Fill_Screen+0x44>)
 8000d10:	881b      	ldrh	r3, [r3, #0]
 8000d12:	b29a      	uxth	r2, r3
 8000d14:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <ILI9341_Fill_Screen+0x48>)
 8000d16:	881b      	ldrh	r3, [r3, #0]
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fd7d 	bl	800081c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8000d22:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <ILI9341_Fill_Screen+0x44>)
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <ILI9341_Fill_Screen+0x48>)
 8000d2c:	881b      	ldrh	r3, [r3, #0]
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	fb02 f303 	mul.w	r3, r2, r3
 8000d34:	461a      	mov	r2, r3
 8000d36:	88fb      	ldrh	r3, [r7, #6]
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff ff44 	bl	8000bc8 <ILI9341_Draw_Colour_Burst>
}
 8000d40:	bf00      	nop
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000002 	.word	0x20000002
 8000d4c:	20000000 	.word	0x20000000

08000d50 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	80fb      	strh	r3, [r7, #6]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	80bb      	strh	r3, [r7, #4]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000d62:	4b5e      	ldr	r3, [pc, #376]	@ (8000edc <ILI9341_Draw_Pixel+0x18c>)
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	88fa      	ldrh	r2, [r7, #6]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	f080 80b2 	bcs.w	8000ed4 <ILI9341_Draw_Pixel+0x184>
 8000d70:	4b5b      	ldr	r3, [pc, #364]	@ (8000ee0 <ILI9341_Draw_Pixel+0x190>)
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	b29b      	uxth	r3, r3
 8000d76:	88ba      	ldrh	r2, [r7, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	f080 80ab 	bcs.w	8000ed4 <ILI9341_Draw_Pixel+0x184>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d84:	4857      	ldr	r0, [pc, #348]	@ (8000ee4 <ILI9341_Draw_Pixel+0x194>)
 8000d86:	f003 f9e3 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2140      	movs	r1, #64	@ 0x40
 8000d8e:	4856      	ldr	r0, [pc, #344]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000d90:	f003 f9de 	bl	8004150 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8000d94:	202a      	movs	r0, #42	@ 0x2a
 8000d96:	f7ff fceb 	bl	8000770 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000da0:	4850      	ldr	r0, [pc, #320]	@ (8000ee4 <ILI9341_Draw_Pixel+0x194>)
 8000da2:	f003 f9d5 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8000da6:	2201      	movs	r2, #1
 8000da8:	2140      	movs	r1, #64	@ 0x40
 8000daa:	484f      	ldr	r0, [pc, #316]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000dac:	f003 f9d0 	bl	8004150 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000db0:	2200      	movs	r2, #0
 8000db2:	2140      	movs	r1, #64	@ 0x40
 8000db4:	484c      	ldr	r0, [pc, #304]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000db6:	f003 f9cb 	bl	8004150 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8000dba:	88fb      	ldrh	r3, [r7, #6]
 8000dbc:	0a1b      	lsrs	r3, r3, #8
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	753b      	strb	r3, [r7, #20]
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	757b      	strb	r3, [r7, #21]
 8000dca:	88fb      	ldrh	r3, [r7, #6]
 8000dcc:	3301      	adds	r3, #1
 8000dce:	121b      	asrs	r3, r3, #8
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	75bb      	strb	r3, [r7, #22]
 8000dd4:	88fb      	ldrh	r3, [r7, #6]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	3301      	adds	r3, #1
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8000dde:	f107 0114 	add.w	r1, r7, #20
 8000de2:	2301      	movs	r3, #1
 8000de4:	2204      	movs	r2, #4
 8000de6:	4841      	ldr	r0, [pc, #260]	@ (8000eec <ILI9341_Draw_Pixel+0x19c>)
 8000de8:	f003 feed 	bl	8004bc6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	2140      	movs	r1, #64	@ 0x40
 8000df0:	483d      	ldr	r0, [pc, #244]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000df2:	f003 f9ad 	bl	8004150 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dfc:	4839      	ldr	r0, [pc, #228]	@ (8000ee4 <ILI9341_Draw_Pixel+0x194>)
 8000dfe:	f003 f9a7 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000e02:	2200      	movs	r2, #0
 8000e04:	2140      	movs	r1, #64	@ 0x40
 8000e06:	4838      	ldr	r0, [pc, #224]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000e08:	f003 f9a2 	bl	8004150 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8000e0c:	202b      	movs	r0, #43	@ 0x2b
 8000e0e:	f7ff fcaf 	bl	8000770 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e18:	4832      	ldr	r0, [pc, #200]	@ (8000ee4 <ILI9341_Draw_Pixel+0x194>)
 8000e1a:	f003 f999 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2140      	movs	r1, #64	@ 0x40
 8000e22:	4831      	ldr	r0, [pc, #196]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000e24:	f003 f994 	bl	8004150 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2140      	movs	r1, #64	@ 0x40
 8000e2c:	482e      	ldr	r0, [pc, #184]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000e2e:	f003 f98f 	bl	8004150 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8000e32:	88bb      	ldrh	r3, [r7, #4]
 8000e34:	0a1b      	lsrs	r3, r3, #8
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	743b      	strb	r3, [r7, #16]
 8000e3c:	88bb      	ldrh	r3, [r7, #4]
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	747b      	strb	r3, [r7, #17]
 8000e42:	88bb      	ldrh	r3, [r7, #4]
 8000e44:	3301      	adds	r3, #1
 8000e46:	121b      	asrs	r3, r3, #8
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	74bb      	strb	r3, [r7, #18]
 8000e4c:	88bb      	ldrh	r3, [r7, #4]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	3301      	adds	r3, #1
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8000e56:	f107 0110 	add.w	r1, r7, #16
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	4823      	ldr	r0, [pc, #140]	@ (8000eec <ILI9341_Draw_Pixel+0x19c>)
 8000e60:	f003 feb1 	bl	8004bc6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2140      	movs	r1, #64	@ 0x40
 8000e68:	481f      	ldr	r0, [pc, #124]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000e6a:	f003 f971 	bl	8004150 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e74:	481b      	ldr	r0, [pc, #108]	@ (8000ee4 <ILI9341_Draw_Pixel+0x194>)
 8000e76:	f003 f96b 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2140      	movs	r1, #64	@ 0x40
 8000e7e:	481a      	ldr	r0, [pc, #104]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000e80:	f003 f966 	bl	8004150 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8000e84:	202c      	movs	r0, #44	@ 0x2c
 8000e86:	f7ff fc73 	bl	8000770 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e90:	4814      	ldr	r0, [pc, #80]	@ (8000ee4 <ILI9341_Draw_Pixel+0x194>)
 8000e92:	f003 f95d 	bl	8004150 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8000e96:	2201      	movs	r2, #1
 8000e98:	2140      	movs	r1, #64	@ 0x40
 8000e9a:	4813      	ldr	r0, [pc, #76]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000e9c:	f003 f958 	bl	8004150 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2140      	movs	r1, #64	@ 0x40
 8000ea4:	4810      	ldr	r0, [pc, #64]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000ea6:	f003 f953 	bl	8004150 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8000eaa:	887b      	ldrh	r3, [r7, #2]
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	733b      	strb	r3, [r7, #12]
 8000eb4:	887b      	ldrh	r3, [r7, #2]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8000eba:	f107 010c 	add.w	r1, r7, #12
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	2202      	movs	r2, #2
 8000ec2:	480a      	ldr	r0, [pc, #40]	@ (8000eec <ILI9341_Draw_Pixel+0x19c>)
 8000ec4:	f003 fe7f 	bl	8004bc6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2140      	movs	r1, #64	@ 0x40
 8000ecc:	4806      	ldr	r0, [pc, #24]	@ (8000ee8 <ILI9341_Draw_Pixel+0x198>)
 8000ece:	f003 f93f 	bl	8004150 <HAL_GPIO_WritePin>
 8000ed2:	e000      	b.n	8000ed6 <ILI9341_Draw_Pixel+0x186>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8000ed4:	bf00      	nop
	
}
 8000ed6:	3718      	adds	r7, #24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000002 	.word	0x20000002
 8000ee0:	20000000 	.word	0x20000000
 8000ee4:	40020000 	.word	0x40020000
 8000ee8:	40020400 	.word	0x40020400
 8000eec:	20000054 	.word	0x20000054

08000ef0 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8000ef0:	b590      	push	{r4, r7, lr}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	4608      	mov	r0, r1
 8000efa:	4611      	mov	r1, r2
 8000efc:	461a      	mov	r2, r3
 8000efe:	4623      	mov	r3, r4
 8000f00:	80fb      	strh	r3, [r7, #6]
 8000f02:	4603      	mov	r3, r0
 8000f04:	80bb      	strh	r3, [r7, #4]
 8000f06:	460b      	mov	r3, r1
 8000f08:	807b      	strh	r3, [r7, #2]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000f0e:	4b24      	ldr	r3, [pc, #144]	@ (8000fa0 <ILI9341_Draw_Rectangle+0xb0>)
 8000f10:	881b      	ldrh	r3, [r3, #0]
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	88fa      	ldrh	r2, [r7, #6]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d23d      	bcs.n	8000f96 <ILI9341_Draw_Rectangle+0xa6>
 8000f1a:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <ILI9341_Draw_Rectangle+0xb4>)
 8000f1c:	881b      	ldrh	r3, [r3, #0]
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	88ba      	ldrh	r2, [r7, #4]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d237      	bcs.n	8000f96 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8000f26:	88fa      	ldrh	r2, [r7, #6]
 8000f28:	887b      	ldrh	r3, [r7, #2]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000fa0 <ILI9341_Draw_Rectangle+0xb0>)
 8000f2e:	8812      	ldrh	r2, [r2, #0]
 8000f30:	b292      	uxth	r2, r2
 8000f32:	4293      	cmp	r3, r2
 8000f34:	dd05      	ble.n	8000f42 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8000f36:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <ILI9341_Draw_Rectangle+0xb0>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8000f42:	88ba      	ldrh	r2, [r7, #4]
 8000f44:	883b      	ldrh	r3, [r7, #0]
 8000f46:	4413      	add	r3, r2
 8000f48:	4a16      	ldr	r2, [pc, #88]	@ (8000fa4 <ILI9341_Draw_Rectangle+0xb4>)
 8000f4a:	8812      	ldrh	r2, [r2, #0]
 8000f4c:	b292      	uxth	r2, r2
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	dd05      	ble.n	8000f5e <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8000f52:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <ILI9341_Draw_Rectangle+0xb4>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8000f5e:	88fa      	ldrh	r2, [r7, #6]
 8000f60:	887b      	ldrh	r3, [r7, #2]
 8000f62:	4413      	add	r3, r2
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	3b01      	subs	r3, #1
 8000f68:	b29c      	uxth	r4, r3
 8000f6a:	88ba      	ldrh	r2, [r7, #4]
 8000f6c:	883b      	ldrh	r3, [r7, #0]
 8000f6e:	4413      	add	r3, r2
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	3b01      	subs	r3, #1
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	88b9      	ldrh	r1, [r7, #4]
 8000f78:	88f8      	ldrh	r0, [r7, #6]
 8000f7a:	4622      	mov	r2, r4
 8000f7c:	f7ff fc4e 	bl	800081c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8000f80:	883b      	ldrh	r3, [r7, #0]
 8000f82:	887a      	ldrh	r2, [r7, #2]
 8000f84:	fb02 f303 	mul.w	r3, r2, r3
 8000f88:	461a      	mov	r2, r3
 8000f8a:	8b3b      	ldrh	r3, [r7, #24]
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fe1a 	bl	8000bc8 <ILI9341_Draw_Colour_Burst>
 8000f94:	e000      	b.n	8000f98 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000f96:	bf00      	nop
}
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd90      	pop	{r4, r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000002 	.word	0x20000002
 8000fa4:	20000000 	.word	0x20000000

08000fa8 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4604      	mov	r4, r0
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	4611      	mov	r1, r2
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4623      	mov	r3, r4
 8000fb8:	80fb      	strh	r3, [r7, #6]
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80bb      	strh	r3, [r7, #4]
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	807b      	strh	r3, [r7, #2]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <ILI9341_Draw_Horizontal_Line+0x80>)
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	88fa      	ldrh	r2, [r7, #6]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d225      	bcs.n	800101e <ILI9341_Draw_Horizontal_Line+0x76>
 8000fd2:	4b16      	ldr	r3, [pc, #88]	@ (800102c <ILI9341_Draw_Horizontal_Line+0x84>)
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	88ba      	ldrh	r2, [r7, #4]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d21f      	bcs.n	800101e <ILI9341_Draw_Horizontal_Line+0x76>
if((X+Width-1)>=LCD_WIDTH)
 8000fde:	88fa      	ldrh	r2, [r7, #6]
 8000fe0:	887b      	ldrh	r3, [r7, #2]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	4a10      	ldr	r2, [pc, #64]	@ (8001028 <ILI9341_Draw_Horizontal_Line+0x80>)
 8000fe6:	8812      	ldrh	r2, [r2, #0]
 8000fe8:	b292      	uxth	r2, r2
 8000fea:	4293      	cmp	r3, r2
 8000fec:	dd05      	ble.n	8000ffa <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width=LCD_WIDTH-X;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	@ (8001028 <ILI9341_Draw_Horizontal_Line+0x80>)
 8000ff0:	881b      	ldrh	r3, [r3, #0]
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	88fb      	ldrh	r3, [r7, #6]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8000ffa:	88fa      	ldrh	r2, [r7, #6]
 8000ffc:	887b      	ldrh	r3, [r7, #2]
 8000ffe:	4413      	add	r3, r2
 8001000:	b29b      	uxth	r3, r3
 8001002:	3b01      	subs	r3, #1
 8001004:	b29a      	uxth	r2, r3
 8001006:	88bb      	ldrh	r3, [r7, #4]
 8001008:	88b9      	ldrh	r1, [r7, #4]
 800100a:	88f8      	ldrh	r0, [r7, #6]
 800100c:	f7ff fc06 	bl	800081c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 8001010:	887a      	ldrh	r2, [r7, #2]
 8001012:	883b      	ldrh	r3, [r7, #0]
 8001014:	4611      	mov	r1, r2
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fdd6 	bl	8000bc8 <ILI9341_Draw_Colour_Burst>
 800101c:	e000      	b.n	8001020 <ILI9341_Draw_Horizontal_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800101e:	bf00      	nop
}
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	bd90      	pop	{r4, r7, pc}
 8001026:	bf00      	nop
 8001028:	20000002 	.word	0x20000002
 800102c:	20000000 	.word	0x20000000

08001030 <button1_pressed>:
 *      Author: javis
 */

#include "buttons.h"

int button1_pressed(void) {
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    // PB0
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET;  // Przycisk wcinity, stan niski
 8001034:	2101      	movs	r1, #1
 8001036:	4805      	ldr	r0, [pc, #20]	@ (800104c <button1_pressed+0x1c>)
 8001038:	f003 f872 	bl	8004120 <HAL_GPIO_ReadPin>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	bf0c      	ite	eq
 8001042:	2301      	moveq	r3, #1
 8001044:	2300      	movne	r3, #0
 8001046:	b2db      	uxtb	r3, r3
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}
 800104c:	40020400 	.word	0x40020400

08001050 <button2_pressed>:

int button2_pressed(void) {
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	// PA4
	return HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_RESET;  // Przycisk wcinity, stan niski
 8001054:	2110      	movs	r1, #16
 8001056:	4805      	ldr	r0, [pc, #20]	@ (800106c <button2_pressed+0x1c>)
 8001058:	f003 f862 	bl	8004120 <HAL_GPIO_ReadPin>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	bf0c      	ite	eq
 8001062:	2301      	moveq	r3, #1
 8001064:	2300      	movne	r3, #0
 8001066:	b2db      	uxtb	r3, r3

}
 8001068:	4618      	mov	r0, r3
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40020000 	.word	0x40020000

08001070 <button3_pressed>:

int button3_pressed(void) {
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    // PA1
    return HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_RESET;  // Przycisk wcinity, stan niski
 8001074:	2102      	movs	r1, #2
 8001076:	4805      	ldr	r0, [pc, #20]	@ (800108c <button3_pressed+0x1c>)
 8001078:	f003 f852 	bl	8004120 <HAL_GPIO_ReadPin>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	bf0c      	ite	eq
 8001082:	2301      	moveq	r3, #1
 8001084:	2300      	movne	r3, #0
 8001086:	b2db      	uxtb	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40020000 	.word	0x40020000

08001090 <button4_pressed>:

int button4_pressed(void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	// PA0
	return HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET;  // Przycisk wcinity, stan niski
 8001094:	2101      	movs	r1, #1
 8001096:	4805      	ldr	r0, [pc, #20]	@ (80010ac <button4_pressed+0x1c>)
 8001098:	f003 f842 	bl	8004120 <HAL_GPIO_ReadPin>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	bf0c      	ite	eq
 80010a2:	2301      	moveq	r3, #1
 80010a4:	2300      	movne	r3, #0
 80010a6:	b2db      	uxtb	r3, r3
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40020000 	.word	0x40020000

080010b0 <clampi>:
//lokalny cache napisw, by rysowa tylko zmienione znaki
static uint8_t first_draw = 1;
static char prev_top[6] = "-----";
static char prev_bot[6] = "-----";

static inline int clampi(int v, int lo, int hi) { return (v < lo) ? lo : (v > hi ? hi : v); }
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	db05      	blt.n	80010d0 <clampi+0x20>
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4293      	cmp	r3, r2
 80010ca:	bfa8      	it	ge
 80010cc:	4613      	movge	r3, r2
 80010ce:	e000      	b.n	80010d2 <clampi+0x22>
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	4618      	mov	r0, r3
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <ms_to_str>:
static inline void ms_to_str(uint32_t ms, char *out)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b087      	sub	sp, #28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
    uint32_t total_s = ms / 1000;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a30      	ldr	r2, [pc, #192]	@ (80011b0 <ms_to_str+0xd0>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	099b      	lsrs	r3, r3, #6
 80010f4:	617b      	str	r3, [r7, #20]
    uint32_t mm = total_s / 60;
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	4a2e      	ldr	r2, [pc, #184]	@ (80011b4 <ms_to_str+0xd4>)
 80010fa:	fba2 2303 	umull	r2, r3, r2, r3
 80010fe:	095b      	lsrs	r3, r3, #5
 8001100:	613b      	str	r3, [r7, #16]
    uint32_t ss = total_s % 60;
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	4b2b      	ldr	r3, [pc, #172]	@ (80011b4 <ms_to_str+0xd4>)
 8001106:	fba3 1302 	umull	r1, r3, r3, r2
 800110a:	0959      	lsrs	r1, r3, #5
 800110c:	460b      	mov	r3, r1
 800110e:	011b      	lsls	r3, r3, #4
 8001110:	1a5b      	subs	r3, r3, r1
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	60fb      	str	r3, [r7, #12]
    out[0] = '0' + (mm/10)%10;
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	4a27      	ldr	r2, [pc, #156]	@ (80011b8 <ms_to_str+0xd8>)
 800111c:	fba2 2303 	umull	r2, r3, r2, r3
 8001120:	08d9      	lsrs	r1, r3, #3
 8001122:	4b25      	ldr	r3, [pc, #148]	@ (80011b8 <ms_to_str+0xd8>)
 8001124:	fba3 2301 	umull	r2, r3, r3, r1
 8001128:	08da      	lsrs	r2, r3, #3
 800112a:	4613      	mov	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	1aca      	subs	r2, r1, r3
 8001134:	b2d3      	uxtb	r3, r2
 8001136:	3330      	adds	r3, #48	@ 0x30
 8001138:	b2da      	uxtb	r2, r3
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	701a      	strb	r2, [r3, #0]
    out[1] = '0' + (mm%10);
 800113e:	6939      	ldr	r1, [r7, #16]
 8001140:	4b1d      	ldr	r3, [pc, #116]	@ (80011b8 <ms_to_str+0xd8>)
 8001142:	fba3 2301 	umull	r2, r3, r3, r1
 8001146:	08da      	lsrs	r2, r3, #3
 8001148:	4613      	mov	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	4413      	add	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	1aca      	subs	r2, r1, r3
 8001152:	b2d2      	uxtb	r2, r2
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	3301      	adds	r3, #1
 8001158:	3230      	adds	r2, #48	@ 0x30
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]
    out[2] = ':';
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	3302      	adds	r3, #2
 8001162:	223a      	movs	r2, #58	@ 0x3a
 8001164:	701a      	strb	r2, [r3, #0]
    out[3] = '0' + (ss/10);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4a13      	ldr	r2, [pc, #76]	@ (80011b8 <ms_to_str+0xd8>)
 800116a:	fba2 2303 	umull	r2, r3, r2, r3
 800116e:	08db      	lsrs	r3, r3, #3
 8001170:	b2da      	uxtb	r2, r3
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	3303      	adds	r3, #3
 8001176:	3230      	adds	r2, #48	@ 0x30
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	701a      	strb	r2, [r3, #0]
    out[4] = '0' + (ss%10);
 800117c:	68f9      	ldr	r1, [r7, #12]
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <ms_to_str+0xd8>)
 8001180:	fba3 2301 	umull	r2, r3, r3, r1
 8001184:	08da      	lsrs	r2, r3, #3
 8001186:	4613      	mov	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	1aca      	subs	r2, r1, r3
 8001190:	b2d2      	uxtb	r2, r2
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	3304      	adds	r3, #4
 8001196:	3230      	adds	r2, #48	@ 0x30
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	701a      	strb	r2, [r3, #0]
    out[5] = '\0';
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	3305      	adds	r3, #5
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]
}
 80011a4:	bf00      	nop
 80011a6:	371c      	adds	r7, #28
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	10624dd3 	.word	0x10624dd3
 80011b4:	88888889 	.word	0x88888889
 80011b8:	cccccccd 	.word	0xcccccccd

080011bc <draw_halves_bg>:
    ILI9341_Draw_Text(s, x, y_text, fg, fs, bg);
}

//pene ta powek (gdy start/switch)
static void draw_halves_bg(uint8_t active_top)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
    int W = ILI9341_SCREEN_WIDTH;
 80011c6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80011ca:	617b      	str	r3, [r7, #20]
    int H = ILI9341_SCREEN_HEIGHT;
 80011cc:	23f0      	movs	r3, #240	@ 0xf0
 80011ce:	613b      	str	r3, [r7, #16]
    int halfH = H / 2;
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	0fda      	lsrs	r2, r3, #31
 80011d4:	4413      	add	r3, r2
 80011d6:	105b      	asrs	r3, r3, #1
 80011d8:	60fb      	str	r3, [r7, #12]

    uint16_t top_bg = WHITE;
 80011da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011de:	817b      	strh	r3, [r7, #10]
    uint16_t bot_bg = BLACK;
 80011e0:	2300      	movs	r3, #0
 80011e2:	813b      	strh	r3, [r7, #8]

    ILI9341_Draw_Filled_Rectangle_Coord(0, 0,         W-1, halfH-1, top_bg);
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	3b01      	subs	r3, #1
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	3b01      	subs	r3, #1
 80011f2:	b299      	uxth	r1, r3
 80011f4:	897b      	ldrh	r3, [r7, #10]
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	460b      	mov	r3, r1
 80011fa:	2100      	movs	r1, #0
 80011fc:	2000      	movs	r0, #0
 80011fe:	f7ff f97f 	bl	8000500 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Filled_Rectangle_Coord(0, halfH,     W-1, H-1,     bot_bg);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	b299      	uxth	r1, r3
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	b29b      	uxth	r3, r3
 800120a:	3b01      	subs	r3, #1
 800120c:	b29a      	uxth	r2, r3
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	b29b      	uxth	r3, r3
 8001212:	3b01      	subs	r3, #1
 8001214:	b298      	uxth	r0, r3
 8001216:	893b      	ldrh	r3, [r7, #8]
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	4603      	mov	r3, r0
 800121c:	2000      	movs	r0, #0
 800121e:	f7ff f96f 	bl	8000500 <ILI9341_Draw_Filled_Rectangle_Coord>
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <draw_time_single>:

void draw_time_single(uint8_t top, uint32_t ms, uint8_t active_top)
{
 800122c:	b5b0      	push	{r4, r5, r7, lr}
 800122e:	b0a0      	sub	sp, #128	@ 0x80
 8001230:	af02      	add	r7, sp, #8
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	71fb      	strb	r3, [r7, #7]
 8001238:	4613      	mov	r3, r2
 800123a:	71bb      	strb	r3, [r7, #6]
    // parametry geometrii
    const int fs = 6;
 800123c:	2306      	movs	r3, #6
 800123e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    const int adv = (FONT_CHAR_W + FONT_SPACING) * fs;
 8001240:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001242:	4613      	mov	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4413      	add	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	66bb      	str	r3, [r7, #104]	@ 0x68
    const int textW_max = fs * (5*FONT_CHAR_W + 4*FONT_SPACING);
 800124c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800124e:	4613      	mov	r3, r2
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	1a9b      	subs	r3, r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	667b      	str	r3, [r7, #100]	@ 0x64
    int W = ILI9341_SCREEN_WIDTH;
 800125a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800125e:	663b      	str	r3, [r7, #96]	@ 0x60
    int H = ILI9341_SCREEN_HEIGHT;
 8001260:	23f0      	movs	r3, #240	@ 0xf0
 8001262:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int halfH = H / 2;
 8001264:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001266:	0fda      	lsrs	r2, r3, #31
 8001268:	4413      	add	r3, r2
 800126a:	105b      	asrs	r3, r3, #1
 800126c:	65bb      	str	r3, [r7, #88]	@ 0x58

    //wybr poowy ekranu
    int y_top = top ? 0 : halfH;
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d101      	bne.n	8001278 <draw_time_single+0x4c>
 8001274:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001276:	e000      	b.n	800127a <draw_time_single+0x4e>
 8001278:	2300      	movs	r3, #0
 800127a:	657b      	str	r3, [r7, #84]	@ 0x54
    int y_bot = top ? (halfH - 1) : (H - 1);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <draw_time_single+0x5c>
 8001282:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001284:	3b01      	subs	r3, #1
 8001286:	e001      	b.n	800128c <draw_time_single+0x60>
 8001288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800128a:	3b01      	subs	r3, #1
 800128c:	653b      	str	r3, [r7, #80]	@ 0x50

    uint16_t bg = top ? WHITE : BLACK;
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d002      	beq.n	800129a <draw_time_single+0x6e>
 8001294:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001298:	e000      	b.n	800129c <draw_time_single+0x70>
 800129a:	2300      	movs	r3, #0
 800129c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    uint8_t is_active = top ? (active_top == 0) : (active_top == 1);
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d006      	beq.n	80012b4 <draw_time_single+0x88>
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	bf0c      	ite	eq
 80012ac:	2301      	moveq	r3, #1
 80012ae:	2300      	movne	r3, #0
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	e005      	b.n	80012c0 <draw_time_single+0x94>
 80012b4:	79bb      	ldrb	r3, [r7, #6]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	bf0c      	ite	eq
 80012ba:	2301      	moveq	r3, #1
 80012bc:	2300      	movne	r3, #0
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    uint16_t fg_active   = top ? BLACK : WHITE;
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <draw_time_single+0xa2>
 80012ca:	2300      	movs	r3, #0
 80012cc:	e001      	b.n	80012d2 <draw_time_single+0xa6>
 80012ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012d2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    uint16_t fg_inactive = DARKGREY;
 80012d6:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 80012da:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    uint16_t fg = is_active ? fg_active : fg_inactive;
 80012de:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <draw_time_single+0xc0>
 80012e6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80012ea:	e001      	b.n	80012f0 <draw_time_single+0xc4>
 80012ec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80012f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

    int y_text = y_top + ( ( (y_bot - y_top + 1) - (FONT_CHAR_H * fs) ) / 2 );
 80012f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80012f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	1c59      	adds	r1, r3, #1
 80012fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012fe:	4613      	mov	r3, r2
 8001300:	079b      	lsls	r3, r3, #30
 8001302:	1a9b      	subs	r3, r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	1a9b      	subs	r3, r3, r2
 8001308:	440b      	add	r3, r1
 800130a:	0fda      	lsrs	r2, r3, #31
 800130c:	4413      	add	r3, r2
 800130e:	105b      	asrs	r3, r3, #1
 8001310:	461a      	mov	r2, r3
 8001312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001314:	4413      	add	r3, r2
 8001316:	643b      	str	r3, [r7, #64]	@ 0x40
    int x_start = (W - textW_max) / 2;
 8001318:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800131a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	0fda      	lsrs	r2, r3, #31
 8001320:	4413      	add	r3, r2
 8001322:	105b      	asrs	r3, r3, #1
 8001324:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // biecy napis mm:ss
    char cur[6];
    ms_to_str(ms, cur);
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	4619      	mov	r1, r3
 800132c:	6838      	ldr	r0, [r7, #0]
 800132e:	f7ff fed7 	bl	80010e0 <ms_to_str>

    // wybr cache
    char *prev = top ? prev_top : prev_bot;
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <draw_time_single+0x110>
 8001338:	4b4e      	ldr	r3, [pc, #312]	@ (8001474 <draw_time_single+0x248>)
 800133a:	e000      	b.n	800133e <draw_time_single+0x112>
 800133c:	4b4e      	ldr	r3, [pc, #312]	@ (8001478 <draw_time_single+0x24c>)
 800133e:	63bb      	str	r3, [r7, #56]	@ 0x38

    for (int i = 0; i < 5; ++i)
 8001340:	2300      	movs	r3, #0
 8001342:	677b      	str	r3, [r7, #116]	@ 0x74
 8001344:	e07b      	b.n	800143e <draw_time_single+0x212>
    {
        if (first_draw || cur[i] != prev[i]) {
 8001346:	4b4d      	ldr	r3, [pc, #308]	@ (800147c <draw_time_single+0x250>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d10a      	bne.n	8001364 <draw_time_single+0x138>
 800134e:	f107 020c 	add.w	r2, r7, #12
 8001352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001354:	4413      	add	r3, r2
 8001356:	781a      	ldrb	r2, [r3, #0]
 8001358:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800135a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800135c:	440b      	add	r3, r1
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d069      	beq.n	8001438 <draw_time_single+0x20c>
            int x = x_start + i * adv;
 8001364:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001366:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001368:	fb02 f303 	mul.w	r3, r2, r3
 800136c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800136e:	4413      	add	r3, r2
 8001370:	637b      	str	r3, [r7, #52]	@ 0x34
            int charW = FONT_CHAR_W * fs;
 8001372:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001374:	4613      	mov	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	4413      	add	r3, r2
 800137a:	633b      	str	r3, [r7, #48]	@ 0x30
            int charH = FONT_CHAR_H * fs;
 800137c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800137e:	4613      	mov	r3, r2
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	4413      	add	r3, r2
 8001384:	62fb      	str	r3, [r7, #44]	@ 0x2c
            const int PADX = 2, PADY = 2;
 8001386:	2302      	movs	r3, #2
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
 800138a:	2302      	movs	r3, #2
 800138c:	627b      	str	r3, [r7, #36]	@ 0x24

            int x0 = clampi(x - PADX, 0, W-1);
 800138e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001392:	1ad0      	subs	r0, r2, r3
 8001394:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001396:	3b01      	subs	r3, #1
 8001398:	461a      	mov	r2, r3
 800139a:	2100      	movs	r1, #0
 800139c:	f7ff fe88 	bl	80010b0 <clampi>
 80013a0:	6238      	str	r0, [r7, #32]
            int x1 = clampi(x + charW + PADX - 1, 0, W-1);
 80013a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80013a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a6:	441a      	add	r2, r3
 80013a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013aa:	4413      	add	r3, r2
 80013ac:	1e58      	subs	r0, r3, #1
 80013ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80013b0:	3b01      	subs	r3, #1
 80013b2:	461a      	mov	r2, r3
 80013b4:	2100      	movs	r1, #0
 80013b6:	f7ff fe7b 	bl	80010b0 <clampi>
 80013ba:	61f8      	str	r0, [r7, #28]
            int y0 = clampi(y_text - PADY, 0, H-1);
 80013bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c0:	1ad0      	subs	r0, r2, r3
 80013c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013c4:	3b01      	subs	r3, #1
 80013c6:	461a      	mov	r2, r3
 80013c8:	2100      	movs	r1, #0
 80013ca:	f7ff fe71 	bl	80010b0 <clampi>
 80013ce:	61b8      	str	r0, [r7, #24]
            int y1 = clampi(y_text + charH + PADY, 0, H-1);
 80013d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80013d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d4:	441a      	add	r2, r3
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	18d0      	adds	r0, r2, r3
 80013da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013dc:	3b01      	subs	r3, #1
 80013de:	461a      	mov	r2, r3
 80013e0:	2100      	movs	r1, #0
 80013e2:	f7ff fe65 	bl	80010b0 <clampi>
 80013e6:	6178      	str	r0, [r7, #20]
            ILI9341_Draw_Filled_Rectangle_Coord(x0, y0, x1, y1, bg);
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	b298      	uxth	r0, r3
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	b299      	uxth	r1, r3
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	b29c      	uxth	r4, r3
 80013f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	4623      	mov	r3, r4
 8001400:	f7ff f87e 	bl	8000500 <ILI9341_Draw_Filled_Rectangle_Coord>

            char s[2] = { cur[i], '\0' };
 8001404:	f107 020c 	add.w	r2, r7, #12
 8001408:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800140a:	4413      	add	r3, r2
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	723b      	strb	r3, [r7, #8]
 8001410:	2300      	movs	r3, #0
 8001412:	727b      	strb	r3, [r7, #9]
            ILI9341_Draw_Text(s, x, y_text, fg, fs, bg);
 8001414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001416:	b2d9      	uxtb	r1, r3
 8001418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800141a:	b2dc      	uxtb	r4, r3
 800141c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800141e:	b29b      	uxth	r3, r3
 8001420:	f8b7 5046 	ldrh.w	r5, [r7, #70]	@ 0x46
 8001424:	f107 0008 	add.w	r0, r7, #8
 8001428:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800142c:	9201      	str	r2, [sp, #4]
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	462b      	mov	r3, r5
 8001432:	4622      	mov	r2, r4
 8001434:	f7ff f95c 	bl	80006f0 <ILI9341_Draw_Text>
    for (int i = 0; i < 5; ++i)
 8001438:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800143a:	3301      	adds	r3, #1
 800143c:	677b      	str	r3, [r7, #116]	@ 0x74
 800143e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001440:	2b04      	cmp	r3, #4
 8001442:	dd80      	ble.n	8001346 <draw_time_single+0x11a>
        }
    }

    // aktualizacja cache
    for (int i = 0; i < 6; ++i) prev[i] = cur[i];
 8001444:	2300      	movs	r3, #0
 8001446:	673b      	str	r3, [r7, #112]	@ 0x70
 8001448:	e00b      	b.n	8001462 <draw_time_single+0x236>
 800144a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800144c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800144e:	4413      	add	r3, r2
 8001450:	f107 010c 	add.w	r1, r7, #12
 8001454:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001456:	440a      	add	r2, r1
 8001458:	7812      	ldrb	r2, [r2, #0]
 800145a:	701a      	strb	r2, [r3, #0]
 800145c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800145e:	3301      	adds	r3, #1
 8001460:	673b      	str	r3, [r7, #112]	@ 0x70
 8001462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001464:	2b05      	cmp	r3, #5
 8001466:	ddf0      	ble.n	800144a <draw_time_single+0x21e>
}
 8001468:	bf00      	nop
 800146a:	bf00      	nop
 800146c:	3778      	adds	r7, #120	@ 0x78
 800146e:	46bd      	mov	sp, r7
 8001470:	bdb0      	pop	{r4, r5, r7, pc}
 8001472:	bf00      	nop
 8001474:	2000000c 	.word	0x2000000c
 8001478:	20000014 	.word	0x20000014
 800147c:	20000008 	.word	0x20000008

08001480 <edge>:


//edge detect (polling)
static uint8_t edge(uint8_t now, uint8_t *prev)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	6039      	str	r1, [r7, #0]
 800148a:	71fb      	strb	r3, [r7, #7]
    uint8_t r = (now && !(*prev));
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d005      	beq.n	800149e <edge+0x1e>
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <edge+0x1e>
 800149a:	2301      	movs	r3, #1
 800149c:	e000      	b.n	80014a0 <edge+0x20>
 800149e:	2300      	movs	r3, #0
 80014a0:	73fb      	strb	r3, [r7, #15]
    *prev = now;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	79fa      	ldrb	r2, [r7, #7]
 80014a6:	701a      	strb	r2, [r3, #0]
    return r;
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3714      	adds	r7, #20
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
	...

080014b8 <ChessClock_SetInitialTime>:

void ChessClock_SetInitialTime(uint32_t ms_per_side) { g_init_time_ms = ms_per_side; }
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	4a04      	ldr	r2, [pc, #16]	@ (80014d4 <ChessClock_SetInitialTime+0x1c>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	20000004 	.word	0x20000004

080014d8 <ChessClock_Run>:

void ChessClock_Run(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b090      	sub	sp, #64	@ 0x40
 80014dc:	af00      	add	r7, sp, #0
    // reset cache, by pierwsze rysowanie byo pene
    first_draw = 1; for (int i = 0; i < 6; ++i) { prev_top[i]='-'; prev_bot[i]='-'; }
 80014de:	4ba8      	ldr	r3, [pc, #672]	@ (8001780 <ChessClock_Run+0x2a8>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]
 80014e4:	2300      	movs	r3, #0
 80014e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80014e8:	e00c      	b.n	8001504 <ChessClock_Run+0x2c>
 80014ea:	4aa6      	ldr	r2, [pc, #664]	@ (8001784 <ChessClock_Run+0x2ac>)
 80014ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014ee:	4413      	add	r3, r2
 80014f0:	222d      	movs	r2, #45	@ 0x2d
 80014f2:	701a      	strb	r2, [r3, #0]
 80014f4:	4aa4      	ldr	r2, [pc, #656]	@ (8001788 <ChessClock_Run+0x2b0>)
 80014f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014f8:	4413      	add	r3, r2
 80014fa:	222d      	movs	r2, #45	@ 0x2d
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001500:	3301      	adds	r3, #1
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001504:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001506:	2b05      	cmp	r3, #5
 8001508:	ddef      	ble.n	80014ea <ChessClock_Run+0x12>

    ClockState s;
    s.top_ms   = g_init_time_ms;
 800150a:	4ba0      	ldr	r3, [pc, #640]	@ (800178c <ChessClock_Run+0x2b4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	60bb      	str	r3, [r7, #8]
    s.bot_ms   = g_init_time_ms;
 8001510:	4b9e      	ldr	r3, [pc, #632]	@ (800178c <ChessClock_Run+0x2b4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	60fb      	str	r3, [r7, #12]
    s.active   = 0; // TOP start
 8001516:	2300      	movs	r3, #0
 8001518:	743b      	strb	r3, [r7, #16]
    s.running  = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	747b      	strb	r3, [r7, #17]
    s.last_tick = HAL_GetTick();
 800151e:	f001 ffa7 	bl	8003470 <HAL_GetTick>
 8001522:	4603      	mov	r3, r0
 8001524:	617b      	str	r3, [r7, #20]

    uint32_t prev_top_s = s.top_ms / 1000;
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	4a99      	ldr	r2, [pc, #612]	@ (8001790 <ChessClock_Run+0x2b8>)
 800152a:	fba2 2303 	umull	r2, r3, r2, r3
 800152e:	099b      	lsrs	r3, r3, #6
 8001530:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t prev_bot_s = s.bot_ms / 1000;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	4a96      	ldr	r2, [pc, #600]	@ (8001790 <ChessClock_Run+0x2b8>)
 8001536:	fba2 2303 	umull	r2, r3, r2, r3
 800153a:	099b      	lsrs	r3, r3, #6
 800153c:	637b      	str	r3, [r7, #52]	@ 0x34

    // orientacja i ta
    ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 800153e:	2003      	movs	r0, #3
 8001540:	f7ff f9d6 	bl	80008f0 <ILI9341_Set_Rotation>
    draw_halves_bg(s.active);
 8001544:	7c3b      	ldrb	r3, [r7, #16]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fe38 	bl	80011bc <draw_halves_bg>
    // narysuj oba na start
    draw_time_single(1, s.top_ms, s.active);
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	7c3a      	ldrb	r2, [r7, #16]
 8001550:	4619      	mov	r1, r3
 8001552:	2001      	movs	r0, #1
 8001554:	f7ff fe6a 	bl	800122c <draw_time_single>
    draw_time_single(0, s.bot_ms, s.active);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	7c3a      	ldrb	r2, [r7, #16]
 800155c:	4619      	mov	r1, r3
 800155e:	2000      	movs	r0, #0
 8001560:	f7ff fe64 	bl	800122c <draw_time_single>
    first_draw = 0;
 8001564:	4b86      	ldr	r3, [pc, #536]	@ (8001780 <ChessClock_Run+0x2a8>)
 8001566:	2200      	movs	r2, #0
 8001568:	701a      	strb	r2, [r3, #0]

    // przyciski
    uint8_t p_up=0, p_dn=0, p_sel=0, p_back=0;
 800156a:	2300      	movs	r3, #0
 800156c:	71fb      	strb	r3, [r7, #7]
 800156e:	2300      	movs	r3, #0
 8001570:	71bb      	strb	r3, [r7, #6]
 8001572:	2300      	movs	r3, #0
 8001574:	717b      	strb	r3, [r7, #5]
 8001576:	2300      	movs	r3, #0
 8001578:	713b      	strb	r3, [r7, #4]
    uint32_t last_ev_ms = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	633b      	str	r3, [r7, #48]	@ 0x30

    while (1)
    {
        uint32_t now = HAL_GetTick();
 800157e:	f001 ff77 	bl	8003470 <HAL_GetTick>
 8001582:	62b8      	str	r0, [r7, #40]	@ 0x28

        // odliczanie tylko dla aktywnej poowy
        if (s.running) {
 8001584:	7c7b      	ldrb	r3, [r7, #17]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d049      	beq.n	800161e <ChessClock_Run+0x146>
            uint32_t dt = now - s.last_tick;
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
            if (dt) {
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	2b00      	cmp	r3, #0
 8001596:	d044      	beq.n	8001622 <ChessClock_Run+0x14a>
                if (s.active == 0) {
 8001598:	7c3b      	ldrb	r3, [r7, #16]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10a      	bne.n	80015b4 <ChessClock_Run+0xdc>
                    s.top_ms = (s.top_ms > dt) ? (s.top_ms - dt) : 0;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d203      	bcs.n	80015ae <ChessClock_Run+0xd6>
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	e000      	b.n	80015b0 <ChessClock_Run+0xd8>
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	e009      	b.n	80015c8 <ChessClock_Run+0xf0>
                } else {
                    s.bot_ms = (s.bot_ms > dt) ? (s.bot_ms - dt) : 0;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d203      	bcs.n	80015c4 <ChessClock_Run+0xec>
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	e000      	b.n	80015c6 <ChessClock_Run+0xee>
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
                }
                s.last_tick = now;
 80015c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ca:	617b      	str	r3, [r7, #20]

                if (s.active == 0) {
 80015cc:	7c3b      	ldrb	r3, [r7, #16]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d112      	bne.n	80015f8 <ChessClock_Run+0x120>
                    uint32_t cur = s.top_ms / 1000;
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	4a6e      	ldr	r2, [pc, #440]	@ (8001790 <ChessClock_Run+0x2b8>)
 80015d6:	fba2 2303 	umull	r2, r3, r2, r3
 80015da:	099b      	lsrs	r3, r3, #6
 80015dc:	61fb      	str	r3, [r7, #28]
                    if (cur != prev_top_s) {
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d01d      	beq.n	8001622 <ChessClock_Run+0x14a>
                        prev_top_s = cur;
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	63bb      	str	r3, [r7, #56]	@ 0x38
                        draw_time_single(1, s.top_ms, s.active);
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	7c3a      	ldrb	r2, [r7, #16]
 80015ee:	4619      	mov	r1, r3
 80015f0:	2001      	movs	r0, #1
 80015f2:	f7ff fe1b 	bl	800122c <draw_time_single>
 80015f6:	e014      	b.n	8001622 <ChessClock_Run+0x14a>
                    }
                } else {
                    uint32_t cur = s.bot_ms / 1000;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4a65      	ldr	r2, [pc, #404]	@ (8001790 <ChessClock_Run+0x2b8>)
 80015fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001600:	099b      	lsrs	r3, r3, #6
 8001602:	623b      	str	r3, [r7, #32]
                    if (cur != prev_bot_s) {
 8001604:	6a3a      	ldr	r2, [r7, #32]
 8001606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001608:	429a      	cmp	r2, r3
 800160a:	d00a      	beq.n	8001622 <ChessClock_Run+0x14a>
                        prev_bot_s = cur;
 800160c:	6a3b      	ldr	r3, [r7, #32]
 800160e:	637b      	str	r3, [r7, #52]	@ 0x34
                        draw_time_single(0, s.bot_ms, s.active);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	7c3a      	ldrb	r2, [r7, #16]
 8001614:	4619      	mov	r1, r3
 8001616:	2000      	movs	r0, #0
 8001618:	f7ff fe08 	bl	800122c <draw_time_single>
 800161c:	e001      	b.n	8001622 <ChessClock_Run+0x14a>
                    }
                }
            }
        } else {
            s.last_tick = now;
 800161e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001620:	617b      	str	r3, [r7, #20]
        }

        // przyciski (edge + debounce)
        uint8_t ev = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint8_t up   = button1_pressed();
 8001628:	f7ff fd02 	bl	8001030 <button1_pressed>
 800162c:	4603      	mov	r3, r0
 800162e:	76fb      	strb	r3, [r7, #27]
        uint8_t down = button2_pressed();
 8001630:	f7ff fd0e 	bl	8001050 <button2_pressed>
 8001634:	4603      	mov	r3, r0
 8001636:	76bb      	strb	r3, [r7, #26]
        uint8_t sel  = button3_pressed();
 8001638:	f7ff fd1a 	bl	8001070 <button3_pressed>
 800163c:	4603      	mov	r3, r0
 800163e:	767b      	strb	r3, [r7, #25]
        uint8_t back = button4_pressed();
 8001640:	f7ff fd26 	bl	8001090 <button4_pressed>
 8001644:	4603      	mov	r3, r0
 8001646:	763b      	strb	r3, [r7, #24]

        if (edge(up,&p_up) || edge(down,&p_dn) || edge(sel,&p_sel) || edge(back,&p_back)) {
 8001648:	1dfa      	adds	r2, r7, #7
 800164a:	7efb      	ldrb	r3, [r7, #27]
 800164c:	4611      	mov	r1, r2
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ff16 	bl	8001480 <edge>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d11a      	bne.n	8001690 <ChessClock_Run+0x1b8>
 800165a:	1dba      	adds	r2, r7, #6
 800165c:	7ebb      	ldrb	r3, [r7, #26]
 800165e:	4611      	mov	r1, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff0d 	bl	8001480 <edge>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d111      	bne.n	8001690 <ChessClock_Run+0x1b8>
 800166c:	1d7a      	adds	r2, r7, #5
 800166e:	7e7b      	ldrb	r3, [r7, #25]
 8001670:	4611      	mov	r1, r2
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ff04 	bl	8001480 <edge>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d108      	bne.n	8001690 <ChessClock_Run+0x1b8>
 800167e:	1d3a      	adds	r2, r7, #4
 8001680:	7e3b      	ldrb	r3, [r7, #24]
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fefb 	bl	8001480 <edge>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d00a      	beq.n	80016a6 <ChessClock_Run+0x1ce>
            if (now - last_ev_ms >= DEBOUNCE_MS) { last_ev_ms = now; ev = 1; }
 8001690:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2264      	movs	r2, #100	@ 0x64
 8001698:	4293      	cmp	r3, r2
 800169a:	d304      	bcc.n	80016a6 <ChessClock_Run+0x1ce>
 800169c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800169e:	633b      	str	r3, [r7, #48]	@ 0x30
 80016a0:	2301      	movs	r3, #1
 80016a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (ev) {
 80016a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d060      	beq.n	8001770 <ChessClock_Run+0x298>
            if (p_back) {
 80016ae:	793b      	ldrb	r3, [r7, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <ChessClock_Run+0x1e4>
                ILI9341_Set_Rotation(SCREEN_VERTICAL_2); // powrt do menu
 80016b4:	2002      	movs	r0, #2
 80016b6:	f7ff f91b 	bl	80008f0 <ILI9341_Set_Rotation>
                return;
 80016ba:	e05d      	b.n	8001778 <ChessClock_Run+0x2a0>
            }
            if (p_up) {
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <ChessClock_Run+0x1f8>
                s.running = !s.running;
 80016c2:	7c7b      	ldrb	r3, [r7, #17]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	bf0c      	ite	eq
 80016c8:	2301      	moveq	r3, #1
 80016ca:	2300      	movne	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	747b      	strb	r3, [r7, #17]
            }
            if (p_sel) {
 80016d0:	797b      	ldrb	r3, [r7, #5]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d01d      	beq.n	8001712 <ChessClock_Run+0x23a>
                if (s.running) {
 80016d6:	7c7b      	ldrb	r3, [r7, #17]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d01a      	beq.n	8001712 <ChessClock_Run+0x23a>
                    s.active ^= 1;
 80016dc:	7c3b      	ldrb	r3, [r7, #16]
 80016de:	f083 0301 	eor.w	r3, r3, #1
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	743b      	strb	r3, [r7, #16]
                    draw_halves_bg(s.active);
 80016e6:	7c3b      	ldrb	r3, [r7, #16]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fd67 	bl	80011bc <draw_halves_bg>
                    first_draw = 1;
 80016ee:	4b24      	ldr	r3, [pc, #144]	@ (8001780 <ChessClock_Run+0x2a8>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
                    draw_time_single(1, s.top_ms, s.active); // TOP
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	7c3a      	ldrb	r2, [r7, #16]
 80016f8:	4619      	mov	r1, r3
 80016fa:	2001      	movs	r0, #1
 80016fc:	f7ff fd96 	bl	800122c <draw_time_single>
                    draw_time_single(0, s.bot_ms, s.active); // BOTTOM
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	7c3a      	ldrb	r2, [r7, #16]
 8001704:	4619      	mov	r1, r3
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff fd90 	bl	800122c <draw_time_single>
                    first_draw = 0;
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <ChessClock_Run+0x2a8>)
 800170e:	2200      	movs	r2, #0
 8001710:	701a      	strb	r2, [r3, #0]
                }
            }

            if (p_dn) {
 8001712:	79bb      	ldrb	r3, [r7, #6]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d02b      	beq.n	8001770 <ChessClock_Run+0x298>
                if (!s.running) {
 8001718:	7c7b      	ldrb	r3, [r7, #17]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d128      	bne.n	8001770 <ChessClock_Run+0x298>
                    s.top_ms = s.bot_ms = g_init_time_ms;
 800171e:	4b1b      	ldr	r3, [pc, #108]	@ (800178c <ChessClock_Run+0x2b4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	60bb      	str	r3, [r7, #8]
                    s.active = 0; // wr na grny
 8001728:	2300      	movs	r3, #0
 800172a:	743b      	strb	r3, [r7, #16]
                    prev_top_s = s.top_ms / 1000;
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <ChessClock_Run+0x2b8>)
 8001730:	fba2 2303 	umull	r2, r3, r2, r3
 8001734:	099b      	lsrs	r3, r3, #6
 8001736:	63bb      	str	r3, [r7, #56]	@ 0x38
                    prev_bot_s = s.bot_ms / 1000;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <ChessClock_Run+0x2b8>)
 800173c:	fba2 2303 	umull	r2, r3, r2, r3
 8001740:	099b      	lsrs	r3, r3, #6
 8001742:	637b      	str	r3, [r7, #52]	@ 0x34
                    draw_halves_bg(s.active);
 8001744:	7c3b      	ldrb	r3, [r7, #16]
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fd38 	bl	80011bc <draw_halves_bg>
                    first_draw = 1;
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <ChessClock_Run+0x2a8>)
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
                    draw_time_single(1, s.top_ms, s.active);
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	7c3a      	ldrb	r2, [r7, #16]
 8001756:	4619      	mov	r1, r3
 8001758:	2001      	movs	r0, #1
 800175a:	f7ff fd67 	bl	800122c <draw_time_single>
                    draw_time_single(0, s.bot_ms, s.active);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	7c3a      	ldrb	r2, [r7, #16]
 8001762:	4619      	mov	r1, r3
 8001764:	2000      	movs	r0, #0
 8001766:	f7ff fd61 	bl	800122c <draw_time_single>
                    first_draw = 0;
 800176a:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <ChessClock_Run+0x2a8>)
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        HAL_Delay(3);
 8001770:	2003      	movs	r0, #3
 8001772:	f001 fe89 	bl	8003488 <HAL_Delay>
    {
 8001776:	e702      	b.n	800157e <ChessClock_Run+0xa6>
    }
}
 8001778:	3740      	adds	r7, #64	@ 0x40
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000008 	.word	0x20000008
 8001784:	2000000c 	.word	0x2000000c
 8001788:	20000014 	.word	0x20000014
 800178c:	20000004 	.word	0x20000004
 8001790:	10624dd3 	.word	0x10624dd3

08001794 <ledchess_set_origin_top>:
#include "chess_pieces.h"

 //rzd 0 to domylnie gra szachownicy
static bool s_originTop = true;
//funckja do ustawiania orientacji szachownicy
void ledchess_set_origin_top(bool originTop){ s_originTop = originTop; }
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	71fb      	strb	r3, [r7, #7]
 800179e:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <ledchess_set_origin_top+0x1c>)
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	7013      	strb	r3, [r2, #0]
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	2000001a 	.word	0x2000001a

080017b4 <inb>:


//sprawdzanie czy wsprzdne podane mieszcz si w szachownicy
static inline int inb(int r, int c){ return (r>=0 && r<8 && c>=0 && c<8); }
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db0a      	blt.n	80017da <inb+0x26>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b07      	cmp	r3, #7
 80017c8:	dc07      	bgt.n	80017da <inb+0x26>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	db04      	blt.n	80017da <inb+0x26>
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	2b07      	cmp	r3, #7
 80017d4:	dc01      	bgt.n	80017da <inb+0x26>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <inb+0x28>
 80017da:	2300      	movs	r3, #0
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <ledchess_sq_to_rc>:


//zmiana notacji szachowej ("e4") na rzdy i kolumny
int ledchess_sq_to_rc(const char sq[2], int* r, int* c){
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
    if (!sq) return -1;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d102      	bne.n	8001800 <ledchess_sq_to_rc+0x18>
 80017fa:	f04f 33ff 	mov.w	r3, #4294967295
 80017fe:	e02f      	b.n	8001860 <ledchess_sq_to_rc+0x78>
    char f = sq[0], rk = sq[1];
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	77fb      	strb	r3, [r7, #31]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3301      	adds	r3, #1
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	77bb      	strb	r3, [r7, #30]
    if (f<'a'||f>'h'||rk<'1'||rk>'8') return -1;
 800180e:	7ffb      	ldrb	r3, [r7, #31]
 8001810:	2b60      	cmp	r3, #96	@ 0x60
 8001812:	d908      	bls.n	8001826 <ledchess_sq_to_rc+0x3e>
 8001814:	7ffb      	ldrb	r3, [r7, #31]
 8001816:	2b68      	cmp	r3, #104	@ 0x68
 8001818:	d805      	bhi.n	8001826 <ledchess_sq_to_rc+0x3e>
 800181a:	7fbb      	ldrb	r3, [r7, #30]
 800181c:	2b30      	cmp	r3, #48	@ 0x30
 800181e:	d902      	bls.n	8001826 <ledchess_sq_to_rc+0x3e>
 8001820:	7fbb      	ldrb	r3, [r7, #30]
 8001822:	2b38      	cmp	r3, #56	@ 0x38
 8001824:	d902      	bls.n	800182c <ledchess_sq_to_rc+0x44>
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	e019      	b.n	8001860 <ledchess_sq_to_rc+0x78>
    int file = f - 'a';
 800182c:	7ffb      	ldrb	r3, [r7, #31]
 800182e:	3b61      	subs	r3, #97	@ 0x61
 8001830:	61bb      	str	r3, [r7, #24]
    int rank = rk - '1';
 8001832:	7fbb      	ldrb	r3, [r7, #30]
 8001834:	3b31      	subs	r3, #49	@ 0x31
 8001836:	617b      	str	r3, [r7, #20]
    if (s_originTop){
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <ledchess_sq_to_rc+0x84>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d008      	beq.n	8001852 <ledchess_sq_to_rc+0x6a>
        *r = 7 - rank;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	f1c3 0207 	rsb	r2, r3, #7
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	601a      	str	r2, [r3, #0]
        *c = file;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	e005      	b.n	800185e <ledchess_sq_to_rc+0x76>
    } else {
        *r = rank;
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	601a      	str	r2, [r3, #0]
        *c = file;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	601a      	str	r2, [r3, #0]
    }
    return 0;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3724      	adds	r7, #36	@ 0x24
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	2000001a 	.word	0x2000001a

08001870 <ledchess_xy_to_index>:

//Uoenie szachownicy to serpentyna 8x8 (rzd 0 L->P, rzd 1 P->L, itd.)
uint16_t ledchess_xy_to_index(int r, int c){
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
    if (!inb(r,c)) return 0;
 800187a:	6839      	ldr	r1, [r7, #0]
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff99 	bl	80017b4 <inb>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <ledchess_xy_to_index+0x1c>
 8001888:	2300      	movs	r3, #0
 800188a:	e017      	b.n	80018bc <ledchess_xy_to_index+0x4c>
    if ((r & 1) == 0){
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	2b00      	cmp	r3, #0
 8001894:	d108      	bne.n	80018a8 <ledchess_xy_to_index+0x38>
        return (uint16_t)(r*8 + c);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	b29b      	uxth	r3, r3
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	b29a      	uxth	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	4413      	add	r3, r2
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	e009      	b.n	80018bc <ledchess_xy_to_index+0x4c>
    } else {
        return (uint16_t)(r*8 + (7 - c));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	3307      	adds	r3, #7
 80018ba:	b29b      	uxth	r3, r3
    }
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <set_sq>:



//rysowanie cieek ruchw

static void set_sq(int r,int c, uint8_t R,uint8_t G,uint8_t B){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	4611      	mov	r1, r2
 80018d0:	461a      	mov	r2, r3
 80018d2:	460b      	mov	r3, r1
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	4613      	mov	r3, r2
 80018d8:	71bb      	strb	r3, [r7, #6]
    if (!inb(r,c)) return;
 80018da:	68b9      	ldr	r1, [r7, #8]
 80018dc:	68f8      	ldr	r0, [r7, #12]
 80018de:	f7ff ff69 	bl	80017b4 <inb>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d00d      	beq.n	8001904 <set_sq+0x40>
    uint16_t idx = ledchess_xy_to_index(r,c);
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	68f8      	ldr	r0, [r7, #12]
 80018ec:	f7ff ffc0 	bl	8001870 <ledchess_xy_to_index>
 80018f0:	4603      	mov	r3, r0
 80018f2:	82fb      	strh	r3, [r7, #22]
    ws2812_set(idx, R,G,B);
 80018f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018f8:	79ba      	ldrb	r2, [r7, #6]
 80018fa:	79f9      	ldrb	r1, [r7, #7]
 80018fc:	8af8      	ldrh	r0, [r7, #22]
 80018fe:	f001 fc63 	bl	80031c8 <ws2812_set>
 8001902:	e000      	b.n	8001906 <set_sq+0x42>
    if (!inb(r,c)) return;
 8001904:	bf00      	nop
}
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <draw_line_dir>:

//rysuje lini od (r,c) w kierunku (dr,dc) a do (r1,c1) wcznie
static void draw_line_dir(int r,int c, int dr,int dc,
                          int r1,int c1, uint8_t R,uint8_t G,uint8_t B){
 800190c:	b580      	push	{r7, lr}
 800190e:	b088      	sub	sp, #32
 8001910:	af02      	add	r7, sp, #8
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
 8001918:	603b      	str	r3, [r7, #0]
    int cr = r, cc = c;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	613b      	str	r3, [r7, #16]
    while (inb(cr,cc)){
 8001922:	e01b      	b.n	800195c <draw_line_dir+0x50>
        cr += dr; cc += dc;
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	4413      	add	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        set_sq(cr,cc,R,G,B);
 8001934:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001938:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800193c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	460b      	mov	r3, r1
 8001944:	6939      	ldr	r1, [r7, #16]
 8001946:	6978      	ldr	r0, [r7, #20]
 8001948:	f7ff ffbc 	bl	80018c4 <set_sq>
        if (cr==r1 && cc==c1) break;
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	6a3b      	ldr	r3, [r7, #32]
 8001950:	429a      	cmp	r2, r3
 8001952:	d103      	bne.n	800195c <draw_line_dir+0x50>
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001958:	429a      	cmp	r2, r3
 800195a:	d007      	beq.n	800196c <draw_line_dir+0x60>
    while (inb(cr,cc)){
 800195c:	6939      	ldr	r1, [r7, #16]
 800195e:	6978      	ldr	r0, [r7, #20]
 8001960:	f7ff ff28 	bl	80017b4 <inb>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1dc      	bne.n	8001924 <draw_line_dir+0x18>
    }
}
 800196a:	e000      	b.n	800196e <draw_line_dir+0x62>
        if (cr==r1 && cc==c1) break;
 800196c:	bf00      	nop
}
 800196e:	bf00      	nop
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <is_knight_target>:

//sprawdzanie czy ko nie chce "wyskoczy" poza obszar gry
static int is_knight_target(int r0,int c0,int r1,int c1){
 8001976:	b480      	push	{r7}
 8001978:	b087      	sub	sp, #28
 800197a:	af00      	add	r7, sp, #0
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	603b      	str	r3, [r7, #0]
    int dr = r1 - r0, dc = c1 - c0;
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	613b      	str	r3, [r7, #16]
    if (dr<0) dr=-dr; if (dc<0) dc=-dc;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	2b00      	cmp	r3, #0
 8001998:	da02      	bge.n	80019a0 <is_knight_target+0x2a>
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	425b      	negs	r3, r3
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	da02      	bge.n	80019ac <is_knight_target+0x36>
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	425b      	negs	r3, r3
 80019aa:	613b      	str	r3, [r7, #16]
    return (dr==2 && dc==1) || (dr==1 && dc==2);
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d102      	bne.n	80019b8 <is_knight_target+0x42>
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d005      	beq.n	80019c4 <is_knight_target+0x4e>
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d104      	bne.n	80019c8 <is_knight_target+0x52>
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d101      	bne.n	80019c8 <is_knight_target+0x52>
 80019c4:	2301      	movs	r3, #1
 80019c6:	e000      	b.n	80019ca <is_knight_target+0x54>
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	371c      	adds	r7, #28
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <same_diag>:

//sprawdzanie czy ruch wykonywany jest w ramach tej samej przektnej / rzdu / kolumny
static int same_diag(int r0,int c0,int r1,int c1){ return (r0-c0)==(r1-c1) || (r0+c0)==(r1+c1); }
 80019d6:	b480      	push	{r7}
 80019d8:	b085      	sub	sp, #20
 80019da:	af00      	add	r7, sp, #0
 80019dc:	60f8      	str	r0, [r7, #12]
 80019de:	60b9      	str	r1, [r7, #8]
 80019e0:	607a      	str	r2, [r7, #4]
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1ad2      	subs	r2, r2, r3
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	1acb      	subs	r3, r1, r3
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d007      	beq.n	8001a04 <same_diag+0x2e>
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	441a      	add	r2, r3
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	440b      	add	r3, r1
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d101      	bne.n	8001a08 <same_diag+0x32>
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <same_diag+0x34>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <same_rank>:
static int same_rank(int r0,int c0,int r1,int c1){ (void)c0; (void)c1; return r0==r1; }
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	60b9      	str	r1, [r7, #8]
 8001a20:	607a      	str	r2, [r7, #4]
 8001a22:	603b      	str	r3, [r7, #0]
 8001a24:	68fa      	ldr	r2, [r7, #12]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	bf0c      	ite	eq
 8001a2c:	2301      	moveq	r3, #1
 8001a2e:	2300      	movne	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <same_file>:
static int same_file(int r0,int c0,int r1,int c1){ (void)r0; (void)r1; return c0==c1; }
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	603b      	str	r3, [r7, #0]
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	bf0c      	ite	eq
 8001a54:	2301      	moveq	r3, #1
 8001a56:	2300      	movne	r3, #0
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3714      	adds	r7, #20
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
	...

08001a68 <ledchess_draw_move_rc>:

void ledchess_draw_move_rc(ledchess_piece_t piece, int r0, int c0, int r1, int c1,
                           uint8_t cr, uint8_t cg, uint8_t cb,
                           ledchess_side_t pawn_dir)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b09a      	sub	sp, #104	@ 0x68
 8001a6c:	af06      	add	r7, sp, #24
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	4603      	mov	r3, r0
 8001a76:	73fb      	strb	r3, [r7, #15]
    if (!inb(r0,c0) || !inb(r1,c1)) return;
 8001a78:	6879      	ldr	r1, [r7, #4]
 8001a7a:	68b8      	ldr	r0, [r7, #8]
 8001a7c:	f7ff fe9a 	bl	80017b4 <inb>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f000 81b0 	beq.w	8001de8 <ledchess_draw_move_rc+0x380>
 8001a88:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001a8a:	6838      	ldr	r0, [r7, #0]
 8001a8c:	f7ff fe92 	bl	80017b4 <inb>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f000 81a8 	beq.w	8001de8 <ledchess_draw_move_rc+0x380>

    set_sq(r0,c0, cr, cg/2, cb/2);
 8001a98:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001a9c:	085b      	lsrs	r3, r3, #1
 8001a9e:	b2d9      	uxtb	r1, r3
 8001aa0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001aa4:	085b      	lsrs	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	6879      	ldr	r1, [r7, #4]
 8001ab2:	68b8      	ldr	r0, [r7, #8]
 8001ab4:	f7ff ff06 	bl	80018c4 <set_sq>
    set_sq(r1,c1, cr, cg, cb);
 8001ab8:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 8001abc:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001ac0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001aca:	6838      	ldr	r0, [r7, #0]
 8001acc:	f7ff fefa 	bl	80018c4 <set_sq>

    switch (piece){
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	2b05      	cmp	r3, #5
 8001ad4:	f200 8195 	bhi.w	8001e02 <ledchess_draw_move_rc+0x39a>
 8001ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae0 <ledchess_draw_move_rc+0x78>)
 8001ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ade:	bf00      	nop
 8001ae0:	08001af9 	.word	0x08001af9
 8001ae4:	08001b73 	.word	0x08001b73
 8001ae8:	08001ba1 	.word	0x08001ba1
 8001aec:	08001c01 	.word	0x08001c01
 8001af0:	08001c9b 	.word	0x08001c9b
 8001af4:	08001d91 	.word	0x08001d91
    case PIECE_PAWN: {
        int dir = (int)pawn_dir;     // +1 lub -1
 8001af8:	f997 3068 	ldrsb.w	r3, [r7, #104]	@ 0x68
 8001afc:	623b      	str	r3, [r7, #32]
        int dr = r1 - r0;
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	61fb      	str	r3, [r7, #28]
        int dc = c1 - c0;
 8001b06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	61bb      	str	r3, [r7, #24]
        if (dc==0 && (dr==dir || dr==2*dir)){
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f040 816b 	bne.w	8001dec <ledchess_draw_move_rc+0x384>
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	6a3b      	ldr	r3, [r7, #32]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d005      	beq.n	8001b2a <ledchess_draw_move_rc+0xc2>
 8001b1e:	6a3b      	ldr	r3, [r7, #32]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	69fa      	ldr	r2, [r7, #28]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	f040 8161 	bne.w	8001dec <ledchess_draw_move_rc+0x384>
            int step = (dr>0)? +1 : -1;
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	dd01      	ble.n	8001b34 <ledchess_draw_move_rc+0xcc>
 8001b30:	2301      	movs	r3, #1
 8001b32:	e001      	b.n	8001b38 <ledchess_draw_move_rc+0xd0>
 8001b34:	f04f 33ff 	mov.w	r3, #4294967295
 8001b38:	617b      	str	r3, [r7, #20]
            for (int rr=r0+step; rr!=r1+step; rr+=step){
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	4413      	add	r3, r2
 8001b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b42:	e00f      	b.n	8001b64 <ledchess_draw_move_rc+0xfc>
                set_sq(rr,c0, cr, cg, cb);
 8001b44:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 8001b48:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001b4c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	460b      	mov	r3, r1
 8001b54:	6879      	ldr	r1, [r7, #4]
 8001b56:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001b58:	f7ff feb4 	bl	80018c4 <set_sq>
            for (int rr=r0+step; rr!=r1+step; rr+=step){
 8001b5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	4413      	add	r3, r2
 8001b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	4413      	add	r3, r2
 8001b6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d1e9      	bne.n	8001b44 <ledchess_draw_move_rc+0xdc>
            }
        }
    } break;
 8001b70:	e13c      	b.n	8001dec <ledchess_draw_move_rc+0x384>

    case PIECE_KNIGHT:
        if (is_knight_target(r0,c0,r1,c1)){
 8001b72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	68b8      	ldr	r0, [r7, #8]
 8001b7a:	f7ff fefc 	bl	8001976 <is_knight_target>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f000 8135 	beq.w	8001df0 <ledchess_draw_move_rc+0x388>
            set_sq(r1,c1, cr, cg, cb);
 8001b86:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 8001b8a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001b8e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	460b      	mov	r3, r1
 8001b96:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001b98:	6838      	ldr	r0, [r7, #0]
 8001b9a:	f7ff fe93 	bl	80018c4 <set_sq>
        }
        break;
 8001b9e:	e127      	b.n	8001df0 <ledchess_draw_move_rc+0x388>

    case PIECE_BISHOP:
        if (same_diag(r0,c0,r1,c1)){
 8001ba0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	68b8      	ldr	r0, [r7, #8]
 8001ba8:	f7ff ff15 	bl	80019d6 <same_diag>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 8120 	beq.w	8001df4 <ledchess_draw_move_rc+0x38c>
            int dr = (r1>r0)? +1 : -1;
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dd01      	ble.n	8001bc0 <ledchess_draw_move_rc+0x158>
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e001      	b.n	8001bc4 <ledchess_draw_move_rc+0x15c>
 8001bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
            int dc = (c1>c0)? +1 : -1;
 8001bc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	dd01      	ble.n	8001bd2 <ledchess_draw_move_rc+0x16a>
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e001      	b.n	8001bd6 <ledchess_draw_move_rc+0x16e>
 8001bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
            draw_line_dir(r0,c0, dr,dc, r1,c1, cr,cg,cb);
 8001bd8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001bdc:	9304      	str	r3, [sp, #16]
 8001bde:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001be2:	9303      	str	r3, [sp, #12]
 8001be4:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001be8:	9302      	str	r3, [sp, #8]
 8001bea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	68b8      	ldr	r0, [r7, #8]
 8001bfa:	f7ff fe87 	bl	800190c <draw_line_dir>
        }
        break;
 8001bfe:	e0f9      	b.n	8001df4 <ledchess_draw_move_rc+0x38c>

    case PIECE_ROOK:
        if (same_rank(r0,c0,r1,c1)){
 8001c00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	6879      	ldr	r1, [r7, #4]
 8001c06:	68b8      	ldr	r0, [r7, #8]
 8001c08:	f7ff ff05 	bl	8001a16 <same_rank>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d01c      	beq.n	8001c4c <ledchess_draw_move_rc+0x1e4>
            int dc = (c1>c0)? +1 : -1;
 8001c12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	dd01      	ble.n	8001c1e <ledchess_draw_move_rc+0x1b6>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e001      	b.n	8001c22 <ledchess_draw_move_rc+0x1ba>
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
            draw_line_dir(r0,c0, 0,dc, r1,c1, cr,cg,cb);
 8001c24:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001c28:	9304      	str	r3, [sp, #16]
 8001c2a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001c2e:	9303      	str	r3, [sp, #12]
 8001c30:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001c34:	9302      	str	r3, [sp, #8]
 8001c36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c38:	9301      	str	r3, [sp, #4]
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c40:	2200      	movs	r2, #0
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	68b8      	ldr	r0, [r7, #8]
 8001c46:	f7ff fe61 	bl	800190c <draw_line_dir>
        } else if (same_file(r0,c0,r1,c1)){
            int dr = (r1>r0)? +1 : -1;
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
        }
        break;
 8001c4a:	e0d5      	b.n	8001df8 <ledchess_draw_move_rc+0x390>
        } else if (same_file(r0,c0,r1,c1)){
 8001c4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	68b8      	ldr	r0, [r7, #8]
 8001c54:	f7ff fef3 	bl	8001a3e <same_file>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f000 80cc 	beq.w	8001df8 <ledchess_draw_move_rc+0x390>
            int dr = (r1>r0)? +1 : -1;
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	dd01      	ble.n	8001c6c <ledchess_draw_move_rc+0x204>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e001      	b.n	8001c70 <ledchess_draw_move_rc+0x208>
 8001c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c70:	633b      	str	r3, [r7, #48]	@ 0x30
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
 8001c72:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001c76:	9304      	str	r3, [sp, #16]
 8001c78:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001c7c:	9303      	str	r3, [sp, #12]
 8001c7e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001c82:	9302      	str	r3, [sp, #8]
 8001c84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	68b8      	ldr	r0, [r7, #8]
 8001c94:	f7ff fe3a 	bl	800190c <draw_line_dir>
        break;
 8001c98:	e0ae      	b.n	8001df8 <ledchess_draw_move_rc+0x390>

    case PIECE_QUEEN:
        if (same_diag(r0,c0,r1,c1)){
 8001c9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	68b8      	ldr	r0, [r7, #8]
 8001ca2:	f7ff fe98 	bl	80019d6 <same_diag>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d025      	beq.n	8001cf8 <ledchess_draw_move_rc+0x290>
            int dr = (r1>r0)? +1 : -1;
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	dd01      	ble.n	8001cb8 <ledchess_draw_move_rc+0x250>
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e001      	b.n	8001cbc <ledchess_draw_move_rc+0x254>
 8001cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
            int dc = (c1>c0)? +1 : -1;
 8001cbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dd01      	ble.n	8001cca <ledchess_draw_move_rc+0x262>
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e001      	b.n	8001cce <ledchess_draw_move_rc+0x266>
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
            draw_line_dir(r0,c0, dr,dc, r1,c1, cr,cg,cb);
 8001cd0:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001cd4:	9304      	str	r3, [sp, #16]
 8001cd6:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001cda:	9303      	str	r3, [sp, #12]
 8001cdc:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001ce0:	9302      	str	r3, [sp, #8]
 8001ce2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	68b8      	ldr	r0, [r7, #8]
 8001cf2:	f7ff fe0b 	bl	800190c <draw_line_dir>
            draw_line_dir(r0,c0, 0,dc, r1,c1, cr,cg,cb);
        } else if (same_file(r0,c0,r1,c1)){
            int dr = (r1>r0)? +1 : -1;
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
        }
        break;
 8001cf6:	e081      	b.n	8001dfc <ledchess_draw_move_rc+0x394>
        } else if (same_rank(r0,c0,r1,c1)){
 8001cf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	68b8      	ldr	r0, [r7, #8]
 8001d00:	f7ff fe89 	bl	8001a16 <same_rank>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d01c      	beq.n	8001d44 <ledchess_draw_move_rc+0x2dc>
            int dc = (c1>c0)? +1 : -1;
 8001d0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	dd01      	ble.n	8001d16 <ledchess_draw_move_rc+0x2ae>
 8001d12:	2301      	movs	r3, #1
 8001d14:	e001      	b.n	8001d1a <ledchess_draw_move_rc+0x2b2>
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            draw_line_dir(r0,c0, 0,dc, r1,c1, cr,cg,cb);
 8001d1c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001d20:	9304      	str	r3, [sp, #16]
 8001d22:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001d26:	9303      	str	r3, [sp, #12]
 8001d28:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001d2c:	9302      	str	r3, [sp, #8]
 8001d2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d30:	9301      	str	r3, [sp, #4]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d38:	2200      	movs	r2, #0
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	68b8      	ldr	r0, [r7, #8]
 8001d3e:	f7ff fde5 	bl	800190c <draw_line_dir>
        break;
 8001d42:	e05b      	b.n	8001dfc <ledchess_draw_move_rc+0x394>
        } else if (same_file(r0,c0,r1,c1)){
 8001d44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	6879      	ldr	r1, [r7, #4]
 8001d4a:	68b8      	ldr	r0, [r7, #8]
 8001d4c:	f7ff fe77 	bl	8001a3e <same_file>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d052      	beq.n	8001dfc <ledchess_draw_move_rc+0x394>
            int dr = (r1>r0)? +1 : -1;
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	dd01      	ble.n	8001d62 <ledchess_draw_move_rc+0x2fa>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e001      	b.n	8001d66 <ledchess_draw_move_rc+0x2fe>
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295
 8001d66:	643b      	str	r3, [r7, #64]	@ 0x40
            draw_line_dir(r0,c0, dr,0, r1,c1, cr,cg,cb);
 8001d68:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001d6c:	9304      	str	r3, [sp, #16]
 8001d6e:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001d72:	9303      	str	r3, [sp, #12]
 8001d74:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001d78:	9302      	str	r3, [sp, #8]
 8001d7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d7c:	9301      	str	r3, [sp, #4]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	2300      	movs	r3, #0
 8001d84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	68b8      	ldr	r0, [r7, #8]
 8001d8a:	f7ff fdbf 	bl	800190c <draw_line_dir>
        break;
 8001d8e:	e035      	b.n	8001dfc <ledchess_draw_move_rc+0x394>

    case PIECE_KING: {
        int dr = r1 - r0, dc = c1 - c0;
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	647b      	str	r3, [r7, #68]	@ 0x44
        if (dr<0) dr=-dr; if (dc<0) dc=-dc;
 8001da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	da02      	bge.n	8001dac <ledchess_draw_move_rc+0x344>
 8001da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001da8:	425b      	negs	r3, r3
 8001daa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	da02      	bge.n	8001db8 <ledchess_draw_move_rc+0x350>
 8001db2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001db4:	425b      	negs	r3, r3
 8001db6:	647b      	str	r3, [r7, #68]	@ 0x44
        if (dr<=1 && dc<=1 && (dr+dc)>0){
 8001db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	dc20      	bgt.n	8001e00 <ledchess_draw_move_rc+0x398>
 8001dbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	dc1d      	bgt.n	8001e00 <ledchess_draw_move_rc+0x398>
 8001dc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001dc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dc8:	4413      	add	r3, r2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	dd18      	ble.n	8001e00 <ledchess_draw_move_rc+0x398>
            set_sq(r1,c1, cr, cg, cb);
 8001dce:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 8001dd2:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8001dd6:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	460b      	mov	r3, r1
 8001dde:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001de0:	6838      	ldr	r0, [r7, #0]
 8001de2:	f7ff fd6f 	bl	80018c4 <set_sq>
        }
    } break;
 8001de6:	e00b      	b.n	8001e00 <ledchess_draw_move_rc+0x398>
    if (!inb(r0,c0) || !inb(r1,c1)) return;
 8001de8:	bf00      	nop
 8001dea:	e00a      	b.n	8001e02 <ledchess_draw_move_rc+0x39a>
    } break;
 8001dec:	bf00      	nop
 8001dee:	e008      	b.n	8001e02 <ledchess_draw_move_rc+0x39a>
        break;
 8001df0:	bf00      	nop
 8001df2:	e006      	b.n	8001e02 <ledchess_draw_move_rc+0x39a>
        break;
 8001df4:	bf00      	nop
 8001df6:	e004      	b.n	8001e02 <ledchess_draw_move_rc+0x39a>
        break;
 8001df8:	bf00      	nop
 8001dfa:	e002      	b.n	8001e02 <ledchess_draw_move_rc+0x39a>
        break;
 8001dfc:	bf00      	nop
 8001dfe:	e000      	b.n	8001e02 <ledchess_draw_move_rc+0x39a>
    } break;
 8001e00:	bf00      	nop
    }
}
 8001e02:	3750      	adds	r7, #80	@ 0x50
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <ledchess_draw_move>:

void ledchess_draw_move(ledchess_piece_t piece, const char from[2], const char to[2],
                        uint8_t cr, uint8_t cg, uint8_t cb,
                        ledchess_side_t pawn_dir)
{
 8001e08:	b5b0      	push	{r4, r5, r7, lr}
 8001e0a:	b08e      	sub	sp, #56	@ 0x38
 8001e0c:	af06      	add	r7, sp, #24
 8001e0e:	60b9      	str	r1, [r7, #8]
 8001e10:	607a      	str	r2, [r7, #4]
 8001e12:	461a      	mov	r2, r3
 8001e14:	4603      	mov	r3, r0
 8001e16:	73fb      	strb	r3, [r7, #15]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	73bb      	strb	r3, [r7, #14]
    int r0,c0,r1,c1;
    if (ledchess_sq_to_rc(from,&r0,&c0)!=0) return;
 8001e1c:	f107 0218 	add.w	r2, r7, #24
 8001e20:	f107 031c 	add.w	r3, r7, #28
 8001e24:	4619      	mov	r1, r3
 8001e26:	68b8      	ldr	r0, [r7, #8]
 8001e28:	f7ff fcde 	bl	80017e8 <ledchess_sq_to_rc>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d120      	bne.n	8001e74 <ledchess_draw_move+0x6c>
    if (ledchess_sq_to_rc(to,&r1,&c1)!=0) return;
 8001e32:	f107 0210 	add.w	r2, r7, #16
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff fcd3 	bl	80017e8 <ledchess_sq_to_rc>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d117      	bne.n	8001e78 <ledchess_draw_move+0x70>
    ledchess_draw_move_rc(piece, r0,c0, r1,c1, cr,cg,cb, pawn_dir);
 8001e48:	69f9      	ldr	r1, [r7, #28]
 8001e4a:	69bc      	ldr	r4, [r7, #24]
 8001e4c:	697d      	ldr	r5, [r7, #20]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	7bf8      	ldrb	r0, [r7, #15]
 8001e52:	f997 2038 	ldrsb.w	r2, [r7, #56]	@ 0x38
 8001e56:	9204      	str	r2, [sp, #16]
 8001e58:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001e5c:	9203      	str	r2, [sp, #12]
 8001e5e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001e62:	9202      	str	r2, [sp, #8]
 8001e64:	7bba      	ldrb	r2, [r7, #14]
 8001e66:	9201      	str	r2, [sp, #4]
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	462b      	mov	r3, r5
 8001e6c:	4622      	mov	r2, r4
 8001e6e:	f7ff fdfb 	bl	8001a68 <ledchess_draw_move_rc>
 8001e72:	e002      	b.n	8001e7a <ledchess_draw_move+0x72>
    if (ledchess_sq_to_rc(from,&r0,&c0)!=0) return;
 8001e74:	bf00      	nop
 8001e76:	e000      	b.n	8001e7a <ledchess_draw_move+0x72>
    if (ledchess_sq_to_rc(to,&r1,&c1)!=0) return;
 8001e78:	bf00      	nop
}
 8001e7a:	3720      	adds	r7, #32
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bdb0      	pop	{r4, r5, r7, pc}

08001e80 <leds_show_and_pause>:
    ledchess_draw_move_rc(PIECE_PAWN, r0,c0, r1,c1, r,g,b, pawn_dir);
}

//wysyanie buforu z opnieniem
void leds_show_and_pause(uint32_t ms)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
    while (ws2812_busy()) {}
 8001e88:	bf00      	nop
 8001e8a:	f001 fa1d 	bl	80032c8 <ws2812_busy>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1fa      	bne.n	8001e8a <leds_show_and_pause+0xa>
    ws2812_show_async();
 8001e94:	f001 fa24 	bl	80032e0 <ws2812_show_async>
    while (ws2812_busy()) {}
 8001e98:	bf00      	nop
 8001e9a:	f001 fa15 	bl	80032c8 <ws2812_busy>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1fa      	bne.n	8001e9a <leds_show_and_pause+0x1a>
    HAL_Delay(ms);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f001 faef 	bl	8003488 <HAL_Delay>
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
 8001ebe:	4b10      	ldr	r3, [pc, #64]	@ (8001f00 <MX_DMA_Init+0x4c>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	4a0f      	ldr	r2, [pc, #60]	@ (8001f00 <MX_DMA_Init+0x4c>)
 8001ec4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eca:	4b0d      	ldr	r3, [pc, #52]	@ (8001f00 <MX_DMA_Init+0x4c>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2100      	movs	r1, #0
 8001eda:	2039      	movs	r0, #57	@ 0x39
 8001edc:	f001 fbd3 	bl	8003686 <HAL_NVIC_SetPriority>
 8001ee0:	2039      	movs	r0, #57	@ 0x39
 8001ee2:	f001 fbec 	bl	80036be <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2101      	movs	r1, #1
 8001eea:	203b      	movs	r0, #59	@ 0x3b
 8001eec:	f001 fbcb 	bl	8003686 <HAL_NVIC_SetPriority>
 8001ef0:	203b      	movs	r0, #59	@ 0x3b
 8001ef2:	f001 fbe4 	bl	80036be <HAL_NVIC_EnableIRQ>

}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40023800 	.word	0x40023800

08001f04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	@ 0x28
 8001f08:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	605a      	str	r2, [r3, #4]
 8001f14:	609a      	str	r2, [r3, #8]
 8001f16:	60da      	str	r2, [r3, #12]
 8001f18:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	4b5f      	ldr	r3, [pc, #380]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a5e      	ldr	r2, [pc, #376]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f24:	f043 0304 	orr.w	r3, r3, #4
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b5c      	ldr	r3, [pc, #368]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 0304 	and.w	r3, r3, #4
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	4b58      	ldr	r3, [pc, #352]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	4a57      	ldr	r2, [pc, #348]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f46:	4b55      	ldr	r3, [pc, #340]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	4b51      	ldr	r3, [pc, #324]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	4a50      	ldr	r2, [pc, #320]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f62:	4b4e      	ldr	r3, [pc, #312]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4b4a      	ldr	r3, [pc, #296]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a49      	ldr	r2, [pc, #292]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f78:	f043 0302 	orr.w	r3, r3, #2
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b47      	ldr	r3, [pc, #284]	@ (800209c <MX_GPIO_Init+0x198>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	607b      	str	r3, [r7, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]


	//SCREEN RESET
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2180      	movs	r1, #128	@ 0x80
 8001f8e:	4844      	ldr	r0, [pc, #272]	@ (80020a0 <MX_GPIO_Init+0x19c>)
 8001f90:	f002 f8de 	bl	8004150 <HAL_GPIO_WritePin>
	//SCREEN DC
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001f94:	2200      	movs	r2, #0
 8001f96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f9a:	4842      	ldr	r0, [pc, #264]	@ (80020a4 <MX_GPIO_Init+0x1a0>)
 8001f9c:	f002 f8d8 	bl	8004150 <HAL_GPIO_WritePin>
	//SCREEN CS
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2140      	movs	r1, #64	@ 0x40
 8001fa4:	4840      	ldr	r0, [pc, #256]	@ (80020a8 <MX_GPIO_Init+0x1a4>)
 8001fa6:	f002 f8d3 	bl	8004150 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001faa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fb0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001fb4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4837      	ldr	r0, [pc, #220]	@ (80020a0 <MX_GPIO_Init+0x19c>)
 8001fc2:	f001 ff29 	bl	8003e18 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fc6:	2380      	movs	r3, #128	@ 0x80
 8001fc8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4830      	ldr	r0, [pc, #192]	@ (80020a0 <MX_GPIO_Init+0x19c>)
 8001fde:	f001 ff1b 	bl	8003e18 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fe2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fe6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	482a      	ldr	r0, [pc, #168]	@ (80020a4 <MX_GPIO_Init+0x1a0>)
 8001ffc:	f001 ff0c 	bl	8003e18 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002000:	2340      	movs	r3, #64	@ 0x40
 8002002:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002004:	2301      	movs	r3, #1
 8002006:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	4619      	mov	r1, r3
 8002016:	4824      	ldr	r0, [pc, #144]	@ (80020a8 <MX_GPIO_Init+0x1a4>)
 8002018:	f001 fefe 	bl	8003e18 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800201c:	2200      	movs	r2, #0
 800201e:	2103      	movs	r1, #3
 8002020:	481f      	ldr	r0, [pc, #124]	@ (80020a0 <MX_GPIO_Init+0x19c>)
 8002022:	f002 f895 	bl	8004150 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002026:	2200      	movs	r2, #0
 8002028:	2101      	movs	r1, #1
 800202a:	481f      	ldr	r0, [pc, #124]	@ (80020a8 <MX_GPIO_Init+0x1a4>)
 800202c:	f002 f890 	bl	8004150 <HAL_GPIO_WritePin>

	/* Configure GPIO pins : PC0 PC1 as inputs (mux outputs) */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002030:	2303      	movs	r3, #3
 8002032:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002034:	2300      	movs	r3, #0
 8002036:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002038:	2302      	movs	r3, #2
 800203a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	4817      	ldr	r0, [pc, #92]	@ (80020a0 <MX_GPIO_Init+0x19c>)
 8002044:	f001 fee8 	bl	8003e18 <HAL_GPIO_Init>


	// BUTTONS
	// Konfiguracja pinw PA0, PA1, PA4, PB0 jako wejcia z wewntrznymi rezystorami pull-up
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4;  // PA0, PA1, PA4
 8002048:	2313      	movs	r3, #19
 800204a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800204c:	2300      	movs	r3, #0
 800204e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;  // Pull-up
 8002050:	2301      	movs	r3, #1
 8002052:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	4619      	mov	r1, r3
 800205a:	4812      	ldr	r0, [pc, #72]	@ (80020a4 <MX_GPIO_Init+0x1a0>)
 800205c:	f001 fedc 	bl	8003e18 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0;  // PB0
 8002060:	2301      	movs	r3, #1
 8002062:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;  // Pull-up
 8002064:	2301      	movs	r3, #1
 8002066:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	480e      	ldr	r0, [pc, #56]	@ (80020a8 <MX_GPIO_Init+0x1a4>)
 8002070:	f001 fed2 	bl	8003e18 <HAL_GPIO_Init>

	//MUX SELECT PINS
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12; // PC10, PC11, PC12
 8002074:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002078:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;  // Tryb wyjcia push-pull
 800207a:	2301      	movs	r3, #1
 800207c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;          // Bez rezystorw pull-up/pull-down
 800207e:	2300      	movs	r3, #0
 8002080:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; // Niska prdko
 8002082:	2300      	movs	r3, #0
 8002084:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002086:	f107 0314 	add.w	r3, r7, #20
 800208a:	4619      	mov	r1, r3
 800208c:	4804      	ldr	r0, [pc, #16]	@ (80020a0 <MX_GPIO_Init+0x19c>)
 800208e:	f001 fec3 	bl	8003e18 <HAL_GPIO_Init>

}
 8002092:	bf00      	nop
 8002094:	3728      	adds	r7, #40	@ 0x28
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020800 	.word	0x40020800
 80020a4:	40020000 	.word	0x40020000
 80020a8:	40020400 	.word	0x40020400

080020ac <led_scheduler_init>:

static uint32_t t_led=0;
static uint16_t pos=0;
static int br=12, dir=+2;

void led_scheduler_init(void){
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
    ws2812_init();
 80020b0:	f001 f882 	bl	80031b8 <ws2812_init>
    ws2812_set_all(0,0,0);
 80020b4:	2200      	movs	r2, #0
 80020b6:	2100      	movs	r1, #0
 80020b8:	2000      	movs	r0, #0
 80020ba:	f001 f8b9 	bl	8003230 <ws2812_set_all>
    ws2812_set_brightness(br);
 80020be:	4b04      	ldr	r3, [pc, #16]	@ (80020d0 <led_scheduler_init+0x24>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	4618      	mov	r0, r3
 80020c6:	f001 f8e9 	bl	800329c <ws2812_set_brightness>
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	2000001c 	.word	0x2000001c

080020d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020da:	f001 f963 	bl	80033a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020de:	f000 f8ff 	bl	80022e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */\
  HAL_Init();
 80020e2:	f001 f95f 	bl	80033a4 <HAL_Init>
  SystemClock_Config();
 80020e6:	f000 f8fb 	bl	80022e0 <SystemClock_Config>
  MX_GPIO_Init();
 80020ea:	f7ff ff0b 	bl	8001f04 <MX_GPIO_Init>
  MX_DMA_Init();
 80020ee:	f7ff fee1 	bl	8001eb4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80020f2:	f000 ff31 	bl	8002f58 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80020f6:	f000 fead 	bl	8002e54 <MX_TIM1_Init>
  MX_SPI2_Init();
 80020fa:	f000 fbf3 	bl	80028e4 <MX_SPI2_Init>
  MX_SPI1_Init();
 80020fe:	f000 fbbb 	bl	8002878 <MX_SPI1_Init>
  ILI9341_Init();
 8002102:	f7fe fc53 	bl	80009ac <ILI9341_Init>
  Menu_Init();
 8002106:	f000 fa17 	bl	8002538 <Menu_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  for (;;)
      {
          MenuResult r = Menu_ShowMain();
 800210a:	f000 fa95 	bl	8002638 <Menu_ShowMain>
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]

          if (r == MENU_RESULT_CHESS_CLOCK) {
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d105      	bne.n	8002124 <main+0x50>
        	  ChessClock_SetInitialTime(5 * 60 * 1000); // 5 minut (opcjonalnie)
 8002118:	4864      	ldr	r0, [pc, #400]	@ (80022ac <main+0x1d8>)
 800211a:	f7ff f9cd 	bl	80014b8 <ChessClock_SetInitialTime>
        	  ChessClock_Run(); // wraca po BACK; przywraca orientacj menu
 800211e:	f7ff f9db 	bl	80014d8 <ChessClock_Run>
 8002122:	e7f2      	b.n	800210a <main+0x36>
          }
          else if (r == MENU_RESULT_OPENINGS) {
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	2b02      	cmp	r3, #2
 8002128:	f040 80b1 	bne.w	800228e <main+0x1ba>
              // TODO: podmenu wyboru otwarc
				ILI9341_Fill_Screen(BLACK);
 800212c:	2000      	movs	r0, #0
 800212e:	f7fe fde9 	bl	8000d04 <ILI9341_Fill_Screen>
				ILI9341_Draw_Text("TODO: Otwarcia", 10, 10, WHITE, 2, BLACK);
 8002132:	2300      	movs	r3, #0
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	2302      	movs	r3, #2
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800213e:	220a      	movs	r2, #10
 8002140:	210a      	movs	r1, #10
 8002142:	485b      	ldr	r0, [pc, #364]	@ (80022b0 <main+0x1dc>)
 8002144:	f7fe fad4 	bl	80006f0 <ILI9341_Draw_Text>
				led_scheduler_init();
 8002148:	f7ff ffb0 	bl	80020ac <led_scheduler_init>
				ledchess_set_origin_top(false);
 800214c:	2000      	movs	r0, #0
 800214e:	f7ff fb21 	bl	8001794 <ledchess_set_origin_top>

				// wyczy plansz na ciemno
				ws2812_set_all(0,0,0);
 8002152:	2200      	movs	r2, #0
 8002154:	2100      	movs	r1, #0
 8002156:	2000      	movs	r0, #0
 8002158:	f001 f86a 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(2000);
 800215c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002160:	f7ff fe8e 	bl	8001e80 <leds_show_and_pause>

				// 1) Ruch pionkiem biaym: e2 -> e4
				ledchess_draw_move(PIECE_PAWN, "e2", "e4", 0,255,0, LEDCHESS_WHITE);
 8002164:	2301      	movs	r3, #1
 8002166:	9302      	str	r3, [sp, #8]
 8002168:	2300      	movs	r3, #0
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	23ff      	movs	r3, #255	@ 0xff
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	2300      	movs	r3, #0
 8002172:	4a50      	ldr	r2, [pc, #320]	@ (80022b4 <main+0x1e0>)
 8002174:	4950      	ldr	r1, [pc, #320]	@ (80022b8 <main+0x1e4>)
 8002176:	2000      	movs	r0, #0
 8002178:	f7ff fe46 	bl	8001e08 <ledchess_draw_move>
				leds_show_and_pause(2000);
 800217c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002180:	f7ff fe7e 	bl	8001e80 <leds_show_and_pause>
				ws2812_set_all(0,0,0);
 8002184:	2200      	movs	r2, #0
 8002186:	2100      	movs	r1, #0
 8002188:	2000      	movs	r0, #0
 800218a:	f001 f851 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(50);
 800218e:	2032      	movs	r0, #50	@ 0x32
 8002190:	f7ff fe76 	bl	8001e80 <leds_show_and_pause>

				// 2) Skoczek: g1 -> f3
				ledchess_draw_move(PIECE_KNIGHT, "g1", "f3", 255,128,0, LEDCHESS_WHITE);
 8002194:	2301      	movs	r3, #1
 8002196:	9302      	str	r3, [sp, #8]
 8002198:	2300      	movs	r3, #0
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	2380      	movs	r3, #128	@ 0x80
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	23ff      	movs	r3, #255	@ 0xff
 80021a2:	4a46      	ldr	r2, [pc, #280]	@ (80022bc <main+0x1e8>)
 80021a4:	4946      	ldr	r1, [pc, #280]	@ (80022c0 <main+0x1ec>)
 80021a6:	2001      	movs	r0, #1
 80021a8:	f7ff fe2e 	bl	8001e08 <ledchess_draw_move>
				leds_show_and_pause(2000);
 80021ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80021b0:	f7ff fe66 	bl	8001e80 <leds_show_and_pause>
				ws2812_set_all(0,0,0);
 80021b4:	2200      	movs	r2, #0
 80021b6:	2100      	movs	r1, #0
 80021b8:	2000      	movs	r0, #0
 80021ba:	f001 f839 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(50);
 80021be:	2032      	movs	r0, #50	@ 0x32
 80021c0:	f7ff fe5e 	bl	8001e80 <leds_show_and_pause>

				// 3) Goniec: c1 -> h6
				ledchess_draw_move(PIECE_BISHOP, "c1", "h6", 0,128,255, LEDCHESS_WHITE);
 80021c4:	2301      	movs	r3, #1
 80021c6:	9302      	str	r3, [sp, #8]
 80021c8:	23ff      	movs	r3, #255	@ 0xff
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	2380      	movs	r3, #128	@ 0x80
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	2300      	movs	r3, #0
 80021d2:	4a3c      	ldr	r2, [pc, #240]	@ (80022c4 <main+0x1f0>)
 80021d4:	493c      	ldr	r1, [pc, #240]	@ (80022c8 <main+0x1f4>)
 80021d6:	2002      	movs	r0, #2
 80021d8:	f7ff fe16 	bl	8001e08 <ledchess_draw_move>
				leds_show_and_pause(2000);
 80021dc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80021e0:	f7ff fe4e 	bl	8001e80 <leds_show_and_pause>
				ws2812_set_all(0,0,0);
 80021e4:	2200      	movs	r2, #0
 80021e6:	2100      	movs	r1, #0
 80021e8:	2000      	movs	r0, #0
 80021ea:	f001 f821 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(50);
 80021ee:	2032      	movs	r0, #50	@ 0x32
 80021f0:	f7ff fe46 	bl	8001e80 <leds_show_and_pause>

				// 4) Wiea: a1 -> a8
				ledchess_draw_move(PIECE_ROOK, "a1", "a8", 255,0,0, LEDCHESS_WHITE);
 80021f4:	2301      	movs	r3, #1
 80021f6:	9302      	str	r3, [sp, #8]
 80021f8:	2300      	movs	r3, #0
 80021fa:	9301      	str	r3, [sp, #4]
 80021fc:	2300      	movs	r3, #0
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	23ff      	movs	r3, #255	@ 0xff
 8002202:	4a32      	ldr	r2, [pc, #200]	@ (80022cc <main+0x1f8>)
 8002204:	4932      	ldr	r1, [pc, #200]	@ (80022d0 <main+0x1fc>)
 8002206:	2003      	movs	r0, #3
 8002208:	f7ff fdfe 	bl	8001e08 <ledchess_draw_move>
				leds_show_and_pause(2000);
 800220c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002210:	f7ff fe36 	bl	8001e80 <leds_show_and_pause>
				ws2812_set_all(0,0,0);
 8002214:	2200      	movs	r2, #0
 8002216:	2100      	movs	r1, #0
 8002218:	2000      	movs	r0, #0
 800221a:	f001 f809 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(50);
 800221e:	2032      	movs	r0, #50	@ 0x32
 8002220:	f7ff fe2e 	bl	8001e80 <leds_show_and_pause>

				// 5) Hetman: d1 -> h5 (po skosie)
				ledchess_draw_move(PIECE_QUEEN, "d1", "h5", 255,0,255, LEDCHESS_WHITE);
 8002224:	2301      	movs	r3, #1
 8002226:	9302      	str	r3, [sp, #8]
 8002228:	23ff      	movs	r3, #255	@ 0xff
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	2300      	movs	r3, #0
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	23ff      	movs	r3, #255	@ 0xff
 8002232:	4a28      	ldr	r2, [pc, #160]	@ (80022d4 <main+0x200>)
 8002234:	4928      	ldr	r1, [pc, #160]	@ (80022d8 <main+0x204>)
 8002236:	2004      	movs	r0, #4
 8002238:	f7ff fde6 	bl	8001e08 <ledchess_draw_move>
				leds_show_and_pause(2000);
 800223c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002240:	f7ff fe1e 	bl	8001e80 <leds_show_and_pause>
				ws2812_set_all(0,0,0);
 8002244:	2200      	movs	r2, #0
 8002246:	2100      	movs	r1, #0
 8002248:	2000      	movs	r0, #0
 800224a:	f000 fff1 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(50);
 800224e:	2032      	movs	r0, #50	@ 0x32
 8002250:	f7ff fe16 	bl	8001e80 <leds_show_and_pause>

				// 6) Krl: e1 -> e2 (tylko pole docelowe)
				ledchess_draw_move(PIECE_KING, "e1", "e2", 255,255,0, LEDCHESS_WHITE);
 8002254:	2301      	movs	r3, #1
 8002256:	9302      	str	r3, [sp, #8]
 8002258:	2300      	movs	r3, #0
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	23ff      	movs	r3, #255	@ 0xff
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	23ff      	movs	r3, #255	@ 0xff
 8002262:	4a15      	ldr	r2, [pc, #84]	@ (80022b8 <main+0x1e4>)
 8002264:	491d      	ldr	r1, [pc, #116]	@ (80022dc <main+0x208>)
 8002266:	2005      	movs	r0, #5
 8002268:	f7ff fdce 	bl	8001e08 <ledchess_draw_move>
				leds_show_and_pause(2000);
 800226c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002270:	f7ff fe06 	bl	8001e80 <leds_show_and_pause>
				ws2812_set_all(0,0,0);
 8002274:	2200      	movs	r2, #0
 8002276:	2100      	movs	r1, #0
 8002278:	2000      	movs	r0, #0
 800227a:	f000 ffd9 	bl	8003230 <ws2812_set_all>
				leds_show_and_pause(50);
 800227e:	2032      	movs	r0, #50	@ 0x32
 8002280:	f7ff fdfe 	bl	8001e80 <leds_show_and_pause>
              HAL_Delay(1000);
 8002284:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002288:	f001 f8fe 	bl	8003488 <HAL_Delay>
 800228c:	e73d      	b.n	800210a <main+0x36>
          }
          else if(r == MENU_RESULT_MUX){
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	2b03      	cmp	r3, #3
 8002292:	f47f af3a 	bne.w	800210a <main+0x36>
        	  cycle_mux_channels();
 8002296:	f000 fab3 	bl	8002800 <cycle_mux_channels>
              ws2812_set_all(0,0,0);
 800229a:	2200      	movs	r2, #0
 800229c:	2100      	movs	r1, #0
 800229e:	2000      	movs	r0, #0
 80022a0:	f000 ffc6 	bl	8003230 <ws2812_set_all>
              leds_show_and_pause(50);
 80022a4:	2032      	movs	r0, #50	@ 0x32
 80022a6:	f7ff fdeb 	bl	8001e80 <leds_show_and_pause>
      {
 80022aa:	e72e      	b.n	800210a <main+0x36>
 80022ac:	000493e0 	.word	0x000493e0
 80022b0:	08006724 	.word	0x08006724
 80022b4:	08006734 	.word	0x08006734
 80022b8:	08006738 	.word	0x08006738
 80022bc:	0800673c 	.word	0x0800673c
 80022c0:	08006740 	.word	0x08006740
 80022c4:	08006744 	.word	0x08006744
 80022c8:	08006748 	.word	0x08006748
 80022cc:	0800674c 	.word	0x0800674c
 80022d0:	08006750 	.word	0x08006750
 80022d4:	08006754 	.word	0x08006754
 80022d8:	08006758 	.word	0x08006758
 80022dc:	0800675c 	.word	0x0800675c

080022e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b094      	sub	sp, #80	@ 0x50
 80022e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e6:	f107 0320 	add.w	r3, r7, #32
 80022ea:	2230      	movs	r2, #48	@ 0x30
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f004 f9e0 	bl	80066b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f4:	f107 030c 	add.w	r3, r7, #12
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002304:	2300      	movs	r3, #0
 8002306:	60bb      	str	r3, [r7, #8]
 8002308:	4b29      	ldr	r3, [pc, #164]	@ (80023b0 <SystemClock_Config+0xd0>)
 800230a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230c:	4a28      	ldr	r2, [pc, #160]	@ (80023b0 <SystemClock_Config+0xd0>)
 800230e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002312:	6413      	str	r3, [r2, #64]	@ 0x40
 8002314:	4b26      	ldr	r3, [pc, #152]	@ (80023b0 <SystemClock_Config+0xd0>)
 8002316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002320:	2300      	movs	r3, #0
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	4b23      	ldr	r3, [pc, #140]	@ (80023b4 <SystemClock_Config+0xd4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800232c:	4a21      	ldr	r2, [pc, #132]	@ (80023b4 <SystemClock_Config+0xd4>)
 800232e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002332:	6013      	str	r3, [r2, #0]
 8002334:	4b1f      	ldr	r3, [pc, #124]	@ (80023b4 <SystemClock_Config+0xd4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002340:	2301      	movs	r3, #1
 8002342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002344:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002348:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800234a:	2302      	movs	r3, #2
 800234c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800234e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002352:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002354:	2304      	movs	r3, #4
 8002356:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002358:	2348      	movs	r3, #72	@ 0x48
 800235a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800235c:	2302      	movs	r3, #2
 800235e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002360:	2307      	movs	r3, #7
 8002362:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002364:	f107 0320 	add.w	r3, r7, #32
 8002368:	4618      	mov	r0, r3
 800236a:	f001 ff0b 	bl	8004184 <HAL_RCC_OscConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002374:	f000 f820 	bl	80023b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002378:	230f      	movs	r3, #15
 800237a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800237c:	2302      	movs	r3, #2
 800237e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002388:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800238a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800238e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002390:	f107 030c 	add.w	r3, r7, #12
 8002394:	2102      	movs	r1, #2
 8002396:	4618      	mov	r0, r3
 8002398:	f002 f96c 	bl	8004674 <HAL_RCC_ClockConfig>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80023a2:	f000 f809 	bl	80023b8 <Error_Handler>
  }
}
 80023a6:	bf00      	nop
 80023a8:	3750      	adds	r7, #80	@ 0x50
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40007000 	.word	0x40007000

080023b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023bc:	b672      	cpsid	i
}
 80023be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <Error_Handler+0x8>

080023c4 <label_for_index>:
	IDX_MUX			= 2,
    IDX_COUNT
} MenuIndex;

static const char* label_for_index(MenuIndex i)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
    switch (i) {
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d00a      	beq.n	80023ea <label_for_index+0x26>
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	dc0a      	bgt.n	80023ee <label_for_index+0x2a>
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d002      	beq.n	80023e2 <label_for_index+0x1e>
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d002      	beq.n	80023e6 <label_for_index+0x22>
 80023e0:	e005      	b.n	80023ee <label_for_index+0x2a>
        case IDX_CHESS_CLOCK: return "Zegar szachowy";
 80023e2:	4b06      	ldr	r3, [pc, #24]	@ (80023fc <label_for_index+0x38>)
 80023e4:	e004      	b.n	80023f0 <label_for_index+0x2c>
        case IDX_OPENINGS:    return "Otwarcia szachowe";
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <label_for_index+0x3c>)
 80023e8:	e002      	b.n	80023f0 <label_for_index+0x2c>
        case IDX_MUX:    	  return "Test wykrywania";
 80023ea:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <label_for_index+0x40>)
 80023ec:	e000      	b.n	80023f0 <label_for_index+0x2c>
        default:              return "";
 80023ee:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <label_for_index+0x44>)
    }
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	08006760 	.word	0x08006760
 8002400:	08006770 	.word	0x08006770
 8002404:	08006784 	.word	0x08006784
 8002408:	08006794 	.word	0x08006794

0800240c <edge>:
static const uint32_t DEBOUNCE_MS = 120;

static uint8_t prev_up = 0, prev_down = 0, prev_sel = 0, prev_back = 0;

static uint8_t edge(uint8_t now, uint8_t *prev)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	6039      	str	r1, [r7, #0]
 8002416:	71fb      	strb	r3, [r7, #7]
    uint8_t rising = (now && !(*prev));
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d005      	beq.n	800242a <edge+0x1e>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <edge+0x1e>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <edge+0x20>
 800242a:	2300      	movs	r3, #0
 800242c:	73fb      	strb	r3, [r7, #15]
    *prev = now;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	79fa      	ldrb	r2, [r7, #7]
 8002432:	701a      	strb	r2, [r3, #0]
    return rising;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <ui_draw_title>:

static void ui_draw_title(const char *text)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b084      	sub	sp, #16
 8002446:	af02      	add	r7, sp, #8
 8002448:	6078      	str	r0, [r7, #4]
    // pasek tytuu
	ILI9341_Draw_Filled_Rectangle_Coord(0, 0, ILI9341_SCREEN_WIDTH-1, 30, TITLE_BG);
 800244a:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	231e      	movs	r3, #30
 8002452:	f240 123f 	movw	r2, #319	@ 0x13f
 8002456:	2100      	movs	r1, #0
 8002458:	2000      	movs	r0, #0
 800245a:	f7fe f851 	bl	8000500 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text(text, PADDING_X, Y_TITLE, TITLE_FG, FONT_SIZE, TITLE_BG);
 800245e:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	2302      	movs	r3, #2
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800246c:	2206      	movs	r2, #6
 800246e:	210c      	movs	r1, #12
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7fe f93d 	bl	80006f0 <ILI9341_Draw_Text>
    ILI9341_Draw_Horizontal_Line(0, 31, ILI9341_SCREEN_WIDTH, BORDER_COL);
 8002476:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800247a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800247e:	211f      	movs	r1, #31
 8002480:	2000      	movs	r0, #0
 8002482:	f7fe fd91 	bl	8000fa8 <ILI9341_Draw_Horizontal_Line>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <ui_draw_item>:

static void ui_draw_item(uint16_t y, const char *label, uint8_t selected)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af02      	add	r7, sp, #8
 8002494:	4603      	mov	r3, r0
 8002496:	6039      	str	r1, [r7, #0]
 8002498:	80fb      	strh	r3, [r7, #6]
 800249a:	4613      	mov	r3, r2
 800249c:	717b      	strb	r3, [r7, #5]
    uint16_t bg = selected ? ITEM_BG_SEL : ITEM_BG;
 800249e:	797b      	ldrb	r3, [r7, #5]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <ui_draw_item+0x1a>
 80024a4:	231f      	movs	r3, #31
 80024a6:	e000      	b.n	80024aa <ui_draw_item+0x1c>
 80024a8:	2300      	movs	r3, #0
 80024aa:	81fb      	strh	r3, [r7, #14]
    uint16_t fg = selected ? ITEM_FG_SEL : ITEM_FG;
 80024ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024b0:	81bb      	strh	r3, [r7, #12]

    // to wiersza
    ILI9341_Draw_Filled_Rectangle_Coord(0, y, ILI9341_SCREEN_WIDTH-1, y + LINE_H - 1, bg);
 80024b2:	88fb      	ldrh	r3, [r7, #6]
 80024b4:	331d      	adds	r3, #29
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	88f9      	ldrh	r1, [r7, #6]
 80024ba:	89fb      	ldrh	r3, [r7, #14]
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	4613      	mov	r3, r2
 80024c0:	f240 123f 	movw	r2, #319	@ 0x13f
 80024c4:	2000      	movs	r0, #0
 80024c6:	f7fe f81b 	bl	8000500 <ILI9341_Draw_Filled_Rectangle_Coord>
    // tekst
    ILI9341_Draw_Text(label, PADDING_X, y + PADDING_Y, fg, FONT_SIZE, bg);
 80024ca:	88fb      	ldrh	r3, [r7, #6]
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	330a      	adds	r3, #10
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	89b9      	ldrh	r1, [r7, #12]
 80024d4:	89fb      	ldrh	r3, [r7, #14]
 80024d6:	9301      	str	r3, [sp, #4]
 80024d8:	2302      	movs	r3, #2
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	460b      	mov	r3, r1
 80024de:	210c      	movs	r1, #12
 80024e0:	6838      	ldr	r0, [r7, #0]
 80024e2:	f7fe f905 	bl	80006f0 <ILI9341_Draw_Text>
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <ui_draw_frame>:

static void ui_draw_frame(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
    ILI9341_Fill_Screen(BLACK);                          // czyszczenie ta
 80024f4:	2000      	movs	r0, #0
 80024f6:	f7fe fc05 	bl	8000d04 <ILI9341_Fill_Screen>
    ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80024fa:	2000      	movs	r0, #0
 80024fc:	f7fe f9f8 	bl	80008f0 <ILI9341_Set_Rotation>
    ui_draw_title("MENU GLOWNE");
 8002500:	4809      	ldr	r0, [pc, #36]	@ (8002528 <ui_draw_frame+0x38>)
 8002502:	f7ff ff9e 	bl	8002442 <ui_draw_title>

    ui_draw_item(Y_LIST + 0*LINE_H, "Zegar szachowy", 1);
 8002506:	2201      	movs	r2, #1
 8002508:	4908      	ldr	r1, [pc, #32]	@ (800252c <ui_draw_frame+0x3c>)
 800250a:	2022      	movs	r0, #34	@ 0x22
 800250c:	f7ff ffbf 	bl	800248e <ui_draw_item>
    ui_draw_item(Y_LIST + 1*LINE_H, "Otwarcia szachowe", 0);
 8002510:	2200      	movs	r2, #0
 8002512:	4907      	ldr	r1, [pc, #28]	@ (8002530 <ui_draw_frame+0x40>)
 8002514:	2040      	movs	r0, #64	@ 0x40
 8002516:	f7ff ffba 	bl	800248e <ui_draw_item>
    ui_draw_item(Y_LIST + 2*LINE_H, "Test wykrywania", 0);
 800251a:	2200      	movs	r2, #0
 800251c:	4905      	ldr	r1, [pc, #20]	@ (8002534 <ui_draw_frame+0x44>)
 800251e:	205e      	movs	r0, #94	@ 0x5e
 8002520:	f7ff ffb5 	bl	800248e <ui_draw_item>
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	08006798 	.word	0x08006798
 800252c:	08006760 	.word	0x08006760
 8002530:	08006770 	.word	0x08006770
 8002534:	08006784 	.word	0x08006784

08002538 <Menu_Init>:

void Menu_Init(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
    // TODO
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <read_buttons_once>:

static uint8_t read_buttons_once(uint8_t *up_ev, uint8_t *down_ev, uint8_t *sel_ev, uint8_t *back_ev)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	603b      	str	r3, [r7, #0]
    uint32_t now = HAL_GetTick();
 8002556:	f000 ff8b 	bl	8003470 <HAL_GetTick>
 800255a:	61f8      	str	r0, [r7, #28]

    uint8_t up   = button1_pressed();
 800255c:	f7fe fd68 	bl	8001030 <button1_pressed>
 8002560:	4603      	mov	r3, r0
 8002562:	76fb      	strb	r3, [r7, #27]
    uint8_t down = button2_pressed();
 8002564:	f7fe fd74 	bl	8001050 <button2_pressed>
 8002568:	4603      	mov	r3, r0
 800256a:	76bb      	strb	r3, [r7, #26]
    uint8_t sel  = button3_pressed();
 800256c:	f7fe fd80 	bl	8001070 <button3_pressed>
 8002570:	4603      	mov	r3, r0
 8002572:	767b      	strb	r3, [r7, #25]
    uint8_t back = button4_pressed();
 8002574:	f7fe fd8c 	bl	8001090 <button4_pressed>
 8002578:	4603      	mov	r3, r0
 800257a:	763b      	strb	r3, [r7, #24]

    uint8_t e_up   = edge(up,   &prev_up);
 800257c:	7efb      	ldrb	r3, [r7, #27]
 800257e:	4929      	ldr	r1, [pc, #164]	@ (8002624 <read_buttons_once+0xdc>)
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ff43 	bl	800240c <edge>
 8002586:	4603      	mov	r3, r0
 8002588:	75fb      	strb	r3, [r7, #23]
    uint8_t e_dn   = edge(down, &prev_down);
 800258a:	7ebb      	ldrb	r3, [r7, #26]
 800258c:	4926      	ldr	r1, [pc, #152]	@ (8002628 <read_buttons_once+0xe0>)
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ff3c 	bl	800240c <edge>
 8002594:	4603      	mov	r3, r0
 8002596:	75bb      	strb	r3, [r7, #22]
    uint8_t e_sel  = edge(sel,  &prev_sel);
 8002598:	7e7b      	ldrb	r3, [r7, #25]
 800259a:	4924      	ldr	r1, [pc, #144]	@ (800262c <read_buttons_once+0xe4>)
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff ff35 	bl	800240c <edge>
 80025a2:	4603      	mov	r3, r0
 80025a4:	757b      	strb	r3, [r7, #21]
    uint8_t e_bak  = edge(back, &prev_back);
 80025a6:	7e3b      	ldrb	r3, [r7, #24]
 80025a8:	4921      	ldr	r1, [pc, #132]	@ (8002630 <read_buttons_once+0xe8>)
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff ff2e 	bl	800240c <edge>
 80025b0:	4603      	mov	r3, r0
 80025b2:	753b      	strb	r3, [r7, #20]

    // prosty debounce na wsplnym liczniku
    if (e_up || e_dn || e_sel || e_bak) {
 80025b4:	7dfb      	ldrb	r3, [r7, #23]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d108      	bne.n	80025cc <read_buttons_once+0x84>
 80025ba:	7dbb      	ldrb	r3, [r7, #22]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d105      	bne.n	80025cc <read_buttons_once+0x84>
 80025c0:	7d7b      	ldrb	r3, [r7, #21]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d102      	bne.n	80025cc <read_buttons_once+0x84>
 80025c6:	7d3b      	ldrb	r3, [r7, #20]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d017      	beq.n	80025fc <read_buttons_once+0xb4>
        if (now - last_change_ms >= DEBOUNCE_MS) {
 80025cc:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <read_buttons_once+0xec>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	69fa      	ldr	r2, [r7, #28]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2278      	movs	r2, #120	@ 0x78
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d310      	bcc.n	80025fc <read_buttons_once+0xb4>
            last_change_ms = now;
 80025da:	4a16      	ldr	r2, [pc, #88]	@ (8002634 <read_buttons_once+0xec>)
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	6013      	str	r3, [r2, #0]
            *up_ev = e_up;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	7dfa      	ldrb	r2, [r7, #23]
 80025e4:	701a      	strb	r2, [r3, #0]
            *down_ev = e_dn;
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	7dba      	ldrb	r2, [r7, #22]
 80025ea:	701a      	strb	r2, [r3, #0]
            *sel_ev = e_sel;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7d7a      	ldrb	r2, [r7, #21]
 80025f0:	701a      	strb	r2, [r3, #0]
            *back_ev = e_bak;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	7d3a      	ldrb	r2, [r7, #20]
 80025f6:	701a      	strb	r2, [r3, #0]
            return 1;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e00f      	b.n	800261c <read_buttons_once+0xd4>
        }
    }
    *up_ev = *down_ev = *sel_ev = *back_ev = 0;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	781a      	ldrb	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	701a      	strb	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	781a      	ldrb	r2, [r3, #0]
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	701a      	strb	r2, [r3, #0]
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	701a      	strb	r2, [r3, #0]
    return 0;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3720      	adds	r7, #32
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20000050 	.word	0x20000050
 8002628:	20000051 	.word	0x20000051
 800262c:	20000052 	.word	0x20000052
 8002630:	20000053 	.word	0x20000053
 8002634:	2000004c 	.word	0x2000004c

08002638 <Menu_ShowMain>:

MenuResult Menu_ShowMain(void)
{
 8002638:	b590      	push	{r4, r7, lr}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
    MenuIndex sel = IDX_CHESS_CLOCK;
 800263e:	2300      	movs	r3, #0
 8002640:	71fb      	strb	r3, [r7, #7]
    ui_draw_frame();
 8002642:	f7ff ff55 	bl	80024f0 <ui_draw_frame>

    while (1)
    {
        uint8_t ev_up, ev_dn, ev_sel, ev_back;
        if (read_buttons_once(&ev_up, &ev_dn, &ev_sel, &ev_back))
 8002646:	1cfb      	adds	r3, r7, #3
 8002648:	1d3a      	adds	r2, r7, #4
 800264a:	1d79      	adds	r1, r7, #5
 800264c:	1db8      	adds	r0, r7, #6
 800264e:	f7ff ff7b 	bl	8002548 <read_buttons_once>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d077      	beq.n	8002748 <Menu_ShowMain+0x110>
        {
            if (ev_up) {
 8002658:	79bb      	ldrb	r3, [r7, #6]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d02b      	beq.n	80026b6 <Menu_ShowMain+0x7e>
                if (sel > 0) {
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d028      	beq.n	80026b6 <Menu_ShowMain+0x7e>
                	// zamiast warunkowych stringw:
                	ui_draw_item(Y_LIST + sel*LINE_H, label_for_index(sel), 0);
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	b29b      	uxth	r3, r3
 8002668:	461a      	mov	r2, r3
 800266a:	0112      	lsls	r2, r2, #4
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	b29b      	uxth	r3, r3
 8002672:	3322      	adds	r3, #34	@ 0x22
 8002674:	b29c      	uxth	r4, r3
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fea3 	bl	80023c4 <label_for_index>
 800267e:	4603      	mov	r3, r0
 8002680:	2200      	movs	r2, #0
 8002682:	4619      	mov	r1, r3
 8002684:	4620      	mov	r0, r4
 8002686:	f7ff ff02 	bl	800248e <ui_draw_item>
                	// po zmianie selekcji:
                	sel--;
 800268a:	79fb      	ldrb	r3, [r7, #7]
 800268c:	3b01      	subs	r3, #1
 800268e:	71fb      	strb	r3, [r7, #7]
                	ui_draw_item(Y_LIST + sel*LINE_H, label_for_index(sel), 1);
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	b29b      	uxth	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	0112      	lsls	r2, r2, #4
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	b29b      	uxth	r3, r3
 800269e:	3322      	adds	r3, #34	@ 0x22
 80026a0:	b29c      	uxth	r4, r3
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff fe8d 	bl	80023c4 <label_for_index>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2201      	movs	r2, #1
 80026ae:	4619      	mov	r1, r3
 80026b0:	4620      	mov	r0, r4
 80026b2:	f7ff feec 	bl	800248e <ui_draw_item>

                }
            }
            if (ev_dn) {
 80026b6:	797b      	ldrb	r3, [r7, #5]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d02b      	beq.n	8002714 <Menu_ShowMain+0xdc>
                if (sel < IDX_COUNT-1) {
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d828      	bhi.n	8002714 <Menu_ShowMain+0xdc>
                	ui_draw_item(Y_LIST + sel*LINE_H, label_for_index(sel), 0);
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3322      	adds	r3, #34	@ 0x22
 80026d2:	b29c      	uxth	r4, r3
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff fe74 	bl	80023c4 <label_for_index>
 80026dc:	4603      	mov	r3, r0
 80026de:	2200      	movs	r2, #0
 80026e0:	4619      	mov	r1, r3
 80026e2:	4620      	mov	r0, r4
 80026e4:	f7ff fed3 	bl	800248e <ui_draw_item>
                	sel++;
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	3301      	adds	r3, #1
 80026ec:	71fb      	strb	r3, [r7, #7]
                	ui_draw_item(Y_LIST + sel*LINE_H, label_for_index(sel), 1);
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	0112      	lsls	r2, r2, #4
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	3322      	adds	r3, #34	@ 0x22
 80026fe:	b29c      	uxth	r4, r3
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fe5e 	bl	80023c4 <label_for_index>
 8002708:	4603      	mov	r3, r0
 800270a:	2201      	movs	r2, #1
 800270c:	4619      	mov	r1, r3
 800270e:	4620      	mov	r0, r4
 8002710:	f7ff febd 	bl	800248e <ui_draw_item>
                }
            }
            if (ev_sel) {
 8002714:	793b      	ldrb	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d011      	beq.n	800273e <Menu_ShowMain+0x106>
            	if (ev_sel) {
 800271a:	793b      	ldrb	r3, [r7, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00e      	beq.n	800273e <Menu_ShowMain+0x106>
            	    if (sel == IDX_CHESS_CLOCK)  return MENU_RESULT_CHESS_CLOCK;
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <Menu_ShowMain+0xf2>
 8002726:	2301      	movs	r3, #1
 8002728:	e012      	b.n	8002750 <Menu_ShowMain+0x118>
            	    if (sel == IDX_OPENINGS)     return MENU_RESULT_OPENINGS;
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <Menu_ShowMain+0xfc>
 8002730:	2302      	movs	r3, #2
 8002732:	e00d      	b.n	8002750 <Menu_ShowMain+0x118>
            	    if (sel == IDX_MUX)     	 return MENU_RESULT_MUX;
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	2b02      	cmp	r3, #2
 8002738:	d101      	bne.n	800273e <Menu_ShowMain+0x106>
 800273a:	2303      	movs	r3, #3
 800273c:	e008      	b.n	8002750 <Menu_ShowMain+0x118>
            	}

            }
            if (ev_back) {
 800273e:	78fb      	ldrb	r3, [r7, #3]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <Menu_ShowMain+0x110>
                return MENU_RESULT_BACK;
 8002744:	2304      	movs	r3, #4
 8002746:	e003      	b.n	8002750 <Menu_ShowMain+0x118>
            }
        }

        HAL_Delay(5);
 8002748:	2005      	movs	r0, #5
 800274a:	f000 fe9d 	bl	8003488 <HAL_Delay>
    {
 800274e:	e77a      	b.n	8002646 <Menu_ShowMain+0xe>
    }
}
 8002750:	4618      	mov	r0, r3
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bd90      	pop	{r4, r7, pc}

08002758 <mux4051_read_pc0>:
#include "buttons.h"
#include "ws2812.h"


static inline uint8_t mux4051_read_pc0(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_SET);
 800275c:	2101      	movs	r1, #1
 800275e:	4805      	ldr	r0, [pc, #20]	@ (8002774 <mux4051_read_pc0+0x1c>)
 8002760:	f001 fcde 	bl	8004120 <HAL_GPIO_ReadPin>
 8002764:	4603      	mov	r3, r0
 8002766:	2b01      	cmp	r3, #1
 8002768:	bf0c      	ite	eq
 800276a:	2301      	moveq	r3, #1
 800276c:	2300      	movne	r3, #0
 800276e:	b2db      	uxtb	r3, r3
}
 8002770:	4618      	mov	r0, r3
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40020800 	.word	0x40020800

08002778 <mux4051_settle>:
static inline void mux4051_settle(void)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
    // 4051 przecza w mikrosekundach; 1050 s zwykle wystarczy.
    // Jeli nie masz timera s, 1 ms te zadziaa:
    // HAL_Delay(1);
    for (volatile int i=0; i<800; ++i) __NOP(); // ~1020 s @ 84 MHz
 800277e:	2300      	movs	r3, #0
 8002780:	607b      	str	r3, [r7, #4]
 8002782:	e003      	b.n	800278c <mux4051_settle+0x14>
 8002784:	bf00      	nop
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3301      	adds	r3, #1
 800278a:	607b      	str	r3, [r7, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8002792:	dbf7      	blt.n	8002784 <mux4051_settle+0xc>
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
	...

080027a4 <mux4051_select>:

}

// Funkcja ustawiajca odpowiedni kombinacj bitw na PC10, PC11, PC12
static inline void mux4051_select(uint8_t ch)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, (ch & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET); // A
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027bc:	480f      	ldr	r0, [pc, #60]	@ (80027fc <mux4051_select+0x58>)
 80027be:	f001 fcc7 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, (ch & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET); // B
 80027c2:	79fb      	ldrb	r3, [r7, #7]
 80027c4:	105b      	asrs	r3, r3, #1
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	461a      	mov	r2, r3
 80027d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027d4:	4809      	ldr	r0, [pc, #36]	@ (80027fc <mux4051_select+0x58>)
 80027d6:	f001 fcbb 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, (ch & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET); // C
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	109b      	asrs	r3, r3, #2
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	461a      	mov	r2, r3
 80027e8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027ec:	4803      	ldr	r0, [pc, #12]	@ (80027fc <mux4051_select+0x58>)
 80027ee:	f001 fcaf 	bl	8004150 <HAL_GPIO_WritePin>
}
 80027f2:	bf00      	nop
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40020800 	.word	0x40020800

08002800 <cycle_mux_channels>:

// Funkcja sterujca, ktra bdzie przechodzi po wszystkich wejciach multipleksera
void cycle_mux_channels(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
	 uint8_t stop = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	71fb      	strb	r3, [r7, #7]

	    while (!stop)
 800280a:	e02d      	b.n	8002868 <cycle_mux_channels+0x68>
	    {
	        // Najpierw wyczy ca tam (ramk)
	        ws2812_set_all(0,0,0);
 800280c:	2200      	movs	r2, #0
 800280e:	2100      	movs	r1, #0
 8002810:	2000      	movs	r0, #0
 8002812:	f000 fd0d 	bl	8003230 <ws2812_set_all>

	        for (uint8_t ch = 0; ch < 8; ++ch)
 8002816:	2300      	movs	r3, #0
 8002818:	71bb      	strb	r3, [r7, #6]
 800281a:	e019      	b.n	8002850 <cycle_mux_channels+0x50>
	        {
	            mux4051_select(ch);
 800281c:	79bb      	ldrb	r3, [r7, #6]
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff ffc0 	bl	80027a4 <mux4051_select>
	            mux4051_settle();
 8002824:	f7ff ffa8 	bl	8002778 <mux4051_settle>

	            uint8_t high = mux4051_read_pc0();  // 1 gdy kontaktron zamknity (stan wysoki)
 8002828:	f7ff ff96 	bl	8002758 <mux4051_read_pc0>
 800282c:	4603      	mov	r3, r0
 800282e:	717b      	strb	r3, [r7, #5]

	            if (high) {
 8002830:	797b      	ldrb	r3, [r7, #5]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d009      	beq.n	800284a <cycle_mux_channels+0x4a>
	                // zapal LED na pozycji odpowiadajcej kanaowi
	                // (tu zielony; zmie wedle uznania)
	                ws2812_set(7-ch, 0, 255, 0);
 8002836:	79bb      	ldrb	r3, [r7, #6]
 8002838:	b29b      	uxth	r3, r3
 800283a:	f1c3 0307 	rsb	r3, r3, #7
 800283e:	b298      	uxth	r0, r3
 8002840:	2300      	movs	r3, #0
 8002842:	22ff      	movs	r2, #255	@ 0xff
 8002844:	2100      	movs	r1, #0
 8002846:	f000 fcbf 	bl	80031c8 <ws2812_set>
	        for (uint8_t ch = 0; ch < 8; ++ch)
 800284a:	79bb      	ldrb	r3, [r7, #6]
 800284c:	3301      	adds	r3, #1
 800284e:	71bb      	strb	r3, [r7, #6]
 8002850:	79bb      	ldrb	r3, [r7, #6]
 8002852:	2b07      	cmp	r3, #7
 8002854:	d9e2      	bls.n	800281c <cycle_mux_channels+0x1c>
	                // ws2812_set(ch, 0, 0, 0);
	            }
	        }

	        // poka ca ramk naraz (mniej migotania)
	        ws2812_show_async();
 8002856:	f000 fd43 	bl	80032e0 <ws2812_show_async>

	        // tempo odwieania (np. 50 ms)
	        HAL_Delay(50);
 800285a:	2032      	movs	r0, #50	@ 0x32
 800285c:	f000 fe14 	bl	8003488 <HAL_Delay>

	        stop = button4_pressed();
 8002860:	f7fe fc16 	bl	8001090 <button4_pressed>
 8002864:	4603      	mov	r3, r0
 8002866:	71fb      	strb	r3, [r7, #7]
	    while (!stop)
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d0ce      	beq.n	800280c <cycle_mux_channels+0xc>
	    }


}
 800286e:	bf00      	nop
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800287c:	4b17      	ldr	r3, [pc, #92]	@ (80028dc <MX_SPI1_Init+0x64>)
 800287e:	4a18      	ldr	r2, [pc, #96]	@ (80028e0 <MX_SPI1_Init+0x68>)
 8002880:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002882:	4b16      	ldr	r3, [pc, #88]	@ (80028dc <MX_SPI1_Init+0x64>)
 8002884:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002888:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800288a:	4b14      	ldr	r3, [pc, #80]	@ (80028dc <MX_SPI1_Init+0x64>)
 800288c:	2200      	movs	r2, #0
 800288e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002890:	4b12      	ldr	r3, [pc, #72]	@ (80028dc <MX_SPI1_Init+0x64>)
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002896:	4b11      	ldr	r3, [pc, #68]	@ (80028dc <MX_SPI1_Init+0x64>)
 8002898:	2200      	movs	r2, #0
 800289a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800289c:	4b0f      	ldr	r3, [pc, #60]	@ (80028dc <MX_SPI1_Init+0x64>)
 800289e:	2200      	movs	r2, #0
 80028a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028a2:	4b0e      	ldr	r3, [pc, #56]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80028aa:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028ac:	2210      	movs	r2, #16
 80028ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028b0:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028b6:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028bc:	4b07      	ldr	r3, [pc, #28]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028be:	2200      	movs	r2, #0
 80028c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028c2:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028c4:	220a      	movs	r2, #10
 80028c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028c8:	4804      	ldr	r0, [pc, #16]	@ (80028dc <MX_SPI1_Init+0x64>)
 80028ca:	f002 f8f3 	bl	8004ab4 <HAL_SPI_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028d4:	f7ff fd70 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028d8:	bf00      	nop
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000054 	.word	0x20000054
 80028e0:	40013000 	.word	0x40013000

080028e4 <MX_SPI2_Init>:

void MX_SPI2_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80028e8:	4b17      	ldr	r3, [pc, #92]	@ (8002948 <MX_SPI2_Init+0x64>)
 80028ea:	4a18      	ldr	r2, [pc, #96]	@ (800294c <MX_SPI2_Init+0x68>)
 80028ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80028ee:	4b16      	ldr	r3, [pc, #88]	@ (8002948 <MX_SPI2_Init+0x64>)
 80028f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80028f6:	4b14      	ldr	r3, [pc, #80]	@ (8002948 <MX_SPI2_Init+0x64>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80028fc:	4b12      	ldr	r3, [pc, #72]	@ (8002948 <MX_SPI2_Init+0x64>)
 80028fe:	2200      	movs	r2, #0
 8002900:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002902:	4b11      	ldr	r3, [pc, #68]	@ (8002948 <MX_SPI2_Init+0x64>)
 8002904:	2200      	movs	r2, #0
 8002906:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002908:	4b0f      	ldr	r3, [pc, #60]	@ (8002948 <MX_SPI2_Init+0x64>)
 800290a:	2200      	movs	r2, #0
 800290c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800290e:	4b0e      	ldr	r3, [pc, #56]	@ (8002948 <MX_SPI2_Init+0x64>)
 8002910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002914:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002916:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <MX_SPI2_Init+0x64>)
 8002918:	2238      	movs	r2, #56	@ 0x38
 800291a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800291c:	4b0a      	ldr	r3, [pc, #40]	@ (8002948 <MX_SPI2_Init+0x64>)
 800291e:	2200      	movs	r2, #0
 8002920:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002922:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <MX_SPI2_Init+0x64>)
 8002924:	2200      	movs	r2, #0
 8002926:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002928:	4b07      	ldr	r3, [pc, #28]	@ (8002948 <MX_SPI2_Init+0x64>)
 800292a:	2200      	movs	r2, #0
 800292c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800292e:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <MX_SPI2_Init+0x64>)
 8002930:	220a      	movs	r2, #10
 8002932:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002934:	4804      	ldr	r0, [pc, #16]	@ (8002948 <MX_SPI2_Init+0x64>)
 8002936:	f002 f8bd 	bl	8004ab4 <HAL_SPI_Init>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002940:	f7ff fd3a 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}
 8002948:	2000010c 	.word	0x2000010c
 800294c:	40003800 	.word	0x40003800

08002950 <HAL_SPI_MspInit>:


void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08c      	sub	sp, #48	@ 0x30
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	f107 031c 	add.w	r3, r7, #28
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
 8002966:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a6e      	ldr	r2, [pc, #440]	@ (8002b28 <HAL_SPI_MspInit+0x1d8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d159      	bne.n	8002a26 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	4b6d      	ldr	r3, [pc, #436]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	4a6c      	ldr	r2, [pc, #432]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 800297c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002980:	6453      	str	r3, [r2, #68]	@ 0x44
 8002982:	4b6a      	ldr	r3, [pc, #424]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002986:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800298a:	61bb      	str	r3, [r7, #24]
 800298c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	4b66      	ldr	r3, [pc, #408]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002996:	4a65      	ldr	r2, [pc, #404]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	6313      	str	r3, [r2, #48]	@ 0x30
 800299e:	4b63      	ldr	r3, [pc, #396]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80029aa:	23e0      	movs	r3, #224	@ 0xe0
 80029ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b6:	2303      	movs	r3, #3
 80029b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029ba:	2305      	movs	r3, #5
 80029bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029be:	f107 031c 	add.w	r3, r7, #28
 80029c2:	4619      	mov	r1, r3
 80029c4:	485a      	ldr	r0, [pc, #360]	@ (8002b30 <HAL_SPI_MspInit+0x1e0>)
 80029c6:	f001 fa27 	bl	8003e18 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80029ca:	4b5a      	ldr	r3, [pc, #360]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029cc:	4a5a      	ldr	r2, [pc, #360]	@ (8002b38 <HAL_SPI_MspInit+0x1e8>)
 80029ce:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80029d0:	4b58      	ldr	r3, [pc, #352]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029d2:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80029d6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029d8:	4b56      	ldr	r3, [pc, #344]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029da:	2240      	movs	r2, #64	@ 0x40
 80029dc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029de:	4b55      	ldr	r3, [pc, #340]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029e4:	4b53      	ldr	r3, [pc, #332]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029ea:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029ec:	4b51      	ldr	r3, [pc, #324]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029f2:	4b50      	ldr	r3, [pc, #320]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80029f8:	4b4e      	ldr	r3, [pc, #312]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029fe:	4b4d      	ldr	r3, [pc, #308]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a04:	4b4b      	ldr	r3, [pc, #300]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002a0a:	484a      	ldr	r0, [pc, #296]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 8002a0c:	f000 fe72 	bl	80036f4 <HAL_DMA_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8002a16:	f7ff fccf 	bl	80023b8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a45      	ldr	r2, [pc, #276]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 8002a1e:	649a      	str	r2, [r3, #72]	@ 0x48
 8002a20:	4a44      	ldr	r2, [pc, #272]	@ (8002b34 <HAL_SPI_MspInit+0x1e4>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

  if(spiHandle->Instance==SPI2)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a44      	ldr	r2, [pc, #272]	@ (8002b3c <HAL_SPI_MspInit+0x1ec>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d177      	bne.n	8002b20 <HAL_SPI_MspInit+0x1d0>
   {
   /* USER CODE BEGIN SPI2_MspInit 0 */

   /* USER CODE END SPI2_MspInit 0 */
     /* SPI2 clock enable */
     __HAL_RCC_SPI2_CLK_ENABLE();
 8002a30:	2300      	movs	r3, #0
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	4b3d      	ldr	r3, [pc, #244]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a38:	4a3c      	ldr	r2, [pc, #240]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a40:	4b3a      	ldr	r3, [pc, #232]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	4b36      	ldr	r3, [pc, #216]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	4a35      	ldr	r2, [pc, #212]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a56:	f043 0304 	orr.w	r3, r3, #4
 8002a5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5c:	4b33      	ldr	r3, [pc, #204]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	4a2e      	ldr	r2, [pc, #184]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a72:	f043 0302 	orr.w	r3, r3, #2
 8002a76:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a78:	4b2c      	ldr	r3, [pc, #176]	@ (8002b2c <HAL_SPI_MspInit+0x1dc>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	68bb      	ldr	r3, [r7, #8]
     /**SPI2 GPIO Configuration
     PC2     ------> SPI2_MISO
     PC3     ------> SPI2_MOSI
     PB10     ------> SPI2_SCK
     */
     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a84:	230c      	movs	r3, #12
 8002a86:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a90:	2303      	movs	r3, #3
 8002a92:	62bb      	str	r3, [r7, #40]	@ 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a94:	2305      	movs	r3, #5
 8002a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a98:	f107 031c 	add.w	r3, r7, #28
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4828      	ldr	r0, [pc, #160]	@ (8002b40 <HAL_SPI_MspInit+0x1f0>)
 8002aa0:	f001 f9ba 	bl	8003e18 <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002aa4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002aa8:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aaa:	2302      	movs	r3, #2
 8002aac:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	627b      	str	r3, [r7, #36]	@ 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ab6:	2305      	movs	r3, #5
 8002ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aba:	f107 031c 	add.w	r3, r7, #28
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4820      	ldr	r0, [pc, #128]	@ (8002b44 <HAL_SPI_MspInit+0x1f4>)
 8002ac2:	f001 f9a9 	bl	8003e18 <HAL_GPIO_Init>

     /* SPI2 DMA Init */
     /* SPI2_TX Init */
     hdma_spi2_tx.Instance = DMA1_Stream4;
 8002ac6:	4b20      	ldr	r3, [pc, #128]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002ac8:	4a20      	ldr	r2, [pc, #128]	@ (8002b4c <HAL_SPI_MspInit+0x1fc>)
 8002aca:	601a      	str	r2, [r3, #0]
     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002acc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	605a      	str	r2, [r3, #4]
     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002ad4:	2240      	movs	r2, #64	@ 0x40
 8002ad6:	609a      	str	r2, [r3, #8]
     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	60da      	str	r2, [r3, #12]
     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ade:	4b1a      	ldr	r3, [pc, #104]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002ae0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ae4:	611a      	str	r2, [r3, #16]
     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ae6:	4b18      	ldr	r3, [pc, #96]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	615a      	str	r2, [r3, #20]
     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aec:	4b16      	ldr	r3, [pc, #88]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	619a      	str	r2, [r3, #24]
     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002af2:	4b15      	ldr	r3, [pc, #84]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	61da      	str	r2, [r3, #28]
     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002af8:	4b13      	ldr	r3, [pc, #76]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	621a      	str	r2, [r3, #32]
     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002afe:	4b12      	ldr	r3, [pc, #72]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	625a      	str	r2, [r3, #36]	@ 0x24
     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002b04:	4810      	ldr	r0, [pc, #64]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002b06:	f000 fdf5 	bl	80036f4 <HAL_DMA_Init>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <HAL_SPI_MspInit+0x1c4>
     {
       Error_Handler();
 8002b10:	f7ff fc52 	bl	80023b8 <Error_Handler>
     }

     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a0c      	ldr	r2, [pc, #48]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002b18:	649a      	str	r2, [r3, #72]	@ 0x48
 8002b1a:	4a0b      	ldr	r2, [pc, #44]	@ (8002b48 <HAL_SPI_MspInit+0x1f8>)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6393      	str	r3, [r2, #56]	@ 0x38
   /* USER CODE BEGIN SPI2_MspInit 1 */

   /* USER CODE END SPI2_MspInit 1 */
   }

}
 8002b20:	bf00      	nop
 8002b22:	3730      	adds	r7, #48	@ 0x30
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40013000 	.word	0x40013000
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	40020000 	.word	0x40020000
 8002b34:	200000ac 	.word	0x200000ac
 8002b38:	40026458 	.word	0x40026458
 8002b3c:	40003800 	.word	0x40003800
 8002b40:	40020800 	.word	0x40020800
 8002b44:	40020400 	.word	0x40020400
 8002b48:	20000164 	.word	0x20000164
 8002b4c:	40026070 	.word	0x40026070

08002b50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]
 8002b5a:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <HAL_MspInit+0x4c>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	4a0f      	ldr	r2, [pc, #60]	@ (8002b9c <HAL_MspInit+0x4c>)
 8002b60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b66:	4b0d      	ldr	r3, [pc, #52]	@ (8002b9c <HAL_MspInit+0x4c>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b6e:	607b      	str	r3, [r7, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	603b      	str	r3, [r7, #0]
 8002b76:	4b09      	ldr	r3, [pc, #36]	@ (8002b9c <HAL_MspInit+0x4c>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	4a08      	ldr	r2, [pc, #32]	@ (8002b9c <HAL_MspInit+0x4c>)
 8002b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_MspInit+0x4c>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	603b      	str	r3, [r7, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800

08002ba0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a2a      	ldr	r2, [pc, #168]	@ (8002c58 <HAL_TIM_PWM_MspInit+0xb8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d14d      	bne.n	8002c4e <HAL_TIM_PWM_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */
//
    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	4b29      	ldr	r3, [pc, #164]	@ (8002c5c <HAL_TIM_PWM_MspInit+0xbc>)
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bba:	4a28      	ldr	r2, [pc, #160]	@ (8002c5c <HAL_TIM_PWM_MspInit+0xbc>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bc2:	4b26      	ldr	r3, [pc, #152]	@ (8002c5c <HAL_TIM_PWM_MspInit+0xbc>)
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8002bce:	4b24      	ldr	r3, [pc, #144]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002bd0:	4a24      	ldr	r2, [pc, #144]	@ (8002c64 <HAL_TIM_PWM_MspInit+0xc4>)
 8002bd2:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002bd4:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002bd6:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002bda:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bdc:	4b20      	ldr	r3, [pc, #128]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002bde:	2240      	movs	r2, #64	@ 0x40
 8002be0:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002be2:	4b1f      	ldr	r3, [pc, #124]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002be8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002bea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bee:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002bf2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bf6:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bf8:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002bfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bfe:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8002c00:	4b17      	ldr	r3, [pc, #92]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002c06:	4b16      	ldr	r3, [pc, #88]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c0c:	4b14      	ldr	r3, [pc, #80]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002c12:	4813      	ldr	r0, [pc, #76]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002c14:	f000 fd6e 	bl	80036f4 <HAL_DMA_Init>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8002c1e:	f7ff fbcb 	bl	80023b8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a0e      	ldr	r2, [pc, #56]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002c26:	625a      	str	r2, [r3, #36]	@ 0x24
 8002c28:	4a0d      	ldr	r2, [pc, #52]	@ (8002c60 <HAL_TIM_PWM_MspInit+0xc0>)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2100      	movs	r1, #0
 8002c32:	201a      	movs	r0, #26
 8002c34:	f000 fd27 	bl	8003686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002c38:	201a      	movs	r0, #26
 8002c3a:	f000 fd40 	bl	80036be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2100      	movs	r1, #0
 8002c42:	201b      	movs	r0, #27
 8002c44:	f000 fd1f 	bl	8003686 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002c48:	201b      	movs	r0, #27
 8002c4a:	f000 fd38 	bl	80036be <HAL_NVIC_EnableIRQ>
//
    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002c4e:	bf00      	nop
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40010000 	.word	0x40010000
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	2000020c 	.word	0x2000020c
 8002c64:	40026428 	.word	0x40026428

08002c68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b088      	sub	sp, #32
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c70:	f107 030c 	add.w	r3, r7, #12
 8002c74:	2200      	movs	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	605a      	str	r2, [r3, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
 8002c7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a12      	ldr	r2, [pc, #72]	@ (8002cd0 <HAL_TIM_MspPostInit+0x68>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d11e      	bne.n	8002cc8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */
//
    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <HAL_TIM_MspPostInit+0x6c>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	4a10      	ldr	r2, [pc, #64]	@ (8002cd4 <HAL_TIM_MspPostInit+0x6c>)
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <HAL_TIM_MspPostInit+0x6c>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	60bb      	str	r3, [r7, #8]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ca6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002caa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cac:	2302      	movs	r3, #2
 8002cae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cbc:	f107 030c 	add.w	r3, r7, #12
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4805      	ldr	r0, [pc, #20]	@ (8002cd8 <HAL_TIM_MspPostInit+0x70>)
 8002cc4:	f001 f8a8 	bl	8003e18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */
//
    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002cc8:	bf00      	nop
 8002cca:	3720      	adds	r7, #32
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40020000 	.word	0x40020000

08002cdc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08a      	sub	sp, #40	@ 0x28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce4:	f107 0314 	add.w	r3, r7, #20
 8002ce8:	2200      	movs	r2, #0
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	609a      	str	r2, [r3, #8]
 8002cf0:	60da      	str	r2, [r3, #12]
 8002cf2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a19      	ldr	r2, [pc, #100]	@ (8002d60 <HAL_UART_MspInit+0x84>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d12b      	bne.n	8002d56 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */
//
    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	613b      	str	r3, [r7, #16]
 8002d02:	4b18      	ldr	r3, [pc, #96]	@ (8002d64 <HAL_UART_MspInit+0x88>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	4a17      	ldr	r2, [pc, #92]	@ (8002d64 <HAL_UART_MspInit+0x88>)
 8002d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d0e:	4b15      	ldr	r3, [pc, #84]	@ (8002d64 <HAL_UART_MspInit+0x88>)
 8002d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d16:	613b      	str	r3, [r7, #16]
 8002d18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <HAL_UART_MspInit+0x88>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d22:	4a10      	ldr	r2, [pc, #64]	@ (8002d64 <HAL_UART_MspInit+0x88>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d64 <HAL_UART_MspInit+0x88>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d36:	230c      	movs	r3, #12
 8002d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d46:	2307      	movs	r3, #7
 8002d48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4a:	f107 0314 	add.w	r3, r7, #20
 8002d4e:	4619      	mov	r1, r3
 8002d50:	4805      	ldr	r0, [pc, #20]	@ (8002d68 <HAL_UART_MspInit+0x8c>)
 8002d52:	f001 f861 	bl	8003e18 <HAL_GPIO_Init>
//
    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002d56:	bf00      	nop
 8002d58:	3728      	adds	r7, #40	@ 0x28
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40004400 	.word	0x40004400
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40020000 	.word	0x40020000

08002d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d70:	bf00      	nop
 8002d72:	e7fd      	b.n	8002d70 <NMI_Handler+0x4>

08002d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d78:	bf00      	nop
 8002d7a:	e7fd      	b.n	8002d78 <HardFault_Handler+0x4>

08002d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d80:	bf00      	nop
 8002d82:	e7fd      	b.n	8002d80 <MemManage_Handler+0x4>

08002d84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d88:	bf00      	nop
 8002d8a:	e7fd      	b.n	8002d88 <BusFault_Handler+0x4>

08002d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d90:	bf00      	nop
 8002d92:	e7fd      	b.n	8002d90 <UsageFault_Handler+0x4>

08002d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dc2:	f000 fb41 	bl	8003448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002dd0:	4802      	ldr	r0, [pc, #8]	@ (8002ddc <DMA1_Stream4_IRQHandler+0x10>)
 8002dd2:	f000 fdb7 	bl	8003944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20000164 	.word	0x20000164

08002de0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002de4:	4802      	ldr	r0, [pc, #8]	@ (8002df0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002de6:	f002 fbd5 	bl	8005594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	200001c4 	.word	0x200001c4

08002df4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002df8:	4802      	ldr	r0, [pc, #8]	@ (8002e04 <TIM1_CC_IRQHandler+0x10>)
 8002dfa:	f002 fbcb 	bl	8005594 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	200001c4 	.word	0x200001c4

08002e08 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002e0c:	4802      	ldr	r0, [pc, #8]	@ (8002e18 <DMA2_Stream1_IRQHandler+0x10>)
 8002e0e:	f000 fd99 	bl	8003944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	2000020c 	.word	0x2000020c

08002e1c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002e20:	4802      	ldr	r0, [pc, #8]	@ (8002e2c <DMA2_Stream3_IRQHandler+0x10>)
 8002e22:	f000 fd8f 	bl	8003944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	200000ac 	.word	0x200000ac

08002e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e34:	4b06      	ldr	r3, [pc, #24]	@ (8002e50 <SystemInit+0x20>)
 8002e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e3a:	4a05      	ldr	r2, [pc, #20]	@ (8002e50 <SystemInit+0x20>)
 8002e3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
DMA_HandleTypeDef hdma_tim1_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b092      	sub	sp, #72	@ 0x48
 8002e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	605a      	str	r2, [r3, #4]
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	60da      	str	r2, [r3, #12]
 8002e72:	611a      	str	r2, [r3, #16]
 8002e74:	615a      	str	r2, [r3, #20]
 8002e76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002e78:	1d3b      	adds	r3, r7, #4
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f003 fc18 	bl	80066b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002e84:	4b32      	ldr	r3, [pc, #200]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002e86:	4a33      	ldr	r2, [pc, #204]	@ (8002f54 <MX_TIM1_Init+0x100>)
 8002e88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002e8a:	4b31      	ldr	r3, [pc, #196]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e90:	4b2f      	ldr	r3, [pc, #188]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 8002e96:	4b2e      	ldr	r3, [pc, #184]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002e98:	2259      	movs	r2, #89	@ 0x59
 8002e9a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ea2:	4b2b      	ldr	r3, [pc, #172]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ea8:	4b29      	ldr	r3, [pc, #164]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002eae:	4828      	ldr	r0, [pc, #160]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002eb0:	f002 f8aa 	bl	8005008 <HAL_TIM_PWM_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8002eba:	f7ff fa7d 	bl	80023b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ec6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4820      	ldr	r0, [pc, #128]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002ece:	f003 f859 	bl	8005f84 <HAL_TIMEx_MasterConfigSynchronization>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8002ed8:	f7ff fa6e 	bl	80023b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002edc:	2360      	movs	r3, #96	@ 0x60
 8002ede:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eec:	2300      	movs	r3, #0
 8002eee:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ef8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002efc:	2200      	movs	r2, #0
 8002efe:	4619      	mov	r1, r3
 8002f00:	4813      	ldr	r0, [pc, #76]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002f02:	f002 fc37 	bl	8005774 <HAL_TIM_PWM_ConfigChannel>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d001      	beq.n	8002f10 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8002f0c:	f7ff fa54 	bl	80023b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f10:	2300      	movs	r3, #0
 8002f12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	4619      	mov	r1, r3
 8002f32:	4807      	ldr	r0, [pc, #28]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002f34:	f003 f894 	bl	8006060 <HAL_TIMEx_ConfigBreakDeadTime>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8002f3e:	f7ff fa3b 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002f42:	4803      	ldr	r0, [pc, #12]	@ (8002f50 <MX_TIM1_Init+0xfc>)
 8002f44:	f7ff fe90 	bl	8002c68 <HAL_TIM_MspPostInit>

}
 8002f48:	bf00      	nop
 8002f4a:	3748      	adds	r7, #72	@ 0x48
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	200001c4 	.word	0x200001c4
 8002f54:	40010000 	.word	0x40010000

08002f58 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f5c:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f5e:	4a12      	ldr	r2, [pc, #72]	@ (8002fa8 <MX_USART2_UART_Init+0x50>)
 8002f60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f62:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f70:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f76:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f7c:	4b09      	ldr	r3, [pc, #36]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f7e:	220c      	movs	r2, #12
 8002f80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f82:	4b08      	ldr	r3, [pc, #32]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f88:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f8e:	4805      	ldr	r0, [pc, #20]	@ (8002fa4 <MX_USART2_UART_Init+0x4c>)
 8002f90:	f003 f8cc 	bl	800612c <HAL_UART_Init>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f9a:	f7ff fa0d 	bl	80023b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	2000026c 	.word	0x2000026c
 8002fa8:	40004400 	.word	0x40004400

08002fac <encode_to_pwm>:
static uint8_t  s_rgb_scaled[WS2812_MAX_LED][3];
static uint16_t s_pwm[(WS2812_MAX_LED*24)+RESET_SLOTS];
static volatile bool s_busy = false;
static uint8_t s_brightness = 100;

static inline void encode_to_pwm(void) {
 8002fac:	b480      	push	{r7}
 8002fae:	b087      	sub	sp, #28
 8002fb0:	af00      	add	r7, sp, #0
    // jasno
    if (s_brightness >= 100) {
 8002fb2:	4b7c      	ldr	r3, [pc, #496]	@ (80031a4 <encode_to_pwm+0x1f8>)
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b63      	cmp	r3, #99	@ 0x63
 8002fb8:	d93a      	bls.n	8003030 <encode_to_pwm+0x84>
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 8002fba:	2300      	movs	r3, #0
 8002fbc:	82fb      	strh	r3, [r7, #22]
 8002fbe:	e033      	b.n	8003028 <encode_to_pwm+0x7c>
            s_rgb_scaled[i][0]=s_rgb[i][0]; s_rgb_scaled[i][1]=s_rgb[i][1]; s_rgb_scaled[i][2]=s_rgb[i][2];
 8002fc0:	8af9      	ldrh	r1, [r7, #22]
 8002fc2:	8afa      	ldrh	r2, [r7, #22]
 8002fc4:	4878      	ldr	r0, [pc, #480]	@ (80031a8 <encode_to_pwm+0x1fc>)
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	440b      	add	r3, r1
 8002fcc:	4403      	add	r3, r0
 8002fce:	7818      	ldrb	r0, [r3, #0]
 8002fd0:	4976      	ldr	r1, [pc, #472]	@ (80031ac <encode_to_pwm+0x200>)
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	4413      	add	r3, r2
 8002fd8:	440b      	add	r3, r1
 8002fda:	4602      	mov	r2, r0
 8002fdc:	701a      	strb	r2, [r3, #0]
 8002fde:	8af9      	ldrh	r1, [r7, #22]
 8002fe0:	8afa      	ldrh	r2, [r7, #22]
 8002fe2:	4871      	ldr	r0, [pc, #452]	@ (80031a8 <encode_to_pwm+0x1fc>)
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	440b      	add	r3, r1
 8002fea:	4403      	add	r3, r0
 8002fec:	3301      	adds	r3, #1
 8002fee:	7818      	ldrb	r0, [r3, #0]
 8002ff0:	496e      	ldr	r1, [pc, #440]	@ (80031ac <encode_to_pwm+0x200>)
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	701a      	strb	r2, [r3, #0]
 8003000:	8af9      	ldrh	r1, [r7, #22]
 8003002:	8afa      	ldrh	r2, [r7, #22]
 8003004:	4868      	ldr	r0, [pc, #416]	@ (80031a8 <encode_to_pwm+0x1fc>)
 8003006:	460b      	mov	r3, r1
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	440b      	add	r3, r1
 800300c:	4403      	add	r3, r0
 800300e:	3302      	adds	r3, #2
 8003010:	7818      	ldrb	r0, [r3, #0]
 8003012:	4966      	ldr	r1, [pc, #408]	@ (80031ac <encode_to_pwm+0x200>)
 8003014:	4613      	mov	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4413      	add	r3, r2
 800301a:	440b      	add	r3, r1
 800301c:	3302      	adds	r3, #2
 800301e:	4602      	mov	r2, r0
 8003020:	701a      	strb	r2, [r3, #0]
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 8003022:	8afb      	ldrh	r3, [r7, #22]
 8003024:	3301      	adds	r3, #1
 8003026:	82fb      	strh	r3, [r7, #22]
 8003028:	8afb      	ldrh	r3, [r7, #22]
 800302a:	2b3f      	cmp	r3, #63	@ 0x3f
 800302c:	d9c8      	bls.n	8002fc0 <encode_to_pwm+0x14>
 800302e:	e05d      	b.n	80030ec <encode_to_pwm+0x140>
        }
    } else {
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 8003030:	2300      	movs	r3, #0
 8003032:	82bb      	strh	r3, [r7, #20]
 8003034:	e057      	b.n	80030e6 <encode_to_pwm+0x13a>
            s_rgb_scaled[i][0]=(uint16_t)s_rgb[i][0]*s_brightness/100;
 8003036:	8aba      	ldrh	r2, [r7, #20]
 8003038:	495b      	ldr	r1, [pc, #364]	@ (80031a8 <encode_to_pwm+0x1fc>)
 800303a:	4613      	mov	r3, r2
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	4413      	add	r3, r2
 8003040:	440b      	add	r3, r1
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	4b57      	ldr	r3, [pc, #348]	@ (80031a4 <encode_to_pwm+0x1f8>)
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	fb02 f303 	mul.w	r3, r2, r3
 800304e:	4a58      	ldr	r2, [pc, #352]	@ (80031b0 <encode_to_pwm+0x204>)
 8003050:	fb82 1203 	smull	r1, r2, r2, r3
 8003054:	1152      	asrs	r2, r2, #5
 8003056:	17db      	asrs	r3, r3, #31
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	8aba      	ldrh	r2, [r7, #20]
 800305c:	b2d8      	uxtb	r0, r3
 800305e:	4953      	ldr	r1, [pc, #332]	@ (80031ac <encode_to_pwm+0x200>)
 8003060:	4613      	mov	r3, r2
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	4413      	add	r3, r2
 8003066:	440b      	add	r3, r1
 8003068:	4602      	mov	r2, r0
 800306a:	701a      	strb	r2, [r3, #0]
            s_rgb_scaled[i][1]=(uint16_t)s_rgb[i][1]*s_brightness/100;
 800306c:	8aba      	ldrh	r2, [r7, #20]
 800306e:	494e      	ldr	r1, [pc, #312]	@ (80031a8 <encode_to_pwm+0x1fc>)
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	440b      	add	r3, r1
 8003078:	3301      	adds	r3, #1
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	461a      	mov	r2, r3
 800307e:	4b49      	ldr	r3, [pc, #292]	@ (80031a4 <encode_to_pwm+0x1f8>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	4a4a      	ldr	r2, [pc, #296]	@ (80031b0 <encode_to_pwm+0x204>)
 8003088:	fb82 1203 	smull	r1, r2, r2, r3
 800308c:	1152      	asrs	r2, r2, #5
 800308e:	17db      	asrs	r3, r3, #31
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	8aba      	ldrh	r2, [r7, #20]
 8003094:	b2d8      	uxtb	r0, r3
 8003096:	4945      	ldr	r1, [pc, #276]	@ (80031ac <encode_to_pwm+0x200>)
 8003098:	4613      	mov	r3, r2
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	4413      	add	r3, r2
 800309e:	440b      	add	r3, r1
 80030a0:	3301      	adds	r3, #1
 80030a2:	4602      	mov	r2, r0
 80030a4:	701a      	strb	r2, [r3, #0]
            s_rgb_scaled[i][2]=(uint16_t)s_rgb[i][2]*s_brightness/100;
 80030a6:	8aba      	ldrh	r2, [r7, #20]
 80030a8:	493f      	ldr	r1, [pc, #252]	@ (80031a8 <encode_to_pwm+0x1fc>)
 80030aa:	4613      	mov	r3, r2
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	4413      	add	r3, r2
 80030b0:	440b      	add	r3, r1
 80030b2:	3302      	adds	r3, #2
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	4b3a      	ldr	r3, [pc, #232]	@ (80031a4 <encode_to_pwm+0x1f8>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	fb02 f303 	mul.w	r3, r2, r3
 80030c0:	4a3b      	ldr	r2, [pc, #236]	@ (80031b0 <encode_to_pwm+0x204>)
 80030c2:	fb82 1203 	smull	r1, r2, r2, r3
 80030c6:	1152      	asrs	r2, r2, #5
 80030c8:	17db      	asrs	r3, r3, #31
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	8aba      	ldrh	r2, [r7, #20]
 80030ce:	b2d8      	uxtb	r0, r3
 80030d0:	4936      	ldr	r1, [pc, #216]	@ (80031ac <encode_to_pwm+0x200>)
 80030d2:	4613      	mov	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	4413      	add	r3, r2
 80030d8:	440b      	add	r3, r1
 80030da:	3302      	adds	r3, #2
 80030dc:	4602      	mov	r2, r0
 80030de:	701a      	strb	r2, [r3, #0]
        for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 80030e0:	8abb      	ldrh	r3, [r7, #20]
 80030e2:	3301      	adds	r3, #1
 80030e4:	82bb      	strh	r3, [r7, #20]
 80030e6:	8abb      	ldrh	r3, [r7, #20]
 80030e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80030ea:	d9a4      	bls.n	8003036 <encode_to_pwm+0x8a>
        }
    }
    uint32_t k=0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	613b      	str	r3, [r7, #16]
    for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 80030f0:	2300      	movs	r3, #0
 80030f2:	81fb      	strh	r3, [r7, #14]
 80030f4:	e03c      	b.n	8003170 <encode_to_pwm+0x1c4>
        uint32_t grb = ((uint32_t)s_rgb_scaled[i][0]<<16) | ((uint32_t)s_rgb_scaled[i][1]<<8) | s_rgb_scaled[i][2];
 80030f6:	89fa      	ldrh	r2, [r7, #14]
 80030f8:	492c      	ldr	r1, [pc, #176]	@ (80031ac <encode_to_pwm+0x200>)
 80030fa:	4613      	mov	r3, r2
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	4413      	add	r3, r2
 8003100:	440b      	add	r3, r1
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	0419      	lsls	r1, r3, #16
 8003106:	89fa      	ldrh	r2, [r7, #14]
 8003108:	4828      	ldr	r0, [pc, #160]	@ (80031ac <encode_to_pwm+0x200>)
 800310a:	4613      	mov	r3, r2
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	4413      	add	r3, r2
 8003110:	4403      	add	r3, r0
 8003112:	3301      	adds	r3, #1
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	4319      	orrs	r1, r3
 800311a:	89fa      	ldrh	r2, [r7, #14]
 800311c:	4823      	ldr	r0, [pc, #140]	@ (80031ac <encode_to_pwm+0x200>)
 800311e:	4613      	mov	r3, r2
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	4413      	add	r3, r2
 8003124:	4403      	add	r3, r0
 8003126:	3302      	adds	r3, #2
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	430b      	orrs	r3, r1
 800312c:	607b      	str	r3, [r7, #4]
        for (int8_t b=23;b>=0;b--) s_pwm[k++] = (grb&(1u<<b))?T1H_TICKS:T0H_TICKS;
 800312e:	2317      	movs	r3, #23
 8003130:	737b      	strb	r3, [r7, #13]
 8003132:	e016      	b.n	8003162 <encode_to_pwm+0x1b6>
 8003134:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003138:	2201      	movs	r2, #1
 800313a:	409a      	lsls	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <encode_to_pwm+0x19c>
 8003144:	213c      	movs	r1, #60	@ 0x3c
 8003146:	e000      	b.n	800314a <encode_to_pwm+0x19e>
 8003148:	211e      	movs	r1, #30
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	613a      	str	r2, [r7, #16]
 8003150:	4a18      	ldr	r2, [pc, #96]	@ (80031b4 <encode_to_pwm+0x208>)
 8003152:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003156:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b2db      	uxtb	r3, r3
 8003160:	737b      	strb	r3, [r7, #13]
 8003162:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003166:	2b00      	cmp	r3, #0
 8003168:	dae4      	bge.n	8003134 <encode_to_pwm+0x188>
    for (uint16_t i=0;i<WS2812_MAX_LED;i++){
 800316a:	89fb      	ldrh	r3, [r7, #14]
 800316c:	3301      	adds	r3, #1
 800316e:	81fb      	strh	r3, [r7, #14]
 8003170:	89fb      	ldrh	r3, [r7, #14]
 8003172:	2b3f      	cmp	r3, #63	@ 0x3f
 8003174:	d9bf      	bls.n	80030f6 <encode_to_pwm+0x14a>
    }
    for (uint16_t i=0;i<RESET_SLOTS;i++) s_pwm[k++]=0;
 8003176:	2300      	movs	r3, #0
 8003178:	817b      	strh	r3, [r7, #10]
 800317a:	e009      	b.n	8003190 <encode_to_pwm+0x1e4>
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1c5a      	adds	r2, r3, #1
 8003180:	613a      	str	r2, [r7, #16]
 8003182:	4a0c      	ldr	r2, [pc, #48]	@ (80031b4 <encode_to_pwm+0x208>)
 8003184:	2100      	movs	r1, #0
 8003186:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800318a:	897b      	ldrh	r3, [r7, #10]
 800318c:	3301      	adds	r3, #1
 800318e:	817b      	strh	r3, [r7, #10]
 8003190:	897b      	ldrh	r3, [r7, #10]
 8003192:	2b31      	cmp	r3, #49	@ 0x31
 8003194:	d9f2      	bls.n	800317c <encode_to_pwm+0x1d0>
}
 8003196:	bf00      	nop
 8003198:	bf00      	nop
 800319a:	371c      	adds	r7, #28
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	20000024 	.word	0x20000024
 80031a8:	200002b4 	.word	0x200002b4
 80031ac:	20000374 	.word	0x20000374
 80031b0:	51eb851f 	.word	0x51eb851f
 80031b4:	20000434 	.word	0x20000434

080031b8 <ws2812_init>:

void ws2812_init(void) {}
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <ws2812_set>:

//ustawienie koloru pojedynczej diody
void ws2812_set(uint16_t idx,uint8_t r,uint8_t g,uint8_t b){
 80031c8:	b490      	push	{r4, r7}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4604      	mov	r4, r0
 80031d0:	4608      	mov	r0, r1
 80031d2:	4611      	mov	r1, r2
 80031d4:	461a      	mov	r2, r3
 80031d6:	4623      	mov	r3, r4
 80031d8:	80fb      	strh	r3, [r7, #6]
 80031da:	4603      	mov	r3, r0
 80031dc:	717b      	strb	r3, [r7, #5]
 80031de:	460b      	mov	r3, r1
 80031e0:	713b      	strb	r3, [r7, #4]
 80031e2:	4613      	mov	r3, r2
 80031e4:	70fb      	strb	r3, [r7, #3]
    if(idx>=WS2812_MAX_LED) return;
 80031e6:	88fb      	ldrh	r3, [r7, #6]
 80031e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80031ea:	d81a      	bhi.n	8003222 <ws2812_set+0x5a>
    s_rgb[idx][0]=g; s_rgb[idx][1]=r; s_rgb[idx][2]=b;
 80031ec:	88fa      	ldrh	r2, [r7, #6]
 80031ee:	490f      	ldr	r1, [pc, #60]	@ (800322c <ws2812_set+0x64>)
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	440b      	add	r3, r1
 80031f8:	793a      	ldrb	r2, [r7, #4]
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	88fa      	ldrh	r2, [r7, #6]
 80031fe:	490b      	ldr	r1, [pc, #44]	@ (800322c <ws2812_set+0x64>)
 8003200:	4613      	mov	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	4413      	add	r3, r2
 8003206:	440b      	add	r3, r1
 8003208:	3301      	adds	r3, #1
 800320a:	797a      	ldrb	r2, [r7, #5]
 800320c:	701a      	strb	r2, [r3, #0]
 800320e:	88fa      	ldrh	r2, [r7, #6]
 8003210:	4906      	ldr	r1, [pc, #24]	@ (800322c <ws2812_set+0x64>)
 8003212:	4613      	mov	r3, r2
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	4413      	add	r3, r2
 8003218:	440b      	add	r3, r1
 800321a:	3302      	adds	r3, #2
 800321c:	78fa      	ldrb	r2, [r7, #3]
 800321e:	701a      	strb	r2, [r3, #0]
 8003220:	e000      	b.n	8003224 <ws2812_set+0x5c>
    if(idx>=WS2812_MAX_LED) return;
 8003222:	bf00      	nop
}
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bc90      	pop	{r4, r7}
 800322a:	4770      	bx	lr
 800322c:	200002b4 	.word	0x200002b4

08003230 <ws2812_set_all>:

//ustawienie tego samego koloru dla wszystkich diod
void ws2812_set_all(uint8_t r,uint8_t g,uint8_t b){
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	71fb      	strb	r3, [r7, #7]
 800323a:	460b      	mov	r3, r1
 800323c:	71bb      	strb	r3, [r7, #6]
 800323e:	4613      	mov	r3, r2
 8003240:	717b      	strb	r3, [r7, #5]
    for(uint16_t i=0;i<WS2812_MAX_LED;i++){ s_rgb[i][0]=g; s_rgb[i][1]=r; s_rgb[i][2]=b; }
 8003242:	2300      	movs	r3, #0
 8003244:	81fb      	strh	r3, [r7, #14]
 8003246:	e01c      	b.n	8003282 <ws2812_set_all+0x52>
 8003248:	89fa      	ldrh	r2, [r7, #14]
 800324a:	4913      	ldr	r1, [pc, #76]	@ (8003298 <ws2812_set_all+0x68>)
 800324c:	4613      	mov	r3, r2
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	4413      	add	r3, r2
 8003252:	440b      	add	r3, r1
 8003254:	79ba      	ldrb	r2, [r7, #6]
 8003256:	701a      	strb	r2, [r3, #0]
 8003258:	89fa      	ldrh	r2, [r7, #14]
 800325a:	490f      	ldr	r1, [pc, #60]	@ (8003298 <ws2812_set_all+0x68>)
 800325c:	4613      	mov	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4413      	add	r3, r2
 8003262:	440b      	add	r3, r1
 8003264:	3301      	adds	r3, #1
 8003266:	79fa      	ldrb	r2, [r7, #7]
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	89fa      	ldrh	r2, [r7, #14]
 800326c:	490a      	ldr	r1, [pc, #40]	@ (8003298 <ws2812_set_all+0x68>)
 800326e:	4613      	mov	r3, r2
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	4413      	add	r3, r2
 8003274:	440b      	add	r3, r1
 8003276:	3302      	adds	r3, #2
 8003278:	797a      	ldrb	r2, [r7, #5]
 800327a:	701a      	strb	r2, [r3, #0]
 800327c:	89fb      	ldrh	r3, [r7, #14]
 800327e:	3301      	adds	r3, #1
 8003280:	81fb      	strh	r3, [r7, #14]
 8003282:	89fb      	ldrh	r3, [r7, #14]
 8003284:	2b3f      	cmp	r3, #63	@ 0x3f
 8003286:	d9df      	bls.n	8003248 <ws2812_set_all+0x18>
}
 8003288:	bf00      	nop
 800328a:	bf00      	nop
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	200002b4 	.word	0x200002b4

0800329c <ws2812_set_brightness>:
void ws2812_set_brightness(uint8_t p){ if(p>100)p=100; s_brightness=p; }
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	4603      	mov	r3, r0
 80032a4:	71fb      	strb	r3, [r7, #7]
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	2b64      	cmp	r3, #100	@ 0x64
 80032aa:	d901      	bls.n	80032b0 <ws2812_set_brightness+0x14>
 80032ac:	2364      	movs	r3, #100	@ 0x64
 80032ae:	71fb      	strb	r3, [r7, #7]
 80032b0:	4a04      	ldr	r2, [pc, #16]	@ (80032c4 <ws2812_set_brightness+0x28>)
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	7013      	strb	r3, [r2, #0]
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	20000024 	.word	0x20000024

080032c8 <ws2812_busy>:
bool ws2812_busy(void){ return s_busy; }
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	4b03      	ldr	r3, [pc, #12]	@ (80032dc <ws2812_busy+0x14>)
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	4618      	mov	r0, r3
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr
 80032dc:	20001098 	.word	0x20001098

080032e0 <ws2812_show_async>:


//asynchroniczne wywietlanie
bool ws2812_show_async(void){
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
    if(s_busy) return false;
 80032e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003310 <ws2812_show_async+0x30>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <ws2812_show_async+0x12>
 80032ee:	2300      	movs	r3, #0
 80032f0:	e00c      	b.n	800330c <ws2812_show_async+0x2c>
    s_busy = true;
 80032f2:	4b07      	ldr	r3, [pc, #28]	@ (8003310 <ws2812_show_async+0x30>)
 80032f4:	2201      	movs	r2, #1
 80032f6:	701a      	strb	r2, [r3, #0]
    encode_to_pwm();
 80032f8:	f7ff fe58 	bl	8002fac <encode_to_pwm>
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)s_pwm, (WS2812_MAX_LED*24)+RESET_SLOTS);
 80032fc:	f240 6332 	movw	r3, #1586	@ 0x632
 8003300:	4a04      	ldr	r2, [pc, #16]	@ (8003314 <ws2812_show_async+0x34>)
 8003302:	2100      	movs	r1, #0
 8003304:	4804      	ldr	r0, [pc, #16]	@ (8003318 <ws2812_show_async+0x38>)
 8003306:	f001 fecf 	bl	80050a8 <HAL_TIM_PWM_Start_DMA>
    return true;
 800330a:	2301      	movs	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20001098 	.word	0x20001098
 8003314:	20000434 	.word	0x20000434
 8003318:	200001c4 	.word	0x200001c4

0800331c <HAL_TIM_PWM_PulseFinishedCallback>:

//callback HAL po zakoczeniu bufora DMA
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
    if(htim->Instance==TIM1){
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a06      	ldr	r2, [pc, #24]	@ (8003344 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d106      	bne.n	800333c <HAL_TIM_PWM_PulseFinishedCallback+0x20>
        HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800332e:	2100      	movs	r1, #0
 8003330:	4805      	ldr	r0, [pc, #20]	@ (8003348 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8003332:	f002 f869 	bl	8005408 <HAL_TIM_PWM_Stop_DMA>
        s_busy=false;
 8003336:	4b05      	ldr	r3, [pc, #20]	@ (800334c <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 8003338:	2200      	movs	r2, #0
 800333a:	701a      	strb	r2, [r3, #0]
    }
}
 800333c:	bf00      	nop
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40010000 	.word	0x40010000
 8003348:	200001c4 	.word	0x200001c4
 800334c:	20001098 	.word	0x20001098

08003350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003388 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003354:	f7ff fd6c 	bl	8002e30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003358:	480c      	ldr	r0, [pc, #48]	@ (800338c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800335a:	490d      	ldr	r1, [pc, #52]	@ (8003390 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800335c:	4a0d      	ldr	r2, [pc, #52]	@ (8003394 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800335e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003360:	e002      	b.n	8003368 <LoopCopyDataInit>

08003362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003366:	3304      	adds	r3, #4

08003368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800336a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800336c:	d3f9      	bcc.n	8003362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800336e:	4a0a      	ldr	r2, [pc, #40]	@ (8003398 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003370:	4c0a      	ldr	r4, [pc, #40]	@ (800339c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003374:	e001      	b.n	800337a <LoopFillZerobss>

08003376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003378:	3204      	adds	r2, #4

0800337a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800337a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800337c:	d3fb      	bcc.n	8003376 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800337e:	f003 f9a1 	bl	80066c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003382:	f7fe fea7 	bl	80020d4 <main>
  bx  lr    
 8003386:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003388:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800338c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003390:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8003394:	08006a14 	.word	0x08006a14
  ldr r2, =_sbss
 8003398:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800339c:	200010a0 	.word	0x200010a0

080033a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033a0:	e7fe      	b.n	80033a0 <ADC_IRQHandler>
	...

080033a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033a8:	4b0e      	ldr	r3, [pc, #56]	@ (80033e4 <HAL_Init+0x40>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a0d      	ldr	r2, [pc, #52]	@ (80033e4 <HAL_Init+0x40>)
 80033ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033b4:	4b0b      	ldr	r3, [pc, #44]	@ (80033e4 <HAL_Init+0x40>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a0a      	ldr	r2, [pc, #40]	@ (80033e4 <HAL_Init+0x40>)
 80033ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033c0:	4b08      	ldr	r3, [pc, #32]	@ (80033e4 <HAL_Init+0x40>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a07      	ldr	r2, [pc, #28]	@ (80033e4 <HAL_Init+0x40>)
 80033c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033cc:	2003      	movs	r0, #3
 80033ce:	f000 f94f 	bl	8003670 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033d2:	2000      	movs	r0, #0
 80033d4:	f000 f808 	bl	80033e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033d8:	f7ff fbba 	bl	8002b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40023c00 	.word	0x40023c00

080033e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033f0:	4b12      	ldr	r3, [pc, #72]	@ (800343c <HAL_InitTick+0x54>)
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	4b12      	ldr	r3, [pc, #72]	@ (8003440 <HAL_InitTick+0x58>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	4619      	mov	r1, r3
 80033fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003402:	fbb2 f3f3 	udiv	r3, r2, r3
 8003406:	4618      	mov	r0, r3
 8003408:	f000 f967 	bl	80036da <HAL_SYSTICK_Config>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e00e      	b.n	8003434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b0f      	cmp	r3, #15
 800341a:	d80a      	bhi.n	8003432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800341c:	2200      	movs	r2, #0
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	f04f 30ff 	mov.w	r0, #4294967295
 8003424:	f000 f92f 	bl	8003686 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003428:	4a06      	ldr	r2, [pc, #24]	@ (8003444 <HAL_InitTick+0x5c>)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800342e:	2300      	movs	r3, #0
 8003430:	e000      	b.n	8003434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
}
 8003434:	4618      	mov	r0, r3
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20000020 	.word	0x20000020
 8003440:	2000002c 	.word	0x2000002c
 8003444:	20000028 	.word	0x20000028

08003448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800344c:	4b06      	ldr	r3, [pc, #24]	@ (8003468 <HAL_IncTick+0x20>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	461a      	mov	r2, r3
 8003452:	4b06      	ldr	r3, [pc, #24]	@ (800346c <HAL_IncTick+0x24>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4413      	add	r3, r2
 8003458:	4a04      	ldr	r2, [pc, #16]	@ (800346c <HAL_IncTick+0x24>)
 800345a:	6013      	str	r3, [r2, #0]
}
 800345c:	bf00      	nop
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	2000002c 	.word	0x2000002c
 800346c:	2000109c 	.word	0x2000109c

08003470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  return uwTick;
 8003474:	4b03      	ldr	r3, [pc, #12]	@ (8003484 <HAL_GetTick+0x14>)
 8003476:	681b      	ldr	r3, [r3, #0]
}
 8003478:	4618      	mov	r0, r3
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	2000109c 	.word	0x2000109c

08003488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003490:	f7ff ffee 	bl	8003470 <HAL_GetTick>
 8003494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a0:	d005      	beq.n	80034ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034a2:	4b0a      	ldr	r3, [pc, #40]	@ (80034cc <HAL_Delay+0x44>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	461a      	mov	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4413      	add	r3, r2
 80034ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034ae:	bf00      	nop
 80034b0:	f7ff ffde 	bl	8003470 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d8f7      	bhi.n	80034b0 <HAL_Delay+0x28>
  {
  }
}
 80034c0:	bf00      	nop
 80034c2:	bf00      	nop
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	2000002c 	.word	0x2000002c

080034d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003514 <__NVIC_SetPriorityGrouping+0x44>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034e6:	68ba      	ldr	r2, [r7, #8]
 80034e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034ec:	4013      	ands	r3, r2
 80034ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003502:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <__NVIC_SetPriorityGrouping+0x44>)
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	60d3      	str	r3, [r2, #12]
}
 8003508:	bf00      	nop
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	e000ed00 	.word	0xe000ed00

08003518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800351c:	4b04      	ldr	r3, [pc, #16]	@ (8003530 <__NVIC_GetPriorityGrouping+0x18>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	0a1b      	lsrs	r3, r3, #8
 8003522:	f003 0307 	and.w	r3, r3, #7
}
 8003526:	4618      	mov	r0, r3
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr
 8003530:	e000ed00 	.word	0xe000ed00

08003534 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	2b00      	cmp	r3, #0
 8003544:	db0b      	blt.n	800355e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003546:	79fb      	ldrb	r3, [r7, #7]
 8003548:	f003 021f 	and.w	r2, r3, #31
 800354c:	4907      	ldr	r1, [pc, #28]	@ (800356c <__NVIC_EnableIRQ+0x38>)
 800354e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003552:	095b      	lsrs	r3, r3, #5
 8003554:	2001      	movs	r0, #1
 8003556:	fa00 f202 	lsl.w	r2, r0, r2
 800355a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	e000e100 	.word	0xe000e100

08003570 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	6039      	str	r1, [r7, #0]
 800357a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800357c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003580:	2b00      	cmp	r3, #0
 8003582:	db0a      	blt.n	800359a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	b2da      	uxtb	r2, r3
 8003588:	490c      	ldr	r1, [pc, #48]	@ (80035bc <__NVIC_SetPriority+0x4c>)
 800358a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358e:	0112      	lsls	r2, r2, #4
 8003590:	b2d2      	uxtb	r2, r2
 8003592:	440b      	add	r3, r1
 8003594:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003598:	e00a      	b.n	80035b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	b2da      	uxtb	r2, r3
 800359e:	4908      	ldr	r1, [pc, #32]	@ (80035c0 <__NVIC_SetPriority+0x50>)
 80035a0:	79fb      	ldrb	r3, [r7, #7]
 80035a2:	f003 030f 	and.w	r3, r3, #15
 80035a6:	3b04      	subs	r3, #4
 80035a8:	0112      	lsls	r2, r2, #4
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	440b      	add	r3, r1
 80035ae:	761a      	strb	r2, [r3, #24]
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	e000e100 	.word	0xe000e100
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b089      	sub	sp, #36	@ 0x24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	f1c3 0307 	rsb	r3, r3, #7
 80035de:	2b04      	cmp	r3, #4
 80035e0:	bf28      	it	cs
 80035e2:	2304      	movcs	r3, #4
 80035e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	3304      	adds	r3, #4
 80035ea:	2b06      	cmp	r3, #6
 80035ec:	d902      	bls.n	80035f4 <NVIC_EncodePriority+0x30>
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	3b03      	subs	r3, #3
 80035f2:	e000      	b.n	80035f6 <NVIC_EncodePriority+0x32>
 80035f4:	2300      	movs	r3, #0
 80035f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035f8:	f04f 32ff 	mov.w	r2, #4294967295
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43da      	mvns	r2, r3
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	401a      	ands	r2, r3
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800360c:	f04f 31ff 	mov.w	r1, #4294967295
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	fa01 f303 	lsl.w	r3, r1, r3
 8003616:	43d9      	mvns	r1, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800361c:	4313      	orrs	r3, r2
         );
}
 800361e:	4618      	mov	r0, r3
 8003620:	3724      	adds	r7, #36	@ 0x24
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
	...

0800362c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3b01      	subs	r3, #1
 8003638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800363c:	d301      	bcc.n	8003642 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800363e:	2301      	movs	r3, #1
 8003640:	e00f      	b.n	8003662 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003642:	4a0a      	ldr	r2, [pc, #40]	@ (800366c <SysTick_Config+0x40>)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800364a:	210f      	movs	r1, #15
 800364c:	f04f 30ff 	mov.w	r0, #4294967295
 8003650:	f7ff ff8e 	bl	8003570 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003654:	4b05      	ldr	r3, [pc, #20]	@ (800366c <SysTick_Config+0x40>)
 8003656:	2200      	movs	r2, #0
 8003658:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800365a:	4b04      	ldr	r3, [pc, #16]	@ (800366c <SysTick_Config+0x40>)
 800365c:	2207      	movs	r2, #7
 800365e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	e000e010 	.word	0xe000e010

08003670 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7ff ff29 	bl	80034d0 <__NVIC_SetPriorityGrouping>
}
 800367e:	bf00      	nop
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003686:	b580      	push	{r7, lr}
 8003688:	b086      	sub	sp, #24
 800368a:	af00      	add	r7, sp, #0
 800368c:	4603      	mov	r3, r0
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	607a      	str	r2, [r7, #4]
 8003692:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003698:	f7ff ff3e 	bl	8003518 <__NVIC_GetPriorityGrouping>
 800369c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68b9      	ldr	r1, [r7, #8]
 80036a2:	6978      	ldr	r0, [r7, #20]
 80036a4:	f7ff ff8e 	bl	80035c4 <NVIC_EncodePriority>
 80036a8:	4602      	mov	r2, r0
 80036aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036ae:	4611      	mov	r1, r2
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff ff5d 	bl	8003570 <__NVIC_SetPriority>
}
 80036b6:	bf00      	nop
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	4603      	mov	r3, r0
 80036c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff ff31 	bl	8003534 <__NVIC_EnableIRQ>
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b082      	sub	sp, #8
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7ff ffa2 	bl	800362c <SysTick_Config>
 80036e8:	4603      	mov	r3, r0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
	...

080036f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003700:	f7ff feb6 	bl	8003470 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e099      	b.n	8003844 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2202      	movs	r2, #2
 8003714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0201 	bic.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003730:	e00f      	b.n	8003752 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003732:	f7ff fe9d 	bl	8003470 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b05      	cmp	r3, #5
 800373e:	d908      	bls.n	8003752 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2220      	movs	r2, #32
 8003744:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2203      	movs	r2, #3
 800374a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e078      	b.n	8003844 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1e8      	bne.n	8003732 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	4b38      	ldr	r3, [pc, #224]	@ (800384c <HAL_DMA_Init+0x158>)
 800376c:	4013      	ands	r3, r2
 800376e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800377e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800378a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003796:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d107      	bne.n	80037bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b4:	4313      	orrs	r3, r2
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f023 0307 	bic.w	r3, r3, #7
 80037d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	4313      	orrs	r3, r2
 80037dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d117      	bne.n	8003816 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00e      	beq.n	8003816 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 fa91 	bl	8003d20 <DMA_CheckFifoParam>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d008      	beq.n	8003816 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2240      	movs	r2, #64	@ 0x40
 8003808:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003812:	2301      	movs	r3, #1
 8003814:	e016      	b.n	8003844 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 fa48 	bl	8003cb4 <DMA_CalcBaseAndBitshift>
 8003824:	4603      	mov	r3, r0
 8003826:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800382c:	223f      	movs	r2, #63	@ 0x3f
 800382e:	409a      	lsls	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	f010803f 	.word	0xf010803f

08003850 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800385e:	2300      	movs	r3, #0
 8003860:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003866:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_DMA_Start_IT+0x26>
 8003872:	2302      	movs	r3, #2
 8003874:	e040      	b.n	80038f8 <HAL_DMA_Start_IT+0xa8>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d12f      	bne.n	80038ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	68b9      	ldr	r1, [r7, #8]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 f9da 	bl	8003c58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a8:	223f      	movs	r2, #63	@ 0x3f
 80038aa:	409a      	lsls	r2, r3
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0216 	orr.w	r2, r2, #22
 80038be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d007      	beq.n	80038d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0208 	orr.w	r2, r2, #8
 80038d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 0201 	orr.w	r2, r2, #1
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	e005      	b.n	80038f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80038f2:	2302      	movs	r3, #2
 80038f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3718      	adds	r7, #24
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d004      	beq.n	800391e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2280      	movs	r2, #128	@ 0x80
 8003918:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e00c      	b.n	8003938 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2205      	movs	r2, #5
 8003922:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0201 	bic.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003950:	4b8e      	ldr	r3, [pc, #568]	@ (8003b8c <HAL_DMA_IRQHandler+0x248>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a8e      	ldr	r2, [pc, #568]	@ (8003b90 <HAL_DMA_IRQHandler+0x24c>)
 8003956:	fba2 2303 	umull	r2, r3, r2, r3
 800395a:	0a9b      	lsrs	r3, r3, #10
 800395c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003962:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396e:	2208      	movs	r2, #8
 8003970:	409a      	lsls	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4013      	ands	r3, r2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d01a      	beq.n	80039b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	d013      	beq.n	80039b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0204 	bic.w	r2, r2, #4
 8003996:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399c:	2208      	movs	r2, #8
 800399e:	409a      	lsls	r2, r3
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a8:	f043 0201 	orr.w	r2, r3, #1
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b4:	2201      	movs	r2, #1
 80039b6:	409a      	lsls	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d012      	beq.n	80039e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d2:	2201      	movs	r2, #1
 80039d4:	409a      	lsls	r2, r3
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039de:	f043 0202 	orr.w	r2, r3, #2
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ea:	2204      	movs	r2, #4
 80039ec:	409a      	lsls	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d012      	beq.n	8003a1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00b      	beq.n	8003a1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a08:	2204      	movs	r2, #4
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a14:	f043 0204 	orr.w	r2, r3, #4
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a20:	2210      	movs	r2, #16
 8003a22:	409a      	lsls	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d043      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0308 	and.w	r3, r3, #8
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d03c      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3e:	2210      	movs	r2, #16
 8003a40:	409a      	lsls	r2, r3
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d018      	beq.n	8003a86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d108      	bne.n	8003a74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d024      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	4798      	blx	r3
 8003a72:	e01f      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d01b      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	4798      	blx	r3
 8003a84:	e016      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d107      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0208 	bic.w	r2, r2, #8
 8003aa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab8:	2220      	movs	r2, #32
 8003aba:	409a      	lsls	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 808f 	beq.w	8003be4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0310 	and.w	r3, r3, #16
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 8087 	beq.w	8003be4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ada:	2220      	movs	r2, #32
 8003adc:	409a      	lsls	r2, r3
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b05      	cmp	r3, #5
 8003aec:	d136      	bne.n	8003b5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0216 	bic.w	r2, r2, #22
 8003afc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d103      	bne.n	8003b1e <HAL_DMA_IRQHandler+0x1da>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d007      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0208 	bic.w	r2, r2, #8
 8003b2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b32:	223f      	movs	r2, #63	@ 0x3f
 8003b34:	409a      	lsls	r2, r3
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d07e      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	4798      	blx	r3
        }
        return;
 8003b5a:	e079      	b.n	8003c50 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d01d      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10d      	bne.n	8003b94 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d031      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	4798      	blx	r3
 8003b88:	e02c      	b.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
 8003b8a:	bf00      	nop
 8003b8c:	20000020 	.word	0x20000020
 8003b90:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d023      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	4798      	blx	r3
 8003ba4:	e01e      	b.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10f      	bne.n	8003bd4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0210 	bic.w	r2, r2, #16
 8003bc2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d032      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d022      	beq.n	8003c3e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2205      	movs	r2, #5
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0201 	bic.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	3301      	adds	r3, #1
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d307      	bcc.n	8003c2c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f2      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x2cc>
 8003c2a:	e000      	b.n	8003c2e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c2c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d005      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	4798      	blx	r3
 8003c4e:	e000      	b.n	8003c52 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c50:	bf00      	nop
    }
  }
}
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003c74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	2b40      	cmp	r3, #64	@ 0x40
 8003c84:	d108      	bne.n	8003c98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c96:	e007      	b.n	8003ca8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	60da      	str	r2, [r3, #12]
}
 8003ca8:	bf00      	nop
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	3b10      	subs	r3, #16
 8003cc4:	4a14      	ldr	r2, [pc, #80]	@ (8003d18 <DMA_CalcBaseAndBitshift+0x64>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cce:	4a13      	ldr	r2, [pc, #76]	@ (8003d1c <DMA_CalcBaseAndBitshift+0x68>)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d909      	bls.n	8003cf6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	1d1a      	adds	r2, r3, #4
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	659a      	str	r2, [r3, #88]	@ 0x58
 8003cf4:	e007      	b.n	8003d06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cfe:	f023 0303 	bic.w	r3, r3, #3
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	aaaaaaab 	.word	0xaaaaaaab
 8003d1c:	080069fc 	.word	0x080069fc

08003d20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d11f      	bne.n	8003d7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d856      	bhi.n	8003dee <DMA_CheckFifoParam+0xce>
 8003d40:	a201      	add	r2, pc, #4	@ (adr r2, 8003d48 <DMA_CheckFifoParam+0x28>)
 8003d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d46:	bf00      	nop
 8003d48:	08003d59 	.word	0x08003d59
 8003d4c:	08003d6b 	.word	0x08003d6b
 8003d50:	08003d59 	.word	0x08003d59
 8003d54:	08003def 	.word	0x08003def
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d046      	beq.n	8003df2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d68:	e043      	b.n	8003df2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d72:	d140      	bne.n	8003df6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d78:	e03d      	b.n	8003df6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d82:	d121      	bne.n	8003dc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2b03      	cmp	r3, #3
 8003d88:	d837      	bhi.n	8003dfa <DMA_CheckFifoParam+0xda>
 8003d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d90 <DMA_CheckFifoParam+0x70>)
 8003d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d90:	08003da1 	.word	0x08003da1
 8003d94:	08003da7 	.word	0x08003da7
 8003d98:	08003da1 	.word	0x08003da1
 8003d9c:	08003db9 	.word	0x08003db9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	73fb      	strb	r3, [r7, #15]
      break;
 8003da4:	e030      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d025      	beq.n	8003dfe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db6:	e022      	b.n	8003dfe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003dc0:	d11f      	bne.n	8003e02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dc6:	e01c      	b.n	8003e02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d903      	bls.n	8003dd6 <DMA_CheckFifoParam+0xb6>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d003      	beq.n	8003ddc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003dd4:	e018      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dda:	e015      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
      break;
 8003dec:	e00b      	b.n	8003e06 <DMA_CheckFifoParam+0xe6>
      break;
 8003dee:	bf00      	nop
 8003df0:	e00a      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003df2:	bf00      	nop
 8003df4:	e008      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003df6:	bf00      	nop
 8003df8:	e006      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfa:	bf00      	nop
 8003dfc:	e004      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfe:	bf00      	nop
 8003e00:	e002      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e02:	bf00      	nop
 8003e04:	e000      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003e06:	bf00      	nop
    }
  } 
  
  return status; 
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop

08003e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	@ 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61fb      	str	r3, [r7, #28]
 8003e32:	e159      	b.n	80040e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e34:	2201      	movs	r2, #1
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4013      	ands	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	f040 8148 	bne.w	80040e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d005      	beq.n	8003e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d130      	bne.n	8003ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	2203      	movs	r2, #3
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	f003 0201 	and.w	r2, r3, #1
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 0303 	and.w	r3, r3, #3
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d017      	beq.n	8003f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	4013      	ands	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d123      	bne.n	8003f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	08da      	lsrs	r2, r3, #3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3208      	adds	r2, #8
 8003f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	220f      	movs	r2, #15
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4013      	ands	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	691a      	ldr	r2, [r3, #16]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	08da      	lsrs	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	3208      	adds	r2, #8
 8003f56:	69b9      	ldr	r1, [r7, #24]
 8003f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	2203      	movs	r2, #3
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4013      	ands	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0203 	and.w	r2, r3, #3
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80a2 	beq.w	80040e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	4b57      	ldr	r3, [pc, #348]	@ (8004100 <HAL_GPIO_Init+0x2e8>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa6:	4a56      	ldr	r2, [pc, #344]	@ (8004100 <HAL_GPIO_Init+0x2e8>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fae:	4b54      	ldr	r3, [pc, #336]	@ (8004100 <HAL_GPIO_Init+0x2e8>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fba:	4a52      	ldr	r2, [pc, #328]	@ (8004104 <HAL_GPIO_Init+0x2ec>)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	089b      	lsrs	r3, r3, #2
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	220f      	movs	r2, #15
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a49      	ldr	r2, [pc, #292]	@ (8004108 <HAL_GPIO_Init+0x2f0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d019      	beq.n	800401a <HAL_GPIO_Init+0x202>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a48      	ldr	r2, [pc, #288]	@ (800410c <HAL_GPIO_Init+0x2f4>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d013      	beq.n	8004016 <HAL_GPIO_Init+0x1fe>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a47      	ldr	r2, [pc, #284]	@ (8004110 <HAL_GPIO_Init+0x2f8>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d00d      	beq.n	8004012 <HAL_GPIO_Init+0x1fa>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a46      	ldr	r2, [pc, #280]	@ (8004114 <HAL_GPIO_Init+0x2fc>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d007      	beq.n	800400e <HAL_GPIO_Init+0x1f6>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a45      	ldr	r2, [pc, #276]	@ (8004118 <HAL_GPIO_Init+0x300>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d101      	bne.n	800400a <HAL_GPIO_Init+0x1f2>
 8004006:	2304      	movs	r3, #4
 8004008:	e008      	b.n	800401c <HAL_GPIO_Init+0x204>
 800400a:	2307      	movs	r3, #7
 800400c:	e006      	b.n	800401c <HAL_GPIO_Init+0x204>
 800400e:	2303      	movs	r3, #3
 8004010:	e004      	b.n	800401c <HAL_GPIO_Init+0x204>
 8004012:	2302      	movs	r3, #2
 8004014:	e002      	b.n	800401c <HAL_GPIO_Init+0x204>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <HAL_GPIO_Init+0x204>
 800401a:	2300      	movs	r3, #0
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	f002 0203 	and.w	r2, r2, #3
 8004022:	0092      	lsls	r2, r2, #2
 8004024:	4093      	lsls	r3, r2
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4313      	orrs	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800402c:	4935      	ldr	r1, [pc, #212]	@ (8004104 <HAL_GPIO_Init+0x2ec>)
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	089b      	lsrs	r3, r3, #2
 8004032:	3302      	adds	r3, #2
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800403a:	4b38      	ldr	r3, [pc, #224]	@ (800411c <HAL_GPIO_Init+0x304>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	43db      	mvns	r3, r3
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	4013      	ands	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	4313      	orrs	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800405e:	4a2f      	ldr	r2, [pc, #188]	@ (800411c <HAL_GPIO_Init+0x304>)
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004064:	4b2d      	ldr	r3, [pc, #180]	@ (800411c <HAL_GPIO_Init+0x304>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	43db      	mvns	r3, r3
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	4013      	ands	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004088:	4a24      	ldr	r2, [pc, #144]	@ (800411c <HAL_GPIO_Init+0x304>)
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800408e:	4b23      	ldr	r3, [pc, #140]	@ (800411c <HAL_GPIO_Init+0x304>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	43db      	mvns	r3, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4013      	ands	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040b2:	4a1a      	ldr	r2, [pc, #104]	@ (800411c <HAL_GPIO_Init+0x304>)
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040b8:	4b18      	ldr	r3, [pc, #96]	@ (800411c <HAL_GPIO_Init+0x304>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	43db      	mvns	r3, r3
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	4013      	ands	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040dc:	4a0f      	ldr	r2, [pc, #60]	@ (800411c <HAL_GPIO_Init+0x304>)
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	3301      	adds	r3, #1
 80040e6:	61fb      	str	r3, [r7, #28]
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b0f      	cmp	r3, #15
 80040ec:	f67f aea2 	bls.w	8003e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040f0:	bf00      	nop
 80040f2:	bf00      	nop
 80040f4:	3724      	adds	r7, #36	@ 0x24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800
 8004104:	40013800 	.word	0x40013800
 8004108:	40020000 	.word	0x40020000
 800410c:	40020400 	.word	0x40020400
 8004110:	40020800 	.word	0x40020800
 8004114:	40020c00 	.word	0x40020c00
 8004118:	40021000 	.word	0x40021000
 800411c:	40013c00 	.word	0x40013c00

08004120 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691a      	ldr	r2, [r3, #16]
 8004130:	887b      	ldrh	r3, [r7, #2]
 8004132:	4013      	ands	r3, r2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
 800413c:	e001      	b.n	8004142 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800413e:	2300      	movs	r3, #0
 8004140:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004142:	7bfb      	ldrb	r3, [r7, #15]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
 800415c:	4613      	mov	r3, r2
 800415e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004160:	787b      	ldrb	r3, [r7, #1]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004166:	887a      	ldrh	r2, [r7, #2]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800416c:	e003      	b.n	8004176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800416e:	887b      	ldrh	r3, [r7, #2]
 8004170:	041a      	lsls	r2, r3, #16
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	619a      	str	r2, [r3, #24]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
	...

08004184 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e267      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d075      	beq.n	800428e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041a2:	4b88      	ldr	r3, [pc, #544]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d00c      	beq.n	80041c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ae:	4b85      	ldr	r3, [pc, #532]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d112      	bne.n	80041e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ba:	4b82      	ldr	r3, [pc, #520]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041c6:	d10b      	bne.n	80041e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c8:	4b7e      	ldr	r3, [pc, #504]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d05b      	beq.n	800428c <HAL_RCC_OscConfig+0x108>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d157      	bne.n	800428c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e242      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e8:	d106      	bne.n	80041f8 <HAL_RCC_OscConfig+0x74>
 80041ea:	4b76      	ldr	r3, [pc, #472]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a75      	ldr	r2, [pc, #468]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	e01d      	b.n	8004234 <HAL_RCC_OscConfig+0xb0>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004200:	d10c      	bne.n	800421c <HAL_RCC_OscConfig+0x98>
 8004202:	4b70      	ldr	r3, [pc, #448]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a6f      	ldr	r2, [pc, #444]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	4b6d      	ldr	r3, [pc, #436]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a6c      	ldr	r2, [pc, #432]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004218:	6013      	str	r3, [r2, #0]
 800421a:	e00b      	b.n	8004234 <HAL_RCC_OscConfig+0xb0>
 800421c:	4b69      	ldr	r3, [pc, #420]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a68      	ldr	r2, [pc, #416]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	4b66      	ldr	r3, [pc, #408]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a65      	ldr	r2, [pc, #404]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800422e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d013      	beq.n	8004264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423c:	f7ff f918 	bl	8003470 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004244:	f7ff f914 	bl	8003470 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b64      	cmp	r3, #100	@ 0x64
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e207      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004256:	4b5b      	ldr	r3, [pc, #364]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0f0      	beq.n	8004244 <HAL_RCC_OscConfig+0xc0>
 8004262:	e014      	b.n	800428e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7ff f904 	bl	8003470 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800426c:	f7ff f900 	bl	8003470 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	@ 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e1f3      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800427e:	4b51      	ldr	r3, [pc, #324]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0xe8>
 800428a:	e000      	b.n	800428e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d063      	beq.n	8004362 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800429a:	4b4a      	ldr	r3, [pc, #296]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00b      	beq.n	80042be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042a6:	4b47      	ldr	r3, [pc, #284]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d11c      	bne.n	80042ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042b2:	4b44      	ldr	r3, [pc, #272]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d116      	bne.n	80042ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042be:	4b41      	ldr	r3, [pc, #260]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_RCC_OscConfig+0x152>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d001      	beq.n	80042d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e1c7      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d6:	4b3b      	ldr	r3, [pc, #236]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4937      	ldr	r1, [pc, #220]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ea:	e03a      	b.n	8004362 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d020      	beq.n	8004336 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042f4:	4b34      	ldr	r3, [pc, #208]	@ (80043c8 <HAL_RCC_OscConfig+0x244>)
 80042f6:	2201      	movs	r2, #1
 80042f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fa:	f7ff f8b9 	bl	8003470 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004302:	f7ff f8b5 	bl	8003470 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e1a8      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004314:	4b2b      	ldr	r3, [pc, #172]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004320:	4b28      	ldr	r3, [pc, #160]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4925      	ldr	r1, [pc, #148]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004330:	4313      	orrs	r3, r2
 8004332:	600b      	str	r3, [r1, #0]
 8004334:	e015      	b.n	8004362 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004336:	4b24      	ldr	r3, [pc, #144]	@ (80043c8 <HAL_RCC_OscConfig+0x244>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433c:	f7ff f898 	bl	8003470 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004344:	f7ff f894 	bl	8003470 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e187      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004356:	4b1b      	ldr	r3, [pc, #108]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f0      	bne.n	8004344 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d036      	beq.n	80043dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d016      	beq.n	80043a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004376:	4b15      	ldr	r3, [pc, #84]	@ (80043cc <HAL_RCC_OscConfig+0x248>)
 8004378:	2201      	movs	r2, #1
 800437a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800437c:	f7ff f878 	bl	8003470 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004384:	f7ff f874 	bl	8003470 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e167      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004396:	4b0b      	ldr	r3, [pc, #44]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0f0      	beq.n	8004384 <HAL_RCC_OscConfig+0x200>
 80043a2:	e01b      	b.n	80043dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043a4:	4b09      	ldr	r3, [pc, #36]	@ (80043cc <HAL_RCC_OscConfig+0x248>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043aa:	f7ff f861 	bl	8003470 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b0:	e00e      	b.n	80043d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043b2:	f7ff f85d 	bl	8003470 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d907      	bls.n	80043d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e150      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
 80043c4:	40023800 	.word	0x40023800
 80043c8:	42470000 	.word	0x42470000
 80043cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d0:	4b88      	ldr	r3, [pc, #544]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80043d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1ea      	bne.n	80043b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 8097 	beq.w	8004518 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ea:	2300      	movs	r3, #0
 80043ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ee:	4b81      	ldr	r3, [pc, #516]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10f      	bne.n	800441a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	60bb      	str	r3, [r7, #8]
 80043fe:	4b7d      	ldr	r3, [pc, #500]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	4a7c      	ldr	r2, [pc, #496]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004408:	6413      	str	r3, [r2, #64]	@ 0x40
 800440a:	4b7a      	ldr	r3, [pc, #488]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004416:	2301      	movs	r3, #1
 8004418:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	4b77      	ldr	r3, [pc, #476]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d118      	bne.n	8004458 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004426:	4b74      	ldr	r3, [pc, #464]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a73      	ldr	r2, [pc, #460]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 800442c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004432:	f7ff f81d 	bl	8003470 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800443a:	f7ff f819 	bl	8003470 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e10c      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800444c:	4b6a      	ldr	r3, [pc, #424]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d106      	bne.n	800446e <HAL_RCC_OscConfig+0x2ea>
 8004460:	4b64      	ldr	r3, [pc, #400]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004464:	4a63      	ldr	r2, [pc, #396]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6713      	str	r3, [r2, #112]	@ 0x70
 800446c:	e01c      	b.n	80044a8 <HAL_RCC_OscConfig+0x324>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b05      	cmp	r3, #5
 8004474:	d10c      	bne.n	8004490 <HAL_RCC_OscConfig+0x30c>
 8004476:	4b5f      	ldr	r3, [pc, #380]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447a:	4a5e      	ldr	r2, [pc, #376]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800447c:	f043 0304 	orr.w	r3, r3, #4
 8004480:	6713      	str	r3, [r2, #112]	@ 0x70
 8004482:	4b5c      	ldr	r3, [pc, #368]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004486:	4a5b      	ldr	r2, [pc, #364]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004488:	f043 0301 	orr.w	r3, r3, #1
 800448c:	6713      	str	r3, [r2, #112]	@ 0x70
 800448e:	e00b      	b.n	80044a8 <HAL_RCC_OscConfig+0x324>
 8004490:	4b58      	ldr	r3, [pc, #352]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004494:	4a57      	ldr	r2, [pc, #348]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004496:	f023 0301 	bic.w	r3, r3, #1
 800449a:	6713      	str	r3, [r2, #112]	@ 0x70
 800449c:	4b55      	ldr	r3, [pc, #340]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800449e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a0:	4a54      	ldr	r2, [pc, #336]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80044a2:	f023 0304 	bic.w	r3, r3, #4
 80044a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d015      	beq.n	80044dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b0:	f7fe ffde 	bl	8003470 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b6:	e00a      	b.n	80044ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b8:	f7fe ffda 	bl	8003470 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e0cb      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ce:	4b49      	ldr	r3, [pc, #292]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80044d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0ee      	beq.n	80044b8 <HAL_RCC_OscConfig+0x334>
 80044da:	e014      	b.n	8004506 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044dc:	f7fe ffc8 	bl	8003470 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e2:	e00a      	b.n	80044fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044e4:	f7fe ffc4 	bl	8003470 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e0b5      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044fa:	4b3e      	ldr	r3, [pc, #248]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80044fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1ee      	bne.n	80044e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004506:	7dfb      	ldrb	r3, [r7, #23]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d105      	bne.n	8004518 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800450c:	4b39      	ldr	r3, [pc, #228]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004510:	4a38      	ldr	r2, [pc, #224]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004512:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004516:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 80a1 	beq.w	8004664 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004522:	4b34      	ldr	r3, [pc, #208]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 030c 	and.w	r3, r3, #12
 800452a:	2b08      	cmp	r3, #8
 800452c:	d05c      	beq.n	80045e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	2b02      	cmp	r3, #2
 8004534:	d141      	bne.n	80045ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004536:	4b31      	ldr	r3, [pc, #196]	@ (80045fc <HAL_RCC_OscConfig+0x478>)
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453c:	f7fe ff98 	bl	8003470 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004544:	f7fe ff94 	bl	8003470 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e087      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004556:	4b27      	ldr	r3, [pc, #156]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1f0      	bne.n	8004544 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	69da      	ldr	r2, [r3, #28]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	019b      	lsls	r3, r3, #6
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004578:	085b      	lsrs	r3, r3, #1
 800457a:	3b01      	subs	r3, #1
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	431a      	orrs	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	061b      	lsls	r3, r3, #24
 8004586:	491b      	ldr	r1, [pc, #108]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004588:	4313      	orrs	r3, r2
 800458a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800458c:	4b1b      	ldr	r3, [pc, #108]	@ (80045fc <HAL_RCC_OscConfig+0x478>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004592:	f7fe ff6d 	bl	8003470 <HAL_GetTick>
 8004596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800459a:	f7fe ff69 	bl	8003470 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e05c      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ac:	4b11      	ldr	r3, [pc, #68]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0f0      	beq.n	800459a <HAL_RCC_OscConfig+0x416>
 80045b8:	e054      	b.n	8004664 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ba:	4b10      	ldr	r3, [pc, #64]	@ (80045fc <HAL_RCC_OscConfig+0x478>)
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c0:	f7fe ff56 	bl	8003470 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c8:	f7fe ff52 	bl	8003470 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e045      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045da:	4b06      	ldr	r3, [pc, #24]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f0      	bne.n	80045c8 <HAL_RCC_OscConfig+0x444>
 80045e6:	e03d      	b.n	8004664 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d107      	bne.n	8004600 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e038      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
 80045f4:	40023800 	.word	0x40023800
 80045f8:	40007000 	.word	0x40007000
 80045fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004600:	4b1b      	ldr	r3, [pc, #108]	@ (8004670 <HAL_RCC_OscConfig+0x4ec>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d028      	beq.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004618:	429a      	cmp	r2, r3
 800461a:	d121      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004626:	429a      	cmp	r2, r3
 8004628:	d11a      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004630:	4013      	ands	r3, r2
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004636:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004638:	4293      	cmp	r3, r2
 800463a:	d111      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004646:	085b      	lsrs	r3, r3, #1
 8004648:	3b01      	subs	r3, #1
 800464a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d107      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d001      	beq.n	8004664 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40023800 	.word	0x40023800

08004674 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d101      	bne.n	8004688 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e0cc      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004688:	4b68      	ldr	r3, [pc, #416]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	429a      	cmp	r2, r3
 8004694:	d90c      	bls.n	80046b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004696:	4b65      	ldr	r3, [pc, #404]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800469e:	4b63      	ldr	r3, [pc, #396]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d001      	beq.n	80046b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0b8      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d020      	beq.n	80046fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c8:	4b59      	ldr	r3, [pc, #356]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	4a58      	ldr	r2, [pc, #352]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d005      	beq.n	80046ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046e0:	4b53      	ldr	r3, [pc, #332]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	4a52      	ldr	r2, [pc, #328]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046ec:	4b50      	ldr	r3, [pc, #320]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	494d      	ldr	r1, [pc, #308]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d044      	beq.n	8004794 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d107      	bne.n	8004722 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004712:	4b47      	ldr	r3, [pc, #284]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d119      	bne.n	8004752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e07f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2b02      	cmp	r3, #2
 8004728:	d003      	beq.n	8004732 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800472e:	2b03      	cmp	r3, #3
 8004730:	d107      	bne.n	8004742 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004732:	4b3f      	ldr	r3, [pc, #252]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d109      	bne.n	8004752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e06f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004742:	4b3b      	ldr	r3, [pc, #236]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e067      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004752:	4b37      	ldr	r3, [pc, #220]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f023 0203 	bic.w	r2, r3, #3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	4934      	ldr	r1, [pc, #208]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004760:	4313      	orrs	r3, r2
 8004762:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004764:	f7fe fe84 	bl	8003470 <HAL_GetTick>
 8004768:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800476a:	e00a      	b.n	8004782 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800476c:	f7fe fe80 	bl	8003470 <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800477a:	4293      	cmp	r3, r2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e04f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004782:	4b2b      	ldr	r3, [pc, #172]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 020c 	and.w	r2, r3, #12
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	429a      	cmp	r2, r3
 8004792:	d1eb      	bne.n	800476c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004794:	4b25      	ldr	r3, [pc, #148]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d20c      	bcs.n	80047bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047a2:	4b22      	ldr	r3, [pc, #136]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b20      	ldr	r3, [pc, #128]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e032      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d008      	beq.n	80047da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c8:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4916      	ldr	r1, [pc, #88]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d009      	beq.n	80047fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047e6:	4b12      	ldr	r3, [pc, #72]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	490e      	ldr	r1, [pc, #56]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047fa:	f000 f821 	bl	8004840 <HAL_RCC_GetSysClockFreq>
 80047fe:	4602      	mov	r2, r0
 8004800:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	091b      	lsrs	r3, r3, #4
 8004806:	f003 030f 	and.w	r3, r3, #15
 800480a:	490a      	ldr	r1, [pc, #40]	@ (8004834 <HAL_RCC_ClockConfig+0x1c0>)
 800480c:	5ccb      	ldrb	r3, [r1, r3]
 800480e:	fa22 f303 	lsr.w	r3, r2, r3
 8004812:	4a09      	ldr	r2, [pc, #36]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 8004814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004816:	4b09      	ldr	r3, [pc, #36]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe fde4 	bl	80033e8 <HAL_InitTick>

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40023c00 	.word	0x40023c00
 8004830:	40023800 	.word	0x40023800
 8004834:	080069e4 	.word	0x080069e4
 8004838:	20000020 	.word	0x20000020
 800483c:	20000028 	.word	0x20000028

08004840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004844:	b094      	sub	sp, #80	@ 0x50
 8004846:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004858:	4b79      	ldr	r3, [pc, #484]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 030c 	and.w	r3, r3, #12
 8004860:	2b08      	cmp	r3, #8
 8004862:	d00d      	beq.n	8004880 <HAL_RCC_GetSysClockFreq+0x40>
 8004864:	2b08      	cmp	r3, #8
 8004866:	f200 80e1 	bhi.w	8004a2c <HAL_RCC_GetSysClockFreq+0x1ec>
 800486a:	2b00      	cmp	r3, #0
 800486c:	d002      	beq.n	8004874 <HAL_RCC_GetSysClockFreq+0x34>
 800486e:	2b04      	cmp	r3, #4
 8004870:	d003      	beq.n	800487a <HAL_RCC_GetSysClockFreq+0x3a>
 8004872:	e0db      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004874:	4b73      	ldr	r3, [pc, #460]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004876:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004878:	e0db      	b.n	8004a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800487a:	4b73      	ldr	r3, [pc, #460]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x208>)
 800487c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800487e:	e0d8      	b.n	8004a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004880:	4b6f      	ldr	r3, [pc, #444]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004888:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800488a:	4b6d      	ldr	r3, [pc, #436]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d063      	beq.n	800495e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004896:	4b6a      	ldr	r3, [pc, #424]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	099b      	lsrs	r3, r3, #6
 800489c:	2200      	movs	r2, #0
 800489e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80048a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048aa:	2300      	movs	r3, #0
 80048ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048b2:	4622      	mov	r2, r4
 80048b4:	462b      	mov	r3, r5
 80048b6:	f04f 0000 	mov.w	r0, #0
 80048ba:	f04f 0100 	mov.w	r1, #0
 80048be:	0159      	lsls	r1, r3, #5
 80048c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048c4:	0150      	lsls	r0, r2, #5
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	4621      	mov	r1, r4
 80048cc:	1a51      	subs	r1, r2, r1
 80048ce:	6139      	str	r1, [r7, #16]
 80048d0:	4629      	mov	r1, r5
 80048d2:	eb63 0301 	sbc.w	r3, r3, r1
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048e4:	4659      	mov	r1, fp
 80048e6:	018b      	lsls	r3, r1, #6
 80048e8:	4651      	mov	r1, sl
 80048ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048ee:	4651      	mov	r1, sl
 80048f0:	018a      	lsls	r2, r1, #6
 80048f2:	4651      	mov	r1, sl
 80048f4:	ebb2 0801 	subs.w	r8, r2, r1
 80048f8:	4659      	mov	r1, fp
 80048fa:	eb63 0901 	sbc.w	r9, r3, r1
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	f04f 0300 	mov.w	r3, #0
 8004906:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800490a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800490e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004912:	4690      	mov	r8, r2
 8004914:	4699      	mov	r9, r3
 8004916:	4623      	mov	r3, r4
 8004918:	eb18 0303 	adds.w	r3, r8, r3
 800491c:	60bb      	str	r3, [r7, #8]
 800491e:	462b      	mov	r3, r5
 8004920:	eb49 0303 	adc.w	r3, r9, r3
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	f04f 0200 	mov.w	r2, #0
 800492a:	f04f 0300 	mov.w	r3, #0
 800492e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004932:	4629      	mov	r1, r5
 8004934:	024b      	lsls	r3, r1, #9
 8004936:	4621      	mov	r1, r4
 8004938:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800493c:	4621      	mov	r1, r4
 800493e:	024a      	lsls	r2, r1, #9
 8004940:	4610      	mov	r0, r2
 8004942:	4619      	mov	r1, r3
 8004944:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004946:	2200      	movs	r2, #0
 8004948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800494a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800494c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004950:	f7fb fc40 	bl	80001d4 <__aeabi_uldivmod>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	4613      	mov	r3, r2
 800495a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800495c:	e058      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800495e:	4b38      	ldr	r3, [pc, #224]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	099b      	lsrs	r3, r3, #6
 8004964:	2200      	movs	r2, #0
 8004966:	4618      	mov	r0, r3
 8004968:	4611      	mov	r1, r2
 800496a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800496e:	623b      	str	r3, [r7, #32]
 8004970:	2300      	movs	r3, #0
 8004972:	627b      	str	r3, [r7, #36]	@ 0x24
 8004974:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004978:	4642      	mov	r2, r8
 800497a:	464b      	mov	r3, r9
 800497c:	f04f 0000 	mov.w	r0, #0
 8004980:	f04f 0100 	mov.w	r1, #0
 8004984:	0159      	lsls	r1, r3, #5
 8004986:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800498a:	0150      	lsls	r0, r2, #5
 800498c:	4602      	mov	r2, r0
 800498e:	460b      	mov	r3, r1
 8004990:	4641      	mov	r1, r8
 8004992:	ebb2 0a01 	subs.w	sl, r2, r1
 8004996:	4649      	mov	r1, r9
 8004998:	eb63 0b01 	sbc.w	fp, r3, r1
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049b0:	ebb2 040a 	subs.w	r4, r2, sl
 80049b4:	eb63 050b 	sbc.w	r5, r3, fp
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	f04f 0300 	mov.w	r3, #0
 80049c0:	00eb      	lsls	r3, r5, #3
 80049c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049c6:	00e2      	lsls	r2, r4, #3
 80049c8:	4614      	mov	r4, r2
 80049ca:	461d      	mov	r5, r3
 80049cc:	4643      	mov	r3, r8
 80049ce:	18e3      	adds	r3, r4, r3
 80049d0:	603b      	str	r3, [r7, #0]
 80049d2:	464b      	mov	r3, r9
 80049d4:	eb45 0303 	adc.w	r3, r5, r3
 80049d8:	607b      	str	r3, [r7, #4]
 80049da:	f04f 0200 	mov.w	r2, #0
 80049de:	f04f 0300 	mov.w	r3, #0
 80049e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049e6:	4629      	mov	r1, r5
 80049e8:	028b      	lsls	r3, r1, #10
 80049ea:	4621      	mov	r1, r4
 80049ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049f0:	4621      	mov	r1, r4
 80049f2:	028a      	lsls	r2, r1, #10
 80049f4:	4610      	mov	r0, r2
 80049f6:	4619      	mov	r1, r3
 80049f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049fa:	2200      	movs	r2, #0
 80049fc:	61bb      	str	r3, [r7, #24]
 80049fe:	61fa      	str	r2, [r7, #28]
 8004a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a04:	f7fb fbe6 	bl	80001d4 <__aeabi_uldivmod>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a10:	4b0b      	ldr	r3, [pc, #44]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	0c1b      	lsrs	r3, r3, #16
 8004a16:	f003 0303 	and.w	r3, r3, #3
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a2a:	e002      	b.n	8004a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a2c:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3750      	adds	r7, #80	@ 0x50
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a3e:	bf00      	nop
 8004a40:	40023800 	.word	0x40023800
 8004a44:	00f42400 	.word	0x00f42400
 8004a48:	007a1200 	.word	0x007a1200

08004a4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a50:	4b03      	ldr	r3, [pc, #12]	@ (8004a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a52:	681b      	ldr	r3, [r3, #0]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	20000020 	.word	0x20000020

08004a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a68:	f7ff fff0 	bl	8004a4c <HAL_RCC_GetHCLKFreq>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	4b05      	ldr	r3, [pc, #20]	@ (8004a84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	0a9b      	lsrs	r3, r3, #10
 8004a74:	f003 0307 	and.w	r3, r3, #7
 8004a78:	4903      	ldr	r1, [pc, #12]	@ (8004a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a7a:	5ccb      	ldrb	r3, [r1, r3]
 8004a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	40023800 	.word	0x40023800
 8004a88:	080069f4 	.word	0x080069f4

08004a8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a90:	f7ff ffdc 	bl	8004a4c <HAL_RCC_GetHCLKFreq>
 8004a94:	4602      	mov	r2, r0
 8004a96:	4b05      	ldr	r3, [pc, #20]	@ (8004aac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	0b5b      	lsrs	r3, r3, #13
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	4903      	ldr	r1, [pc, #12]	@ (8004ab0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aa2:	5ccb      	ldrb	r3, [r1, r3]
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	080069f4 	.word	0x080069f4

08004ab4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e07b      	b.n	8004bbe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d108      	bne.n	8004ae0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ad6:	d009      	beq.n	8004aec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	61da      	str	r2, [r3, #28]
 8004ade:	e005      	b.n	8004aec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7fd ff22 	bl	8002950 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b34:	431a      	orrs	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	f003 0302 	and.w	r3, r3, #2
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b70:	ea42 0103 	orr.w	r1, r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	0c1b      	lsrs	r3, r3, #16
 8004b8a:	f003 0104 	and.w	r1, r3, #4
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b92:	f003 0210 	and.w	r2, r3, #16
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69da      	ldr	r2, [r3, #28]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b088      	sub	sp, #32
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	603b      	str	r3, [r7, #0]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bd6:	f7fe fc4b 	bl	8003470 <HAL_GetTick>
 8004bda:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004bdc:	88fb      	ldrh	r3, [r7, #6]
 8004bde:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d001      	beq.n	8004bf0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004bec:	2302      	movs	r3, #2
 8004bee:	e12a      	b.n	8004e46 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d002      	beq.n	8004bfc <HAL_SPI_Transmit+0x36>
 8004bf6:	88fb      	ldrh	r3, [r7, #6]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e122      	b.n	8004e46 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d101      	bne.n	8004c0e <HAL_SPI_Transmit+0x48>
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	e11b      	b.n	8004e46 <HAL_SPI_Transmit+0x280>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2203      	movs	r2, #3
 8004c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	88fa      	ldrh	r2, [r7, #6]
 8004c2e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	88fa      	ldrh	r2, [r7, #6]
 8004c34:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c5c:	d10f      	bne.n	8004c7e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c6c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c7c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c88:	2b40      	cmp	r3, #64	@ 0x40
 8004c8a:	d007      	beq.n	8004c9c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ca4:	d152      	bne.n	8004d4c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d002      	beq.n	8004cb4 <HAL_SPI_Transmit+0xee>
 8004cae:	8b7b      	ldrh	r3, [r7, #26]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d145      	bne.n	8004d40 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb8:	881a      	ldrh	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc4:	1c9a      	adds	r2, r3, #2
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004cd8:	e032      	b.n	8004d40 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d112      	bne.n	8004d0e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cec:	881a      	ldrh	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf8:	1c9a      	adds	r2, r3, #2
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d0c:	e018      	b.n	8004d40 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d0e:	f7fe fbaf 	bl	8003470 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d803      	bhi.n	8004d26 <HAL_SPI_Transmit+0x160>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d102      	bne.n	8004d2c <HAL_SPI_Transmit+0x166>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d109      	bne.n	8004d40 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e082      	b.n	8004e46 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1c7      	bne.n	8004cda <HAL_SPI_Transmit+0x114>
 8004d4a:	e053      	b.n	8004df4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d002      	beq.n	8004d5a <HAL_SPI_Transmit+0x194>
 8004d54:	8b7b      	ldrh	r3, [r7, #26]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d147      	bne.n	8004dea <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	330c      	adds	r3, #12
 8004d64:	7812      	ldrb	r2, [r2, #0]
 8004d66:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d80:	e033      	b.n	8004dea <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d113      	bne.n	8004db8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	330c      	adds	r3, #12
 8004d9a:	7812      	ldrb	r2, [r2, #0]
 8004d9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da2:	1c5a      	adds	r2, r3, #1
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	3b01      	subs	r3, #1
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004db6:	e018      	b.n	8004dea <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004db8:	f7fe fb5a 	bl	8003470 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d803      	bhi.n	8004dd0 <HAL_SPI_Transmit+0x20a>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dce:	d102      	bne.n	8004dd6 <HAL_SPI_Transmit+0x210>
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d109      	bne.n	8004dea <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e02d      	b.n	8004e46 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1c6      	bne.n	8004d82 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004df4:	69fa      	ldr	r2, [r7, #28]
 8004df6:	6839      	ldr	r1, [r7, #0]
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f000 f8b1 	bl	8004f60 <SPI_EndRxTxTransaction>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10a      	bne.n	8004e28 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e000      	b.n	8004e46 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004e44:	2300      	movs	r3, #0
  }
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3720      	adds	r7, #32
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
	...

08004e50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b088      	sub	sp, #32
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e60:	f7fe fb06 	bl	8003470 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e68:	1a9b      	subs	r3, r3, r2
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e70:	f7fe fafe 	bl	8003470 <HAL_GetTick>
 8004e74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e76:	4b39      	ldr	r3, [pc, #228]	@ (8004f5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	015b      	lsls	r3, r3, #5
 8004e7c:	0d1b      	lsrs	r3, r3, #20
 8004e7e:	69fa      	ldr	r2, [r7, #28]
 8004e80:	fb02 f303 	mul.w	r3, r2, r3
 8004e84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e86:	e055      	b.n	8004f34 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e8e:	d051      	beq.n	8004f34 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e90:	f7fe faee 	bl	8003470 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d902      	bls.n	8004ea6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d13d      	bne.n	8004f22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004eb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ebe:	d111      	bne.n	8004ee4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ec8:	d004      	beq.n	8004ed4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed2:	d107      	bne.n	8004ee4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ee2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eec:	d10f      	bne.n	8004f0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e018      	b.n	8004f54 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d102      	bne.n	8004f2e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	61fb      	str	r3, [r7, #28]
 8004f2c:	e002      	b.n	8004f34 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	3b01      	subs	r3, #1
 8004f32:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689a      	ldr	r2, [r3, #8]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	bf0c      	ite	eq
 8004f44:	2301      	moveq	r3, #1
 8004f46:	2300      	movne	r3, #0
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	79fb      	ldrb	r3, [r7, #7]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d19a      	bne.n	8004e88 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3720      	adds	r7, #32
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000020 	.word	0x20000020

08004f60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b088      	sub	sp, #32
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2201      	movs	r2, #1
 8004f74:	2102      	movs	r1, #2
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f7ff ff6a 	bl	8004e50 <SPI_WaitFlagStateUntilTimeout>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f86:	f043 0220 	orr.w	r2, r3, #32
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e032      	b.n	8004ff8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f92:	4b1b      	ldr	r3, [pc, #108]	@ (8005000 <SPI_EndRxTxTransaction+0xa0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a1b      	ldr	r2, [pc, #108]	@ (8005004 <SPI_EndRxTxTransaction+0xa4>)
 8004f98:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9c:	0d5b      	lsrs	r3, r3, #21
 8004f9e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004fa2:	fb02 f303 	mul.w	r3, r2, r3
 8004fa6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fb0:	d112      	bne.n	8004fd8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	2180      	movs	r1, #128	@ 0x80
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f7ff ff47 	bl	8004e50 <SPI_WaitFlagStateUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d016      	beq.n	8004ff6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fcc:	f043 0220 	orr.w	r2, r3, #32
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e00f      	b.n	8004ff8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00a      	beq.n	8004ff4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fee:	2b80      	cmp	r3, #128	@ 0x80
 8004ff0:	d0f2      	beq.n	8004fd8 <SPI_EndRxTxTransaction+0x78>
 8004ff2:	e000      	b.n	8004ff6 <SPI_EndRxTxTransaction+0x96>
        break;
 8004ff4:	bf00      	nop
  }

  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3718      	adds	r7, #24
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	20000020 	.word	0x20000020
 8005004:	165e9f81 	.word	0x165e9f81

08005008 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e041      	b.n	800509e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d106      	bne.n	8005034 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7fd fdb6 	bl	8002ba0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	3304      	adds	r3, #4
 8005044:	4619      	mov	r1, r3
 8005046:	4610      	mov	r0, r2
 8005048:	f000 fd64 	bl	8005b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
	...

080050a8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
 80050b4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d109      	bne.n	80050d4 <HAL_TIM_PWM_Start_DMA+0x2c>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	bf0c      	ite	eq
 80050cc:	2301      	moveq	r3, #1
 80050ce:	2300      	movne	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	e022      	b.n	800511a <HAL_TIM_PWM_Start_DMA+0x72>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d109      	bne.n	80050ee <HAL_TIM_PWM_Start_DMA+0x46>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	bf0c      	ite	eq
 80050e6:	2301      	moveq	r3, #1
 80050e8:	2300      	movne	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	e015      	b.n	800511a <HAL_TIM_PWM_Start_DMA+0x72>
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b08      	cmp	r3, #8
 80050f2:	d109      	bne.n	8005108 <HAL_TIM_PWM_Start_DMA+0x60>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	bf0c      	ite	eq
 8005100:	2301      	moveq	r3, #1
 8005102:	2300      	movne	r3, #0
 8005104:	b2db      	uxtb	r3, r3
 8005106:	e008      	b.n	800511a <HAL_TIM_PWM_Start_DMA+0x72>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	bf0c      	ite	eq
 8005114:	2301      	moveq	r3, #1
 8005116:	2300      	movne	r3, #0
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800511e:	2302      	movs	r3, #2
 8005120:	e15d      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d109      	bne.n	800513c <HAL_TIM_PWM_Start_DMA+0x94>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b01      	cmp	r3, #1
 8005132:	bf0c      	ite	eq
 8005134:	2301      	moveq	r3, #1
 8005136:	2300      	movne	r3, #0
 8005138:	b2db      	uxtb	r3, r3
 800513a:	e022      	b.n	8005182 <HAL_TIM_PWM_Start_DMA+0xda>
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	2b04      	cmp	r3, #4
 8005140:	d109      	bne.n	8005156 <HAL_TIM_PWM_Start_DMA+0xae>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b01      	cmp	r3, #1
 800514c:	bf0c      	ite	eq
 800514e:	2301      	moveq	r3, #1
 8005150:	2300      	movne	r3, #0
 8005152:	b2db      	uxtb	r3, r3
 8005154:	e015      	b.n	8005182 <HAL_TIM_PWM_Start_DMA+0xda>
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	2b08      	cmp	r3, #8
 800515a:	d109      	bne.n	8005170 <HAL_TIM_PWM_Start_DMA+0xc8>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b01      	cmp	r3, #1
 8005166:	bf0c      	ite	eq
 8005168:	2301      	moveq	r3, #1
 800516a:	2300      	movne	r3, #0
 800516c:	b2db      	uxtb	r3, r3
 800516e:	e008      	b.n	8005182 <HAL_TIM_PWM_Start_DMA+0xda>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005176:	b2db      	uxtb	r3, r3
 8005178:	2b01      	cmp	r3, #1
 800517a:	bf0c      	ite	eq
 800517c:	2301      	moveq	r3, #1
 800517e:	2300      	movne	r3, #0
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d024      	beq.n	80051d0 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d002      	beq.n	8005192 <HAL_TIM_PWM_Start_DMA+0xea>
 800518c:	887b      	ldrh	r3, [r7, #2]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e123      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d104      	bne.n	80051a6 <HAL_TIM_PWM_Start_DMA+0xfe>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051a4:	e016      	b.n	80051d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	2b04      	cmp	r3, #4
 80051aa:	d104      	bne.n	80051b6 <HAL_TIM_PWM_Start_DMA+0x10e>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051b4:	e00e      	b.n	80051d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b08      	cmp	r3, #8
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_PWM_Start_DMA+0x11e>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051c4:	e006      	b.n	80051d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2202      	movs	r2, #2
 80051ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051ce:	e001      	b.n	80051d4 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e104      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b0c      	cmp	r3, #12
 80051d8:	f200 80ae 	bhi.w	8005338 <HAL_TIM_PWM_Start_DMA+0x290>
 80051dc:	a201      	add	r2, pc, #4	@ (adr r2, 80051e4 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80051de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e2:	bf00      	nop
 80051e4:	08005219 	.word	0x08005219
 80051e8:	08005339 	.word	0x08005339
 80051ec:	08005339 	.word	0x08005339
 80051f0:	08005339 	.word	0x08005339
 80051f4:	08005261 	.word	0x08005261
 80051f8:	08005339 	.word	0x08005339
 80051fc:	08005339 	.word	0x08005339
 8005200:	08005339 	.word	0x08005339
 8005204:	080052a9 	.word	0x080052a9
 8005208:	08005339 	.word	0x08005339
 800520c:	08005339 	.word	0x08005339
 8005210:	08005339 	.word	0x08005339
 8005214:	080052f1 	.word	0x080052f1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521c:	4a72      	ldr	r2, [pc, #456]	@ (80053e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 800521e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	4a71      	ldr	r2, [pc, #452]	@ (80053ec <HAL_TIM_PWM_Start_DMA+0x344>)
 8005226:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	4a70      	ldr	r2, [pc, #448]	@ (80053f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 800522e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	3334      	adds	r3, #52	@ 0x34
 800523c:	461a      	mov	r2, r3
 800523e:	887b      	ldrh	r3, [r7, #2]
 8005240:	f7fe fb06 	bl	8003850 <HAL_DMA_Start_IT>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e0c7      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525c:	60da      	str	r2, [r3, #12]
      break;
 800525e:	e06e      	b.n	800533e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005264:	4a60      	ldr	r2, [pc, #384]	@ (80053e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8005266:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526c:	4a5f      	ldr	r2, [pc, #380]	@ (80053ec <HAL_TIM_PWM_Start_DMA+0x344>)
 800526e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005274:	4a5e      	ldr	r2, [pc, #376]	@ (80053f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005276:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800527c:	6879      	ldr	r1, [r7, #4]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3338      	adds	r3, #56	@ 0x38
 8005284:	461a      	mov	r2, r3
 8005286:	887b      	ldrh	r3, [r7, #2]
 8005288:	f7fe fae2 	bl	8003850 <HAL_DMA_Start_IT>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e0a3      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80052a4:	60da      	str	r2, [r3, #12]
      break;
 80052a6:	e04a      	b.n	800533e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ac:	4a4e      	ldr	r2, [pc, #312]	@ (80053e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80052ae:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b4:	4a4d      	ldr	r2, [pc, #308]	@ (80053ec <HAL_TIM_PWM_Start_DMA+0x344>)
 80052b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052bc:	4a4c      	ldr	r2, [pc, #304]	@ (80053f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 80052be:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	333c      	adds	r3, #60	@ 0x3c
 80052cc:	461a      	mov	r2, r3
 80052ce:	887b      	ldrh	r3, [r7, #2]
 80052d0:	f7fe fabe 	bl	8003850 <HAL_DMA_Start_IT>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e07f      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68da      	ldr	r2, [r3, #12]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ec:	60da      	str	r2, [r3, #12]
      break;
 80052ee:	e026      	b.n	800533e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f4:	4a3c      	ldr	r2, [pc, #240]	@ (80053e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80052f6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fc:	4a3b      	ldr	r2, [pc, #236]	@ (80053ec <HAL_TIM_PWM_Start_DMA+0x344>)
 80052fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005304:	4a3a      	ldr	r2, [pc, #232]	@ (80053f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 8005306:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800530c:	6879      	ldr	r1, [r7, #4]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3340      	adds	r3, #64	@ 0x40
 8005314:	461a      	mov	r2, r3
 8005316:	887b      	ldrh	r3, [r7, #2]
 8005318:	f7fe fa9a 	bl	8003850 <HAL_DMA_Start_IT>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e05b      	b.n	80053de <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68da      	ldr	r2, [r3, #12]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005334:	60da      	str	r2, [r3, #12]
      break;
 8005336:	e002      	b.n	800533e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	75fb      	strb	r3, [r7, #23]
      break;
 800533c:	bf00      	nop
  }

  if (status == HAL_OK)
 800533e:	7dfb      	ldrb	r3, [r7, #23]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d14b      	bne.n	80053dc <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2201      	movs	r2, #1
 800534a:	68b9      	ldr	r1, [r7, #8]
 800534c:	4618      	mov	r0, r3
 800534e:	f000 fdf3 	bl	8005f38 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a27      	ldr	r2, [pc, #156]	@ (80053f4 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d107      	bne.n	800536c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800536a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a20      	ldr	r2, [pc, #128]	@ (80053f4 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d018      	beq.n	80053a8 <HAL_TIM_PWM_Start_DMA+0x300>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537e:	d013      	beq.n	80053a8 <HAL_TIM_PWM_Start_DMA+0x300>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a1c      	ldr	r2, [pc, #112]	@ (80053f8 <HAL_TIM_PWM_Start_DMA+0x350>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d00e      	beq.n	80053a8 <HAL_TIM_PWM_Start_DMA+0x300>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a1b      	ldr	r2, [pc, #108]	@ (80053fc <HAL_TIM_PWM_Start_DMA+0x354>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d009      	beq.n	80053a8 <HAL_TIM_PWM_Start_DMA+0x300>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a19      	ldr	r2, [pc, #100]	@ (8005400 <HAL_TIM_PWM_Start_DMA+0x358>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d004      	beq.n	80053a8 <HAL_TIM_PWM_Start_DMA+0x300>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a18      	ldr	r2, [pc, #96]	@ (8005404 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d111      	bne.n	80053cc <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	2b06      	cmp	r3, #6
 80053b8:	d010      	beq.n	80053dc <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f042 0201 	orr.w	r2, r2, #1
 80053c8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ca:	e007      	b.n	80053dc <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f042 0201 	orr.w	r2, r2, #1
 80053da:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80053dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3718      	adds	r7, #24
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	08005a03 	.word	0x08005a03
 80053ec:	08005aab 	.word	0x08005aab
 80053f0:	08005971 	.word	0x08005971
 80053f4:	40010000 	.word	0x40010000
 80053f8:	40000400 	.word	0x40000400
 80053fc:	40000800 	.word	0x40000800
 8005400:	40000c00 	.word	0x40000c00
 8005404:	40014000 	.word	0x40014000

08005408 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005412:	2300      	movs	r3, #0
 8005414:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b0c      	cmp	r3, #12
 800541a:	d855      	bhi.n	80054c8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800541c:	a201      	add	r2, pc, #4	@ (adr r2, 8005424 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800541e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005422:	bf00      	nop
 8005424:	08005459 	.word	0x08005459
 8005428:	080054c9 	.word	0x080054c9
 800542c:	080054c9 	.word	0x080054c9
 8005430:	080054c9 	.word	0x080054c9
 8005434:	08005475 	.word	0x08005475
 8005438:	080054c9 	.word	0x080054c9
 800543c:	080054c9 	.word	0x080054c9
 8005440:	080054c9 	.word	0x080054c9
 8005444:	08005491 	.word	0x08005491
 8005448:	080054c9 	.word	0x080054c9
 800544c:	080054c9 	.word	0x080054c9
 8005450:	080054c9 	.word	0x080054c9
 8005454:	080054ad 	.word	0x080054ad
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68da      	ldr	r2, [r3, #12]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005466:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546c:	4618      	mov	r0, r3
 800546e:	f7fe fa47 	bl	8003900 <HAL_DMA_Abort_IT>
      break;
 8005472:	e02c      	b.n	80054ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005482:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005488:	4618      	mov	r0, r3
 800548a:	f7fe fa39 	bl	8003900 <HAL_DMA_Abort_IT>
      break;
 800548e:	e01e      	b.n	80054ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68da      	ldr	r2, [r3, #12]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800549e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fe fa2b 	bl	8003900 <HAL_DMA_Abort_IT>
      break;
 80054aa:	e010      	b.n	80054ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68da      	ldr	r2, [r3, #12]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80054ba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7fe fa1d 	bl	8003900 <HAL_DMA_Abort_IT>
      break;
 80054c6:	e002      	b.n	80054ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	73fb      	strb	r3, [r7, #15]
      break;
 80054cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80054ce:	7bfb      	ldrb	r3, [r7, #15]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d157      	bne.n	8005584 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2200      	movs	r2, #0
 80054da:	6839      	ldr	r1, [r7, #0]
 80054dc:	4618      	mov	r0, r3
 80054de:	f000 fd2b 	bl	8005f38 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a2a      	ldr	r2, [pc, #168]	@ (8005590 <HAL_TIM_PWM_Stop_DMA+0x188>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d117      	bne.n	800551c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6a1a      	ldr	r2, [r3, #32]
 80054f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80054f6:	4013      	ands	r3, r2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10f      	bne.n	800551c <HAL_TIM_PWM_Stop_DMA+0x114>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6a1a      	ldr	r2, [r3, #32]
 8005502:	f240 4344 	movw	r3, #1092	@ 0x444
 8005506:	4013      	ands	r3, r2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d107      	bne.n	800551c <HAL_TIM_PWM_Stop_DMA+0x114>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800551a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6a1a      	ldr	r2, [r3, #32]
 8005522:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005526:	4013      	ands	r3, r2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10f      	bne.n	800554c <HAL_TIM_PWM_Stop_DMA+0x144>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6a1a      	ldr	r2, [r3, #32]
 8005532:	f240 4344 	movw	r3, #1092	@ 0x444
 8005536:	4013      	ands	r3, r2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d107      	bne.n	800554c <HAL_TIM_PWM_Stop_DMA+0x144>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f022 0201 	bic.w	r2, r2, #1
 800554a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d104      	bne.n	800555c <HAL_TIM_PWM_Stop_DMA+0x154>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800555a:	e013      	b.n	8005584 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	2b04      	cmp	r3, #4
 8005560:	d104      	bne.n	800556c <HAL_TIM_PWM_Stop_DMA+0x164>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800556a:	e00b      	b.n	8005584 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	2b08      	cmp	r3, #8
 8005570:	d104      	bne.n	800557c <HAL_TIM_PWM_Stop_DMA+0x174>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800557a:	e003      	b.n	8005584 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005584:	7bfb      	ldrb	r3, [r7, #15]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40010000 	.word	0x40010000

08005594 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d020      	beq.n	80055f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d01b      	beq.n	80055f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f06f 0202 	mvn.w	r2, #2
 80055c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	f003 0303 	and.w	r3, r3, #3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 f99e 	bl	8005920 <HAL_TIM_IC_CaptureCallback>
 80055e4:	e005      	b.n	80055f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f990 	bl	800590c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7fd fe95 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f003 0304 	and.w	r3, r3, #4
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d020      	beq.n	8005644 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f003 0304 	and.w	r3, r3, #4
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01b      	beq.n	8005644 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0204 	mvn.w	r2, #4
 8005614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2202      	movs	r2, #2
 800561a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f978 	bl	8005920 <HAL_TIM_IC_CaptureCallback>
 8005630:	e005      	b.n	800563e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f96a 	bl	800590c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7fd fe6f 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d020      	beq.n	8005690 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f003 0308 	and.w	r3, r3, #8
 8005654:	2b00      	cmp	r3, #0
 8005656:	d01b      	beq.n	8005690 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f06f 0208 	mvn.w	r2, #8
 8005660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2204      	movs	r2, #4
 8005666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	f003 0303 	and.w	r3, r3, #3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 f952 	bl	8005920 <HAL_TIM_IC_CaptureCallback>
 800567c:	e005      	b.n	800568a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f944 	bl	800590c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f7fd fe49 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 0310 	and.w	r3, r3, #16
 8005696:	2b00      	cmp	r3, #0
 8005698:	d020      	beq.n	80056dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d01b      	beq.n	80056dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f06f 0210 	mvn.w	r2, #16
 80056ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2208      	movs	r2, #8
 80056b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f92c 	bl	8005920 <HAL_TIM_IC_CaptureCallback>
 80056c8:	e005      	b.n	80056d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f91e 	bl	800590c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7fd fe23 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00c      	beq.n	8005700 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d007      	beq.n	8005700 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0201 	mvn.w	r2, #1
 80056f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f8fc 	bl	80058f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00c      	beq.n	8005724 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005710:	2b00      	cmp	r3, #0
 8005712:	d007      	beq.n	8005724 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800571c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fcfa 	bl	8006118 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00c      	beq.n	8005748 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005734:	2b00      	cmp	r3, #0
 8005736:	d007      	beq.n	8005748 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 f900 	bl	8005948 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f003 0320 	and.w	r3, r3, #32
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00c      	beq.n	800576c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f003 0320 	and.w	r3, r3, #32
 8005758:	2b00      	cmp	r3, #0
 800575a:	d007      	beq.n	800576c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f06f 0220 	mvn.w	r2, #32
 8005764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fccc 	bl	8006104 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800576c:	bf00      	nop
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b086      	sub	sp, #24
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005780:	2300      	movs	r3, #0
 8005782:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800578a:	2b01      	cmp	r3, #1
 800578c:	d101      	bne.n	8005792 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800578e:	2302      	movs	r3, #2
 8005790:	e0ae      	b.n	80058f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b0c      	cmp	r3, #12
 800579e:	f200 809f 	bhi.w	80058e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80057a2:	a201      	add	r2, pc, #4	@ (adr r2, 80057a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a8:	080057dd 	.word	0x080057dd
 80057ac:	080058e1 	.word	0x080058e1
 80057b0:	080058e1 	.word	0x080058e1
 80057b4:	080058e1 	.word	0x080058e1
 80057b8:	0800581d 	.word	0x0800581d
 80057bc:	080058e1 	.word	0x080058e1
 80057c0:	080058e1 	.word	0x080058e1
 80057c4:	080058e1 	.word	0x080058e1
 80057c8:	0800585f 	.word	0x0800585f
 80057cc:	080058e1 	.word	0x080058e1
 80057d0:	080058e1 	.word	0x080058e1
 80057d4:	080058e1 	.word	0x080058e1
 80057d8:	0800589f 	.word	0x0800589f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68b9      	ldr	r1, [r7, #8]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 fa1c 	bl	8005c20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	699a      	ldr	r2, [r3, #24]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0208 	orr.w	r2, r2, #8
 80057f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	699a      	ldr	r2, [r3, #24]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0204 	bic.w	r2, r2, #4
 8005806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6999      	ldr	r1, [r3, #24]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	691a      	ldr	r2, [r3, #16]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	430a      	orrs	r2, r1
 8005818:	619a      	str	r2, [r3, #24]
      break;
 800581a:	e064      	b.n	80058e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68b9      	ldr	r1, [r7, #8]
 8005822:	4618      	mov	r0, r3
 8005824:	f000 fa62 	bl	8005cec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	699a      	ldr	r2, [r3, #24]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6999      	ldr	r1, [r3, #24]
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	021a      	lsls	r2, r3, #8
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	619a      	str	r2, [r3, #24]
      break;
 800585c:	e043      	b.n	80058e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68b9      	ldr	r1, [r7, #8]
 8005864:	4618      	mov	r0, r3
 8005866:	f000 faad 	bl	8005dc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	69da      	ldr	r2, [r3, #28]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f042 0208 	orr.w	r2, r2, #8
 8005878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69da      	ldr	r2, [r3, #28]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f022 0204 	bic.w	r2, r2, #4
 8005888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	69d9      	ldr	r1, [r3, #28]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	691a      	ldr	r2, [r3, #16]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	61da      	str	r2, [r3, #28]
      break;
 800589c:	e023      	b.n	80058e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68b9      	ldr	r1, [r7, #8]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f000 faf7 	bl	8005e98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69da      	ldr	r2, [r3, #28]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69da      	ldr	r2, [r3, #28]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69d9      	ldr	r1, [r3, #28]
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	021a      	lsls	r2, r3, #8
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	430a      	orrs	r2, r1
 80058dc:	61da      	str	r2, [r3, #28]
      break;
 80058de:	e002      	b.n	80058e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	75fb      	strb	r3, [r7, #23]
      break;
 80058e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3718      	adds	r7, #24
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800593c:	bf00      	nop
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800597c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005982:	687a      	ldr	r2, [r7, #4]
 8005984:	429a      	cmp	r2, r3
 8005986:	d107      	bne.n	8005998 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2201      	movs	r2, #1
 800598c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005996:	e02a      	b.n	80059ee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d107      	bne.n	80059b2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2202      	movs	r2, #2
 80059a6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059b0:	e01d      	b.n	80059ee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d107      	bne.n	80059cc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2204      	movs	r2, #4
 80059c0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059ca:	e010      	b.n	80059ee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d107      	bne.n	80059e6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2208      	movs	r2, #8
 80059da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059e4:	e003      	b.n	80059ee <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f7ff ffb4 	bl	800595c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	771a      	strb	r2, [r3, #28]
}
 80059fa:	bf00      	nop
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005a02:	b580      	push	{r7, lr}
 8005a04:	b084      	sub	sp, #16
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a0e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d10b      	bne.n	8005a32 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d136      	bne.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a30:	e031      	b.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d10b      	bne.n	8005a54 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	69db      	ldr	r3, [r3, #28]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d125      	bne.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a52:	e020      	b.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d10b      	bne.n	8005a76 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2204      	movs	r2, #4
 8005a62:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	69db      	ldr	r3, [r3, #28]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d114      	bne.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a74:	e00f      	b.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d10a      	bne.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2208      	movs	r2, #8
 8005a84:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d103      	bne.n	8005a96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f7fd fc40 	bl	800331c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	771a      	strb	r2, [r3, #28]
}
 8005aa2:	bf00      	nop
 8005aa4:	3710      	adds	r7, #16
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b084      	sub	sp, #16
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d103      	bne.n	8005aca <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	771a      	strb	r2, [r3, #28]
 8005ac8:	e019      	b.n	8005afe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d103      	bne.n	8005adc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	771a      	strb	r2, [r3, #28]
 8005ada:	e010      	b.n	8005afe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d103      	bne.n	8005aee <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2204      	movs	r2, #4
 8005aea:	771a      	strb	r2, [r3, #28]
 8005aec:	e007      	b.n	8005afe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d102      	bne.n	8005afe <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2208      	movs	r2, #8
 8005afc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f7ff ff18 	bl	8005934 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	771a      	strb	r2, [r3, #28]
}
 8005b0a:	bf00      	nop
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
	...

08005b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a37      	ldr	r2, [pc, #220]	@ (8005c04 <TIM_Base_SetConfig+0xf0>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00f      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b32:	d00b      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a34      	ldr	r2, [pc, #208]	@ (8005c08 <TIM_Base_SetConfig+0xf4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d007      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a33      	ldr	r2, [pc, #204]	@ (8005c0c <TIM_Base_SetConfig+0xf8>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0x38>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a32      	ldr	r2, [pc, #200]	@ (8005c10 <TIM_Base_SetConfig+0xfc>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d108      	bne.n	8005b5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a28      	ldr	r2, [pc, #160]	@ (8005c04 <TIM_Base_SetConfig+0xf0>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d01b      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b6c:	d017      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a25      	ldr	r2, [pc, #148]	@ (8005c08 <TIM_Base_SetConfig+0xf4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d013      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a24      	ldr	r2, [pc, #144]	@ (8005c0c <TIM_Base_SetConfig+0xf8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d00f      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a23      	ldr	r2, [pc, #140]	@ (8005c10 <TIM_Base_SetConfig+0xfc>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d00b      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a22      	ldr	r2, [pc, #136]	@ (8005c14 <TIM_Base_SetConfig+0x100>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d007      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a21      	ldr	r2, [pc, #132]	@ (8005c18 <TIM_Base_SetConfig+0x104>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d003      	beq.n	8005b9e <TIM_Base_SetConfig+0x8a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a20      	ldr	r2, [pc, #128]	@ (8005c1c <TIM_Base_SetConfig+0x108>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d108      	bne.n	8005bb0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	689a      	ldr	r2, [r3, #8]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a0c      	ldr	r2, [pc, #48]	@ (8005c04 <TIM_Base_SetConfig+0xf0>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d103      	bne.n	8005bde <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	691a      	ldr	r2, [r3, #16]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f043 0204 	orr.w	r2, r3, #4
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	601a      	str	r2, [r3, #0]
}
 8005bf6:	bf00      	nop
 8005bf8:	3714      	adds	r7, #20
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	40010000 	.word	0x40010000
 8005c08:	40000400 	.word	0x40000400
 8005c0c:	40000800 	.word	0x40000800
 8005c10:	40000c00 	.word	0x40000c00
 8005c14:	40014000 	.word	0x40014000
 8005c18:	40014400 	.word	0x40014400
 8005c1c:	40014800 	.word	0x40014800

08005c20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	f023 0201 	bic.w	r2, r3, #1
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0303 	bic.w	r3, r3, #3
 8005c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f023 0302 	bic.w	r3, r3, #2
 8005c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a1c      	ldr	r2, [pc, #112]	@ (8005ce8 <TIM_OC1_SetConfig+0xc8>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d10c      	bne.n	8005c96 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f023 0308 	bic.w	r3, r3, #8
 8005c82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f023 0304 	bic.w	r3, r3, #4
 8005c94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a13      	ldr	r2, [pc, #76]	@ (8005ce8 <TIM_OC1_SetConfig+0xc8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d111      	bne.n	8005cc2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	621a      	str	r2, [r3, #32]
}
 8005cdc:	bf00      	nop
 8005cde:	371c      	adds	r7, #28
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	40010000 	.word	0x40010000

08005cec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b087      	sub	sp, #28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f023 0210 	bic.w	r2, r3, #16
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	021b      	lsls	r3, r3, #8
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	f023 0320 	bic.w	r3, r3, #32
 8005d36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	011b      	lsls	r3, r3, #4
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a1e      	ldr	r2, [pc, #120]	@ (8005dc0 <TIM_OC2_SetConfig+0xd4>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d10d      	bne.n	8005d68 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a15      	ldr	r2, [pc, #84]	@ (8005dc0 <TIM_OC2_SetConfig+0xd4>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d113      	bne.n	8005d98 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	695b      	ldr	r3, [r3, #20]
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	621a      	str	r2, [r3, #32]
}
 8005db2:	bf00      	nop
 8005db4:	371c      	adds	r7, #28
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40010000 	.word	0x40010000

08005dc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0303 	bic.w	r3, r3, #3
 8005dfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	021b      	lsls	r3, r3, #8
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8005e94 <TIM_OC3_SetConfig+0xd0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d10d      	bne.n	8005e3e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	021b      	lsls	r3, r3, #8
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a14      	ldr	r2, [pc, #80]	@ (8005e94 <TIM_OC3_SetConfig+0xd0>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d113      	bne.n	8005e6e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	621a      	str	r2, [r3, #32]
}
 8005e88:	bf00      	nop
 8005e8a:	371c      	adds	r7, #28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr
 8005e94:	40010000 	.word	0x40010000

08005e98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69db      	ldr	r3, [r3, #28]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	021b      	lsls	r3, r3, #8
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ee2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	031b      	lsls	r3, r3, #12
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a10      	ldr	r2, [pc, #64]	@ (8005f34 <TIM_OC4_SetConfig+0x9c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d109      	bne.n	8005f0c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005efe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	019b      	lsls	r3, r3, #6
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	621a      	str	r2, [r3, #32]
}
 8005f26:	bf00      	nop
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	40010000 	.word	0x40010000

08005f38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b087      	sub	sp, #28
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a1a      	ldr	r2, [r3, #32]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	43db      	mvns	r3, r3
 8005f5a:	401a      	ands	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6a1a      	ldr	r2, [r3, #32]
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 031f 	and.w	r3, r3, #31
 8005f6a:	6879      	ldr	r1, [r7, #4]
 8005f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f70:	431a      	orrs	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	621a      	str	r2, [r3, #32]
}
 8005f76:	bf00      	nop
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
	...

08005f84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f98:	2302      	movs	r3, #2
 8005f9a:	e050      	b.n	800603e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1c      	ldr	r2, [pc, #112]	@ (800604c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d018      	beq.n	8006012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe8:	d013      	beq.n	8006012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a18      	ldr	r2, [pc, #96]	@ (8006050 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d00e      	beq.n	8006012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a16      	ldr	r2, [pc, #88]	@ (8006054 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d009      	beq.n	8006012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a15      	ldr	r2, [pc, #84]	@ (8006058 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d004      	beq.n	8006012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a13      	ldr	r2, [pc, #76]	@ (800605c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d10c      	bne.n	800602c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006018:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	4313      	orrs	r3, r2
 8006022:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68ba      	ldr	r2, [r7, #8]
 800602a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	40010000 	.word	0x40010000
 8006050:	40000400 	.word	0x40000400
 8006054:	40000800 	.word	0x40000800
 8006058:	40000c00 	.word	0x40000c00
 800605c:	40014000 	.word	0x40014000

08006060 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800606a:	2300      	movs	r3, #0
 800606c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006074:	2b01      	cmp	r3, #1
 8006076:	d101      	bne.n	800607c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006078:	2302      	movs	r3, #2
 800607a:	e03d      	b.n	80060f8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	4313      	orrs	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	4313      	orrs	r3, r2
 800609e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	e042      	b.n	80061c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d106      	bne.n	8006158 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f7fc fdc2 	bl	8002cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2224      	movs	r2, #36	@ 0x24
 800615c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68da      	ldr	r2, [r3, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800616e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f82b 	bl	80061cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	691a      	ldr	r2, [r3, #16]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006184:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	695a      	ldr	r2, [r3, #20]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006194:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68da      	ldr	r2, [r3, #12]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2220      	movs	r2, #32
 80061b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2220      	movs	r2, #32
 80061b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061d0:	b0c0      	sub	sp, #256	@ 0x100
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80061e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e8:	68d9      	ldr	r1, [r3, #12]
 80061ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	ea40 0301 	orr.w	r3, r0, r1
 80061f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	431a      	orrs	r2, r3
 8006204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	431a      	orrs	r2, r3
 800620c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	4313      	orrs	r3, r2
 8006214:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006224:	f021 010c 	bic.w	r1, r1, #12
 8006228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006232:	430b      	orrs	r3, r1
 8006234:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006246:	6999      	ldr	r1, [r3, #24]
 8006248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	ea40 0301 	orr.w	r3, r0, r1
 8006252:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	4b8f      	ldr	r3, [pc, #572]	@ (8006498 <UART_SetConfig+0x2cc>)
 800625c:	429a      	cmp	r2, r3
 800625e:	d005      	beq.n	800626c <UART_SetConfig+0xa0>
 8006260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	4b8d      	ldr	r3, [pc, #564]	@ (800649c <UART_SetConfig+0x2d0>)
 8006268:	429a      	cmp	r2, r3
 800626a:	d104      	bne.n	8006276 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800626c:	f7fe fc0e 	bl	8004a8c <HAL_RCC_GetPCLK2Freq>
 8006270:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006274:	e003      	b.n	800627e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006276:	f7fe fbf5 	bl	8004a64 <HAL_RCC_GetPCLK1Freq>
 800627a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800627e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006282:	69db      	ldr	r3, [r3, #28]
 8006284:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006288:	f040 810c 	bne.w	80064a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800628c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006290:	2200      	movs	r2, #0
 8006292:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006296:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800629a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800629e:	4622      	mov	r2, r4
 80062a0:	462b      	mov	r3, r5
 80062a2:	1891      	adds	r1, r2, r2
 80062a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062a6:	415b      	adcs	r3, r3
 80062a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062ae:	4621      	mov	r1, r4
 80062b0:	eb12 0801 	adds.w	r8, r2, r1
 80062b4:	4629      	mov	r1, r5
 80062b6:	eb43 0901 	adc.w	r9, r3, r1
 80062ba:	f04f 0200 	mov.w	r2, #0
 80062be:	f04f 0300 	mov.w	r3, #0
 80062c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062ce:	4690      	mov	r8, r2
 80062d0:	4699      	mov	r9, r3
 80062d2:	4623      	mov	r3, r4
 80062d4:	eb18 0303 	adds.w	r3, r8, r3
 80062d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062dc:	462b      	mov	r3, r5
 80062de:	eb49 0303 	adc.w	r3, r9, r3
 80062e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80062e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80062f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80062f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80062fa:	460b      	mov	r3, r1
 80062fc:	18db      	adds	r3, r3, r3
 80062fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006300:	4613      	mov	r3, r2
 8006302:	eb42 0303 	adc.w	r3, r2, r3
 8006306:	657b      	str	r3, [r7, #84]	@ 0x54
 8006308:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800630c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006310:	f7f9 ff60 	bl	80001d4 <__aeabi_uldivmod>
 8006314:	4602      	mov	r2, r0
 8006316:	460b      	mov	r3, r1
 8006318:	4b61      	ldr	r3, [pc, #388]	@ (80064a0 <UART_SetConfig+0x2d4>)
 800631a:	fba3 2302 	umull	r2, r3, r3, r2
 800631e:	095b      	lsrs	r3, r3, #5
 8006320:	011c      	lsls	r4, r3, #4
 8006322:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006326:	2200      	movs	r2, #0
 8006328:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800632c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006330:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006334:	4642      	mov	r2, r8
 8006336:	464b      	mov	r3, r9
 8006338:	1891      	adds	r1, r2, r2
 800633a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800633c:	415b      	adcs	r3, r3
 800633e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006340:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006344:	4641      	mov	r1, r8
 8006346:	eb12 0a01 	adds.w	sl, r2, r1
 800634a:	4649      	mov	r1, r9
 800634c:	eb43 0b01 	adc.w	fp, r3, r1
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800635c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006360:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006364:	4692      	mov	sl, r2
 8006366:	469b      	mov	fp, r3
 8006368:	4643      	mov	r3, r8
 800636a:	eb1a 0303 	adds.w	r3, sl, r3
 800636e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006372:	464b      	mov	r3, r9
 8006374:	eb4b 0303 	adc.w	r3, fp, r3
 8006378:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800637c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006388:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800638c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006390:	460b      	mov	r3, r1
 8006392:	18db      	adds	r3, r3, r3
 8006394:	643b      	str	r3, [r7, #64]	@ 0x40
 8006396:	4613      	mov	r3, r2
 8006398:	eb42 0303 	adc.w	r3, r2, r3
 800639c:	647b      	str	r3, [r7, #68]	@ 0x44
 800639e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063a6:	f7f9 ff15 	bl	80001d4 <__aeabi_uldivmod>
 80063aa:	4602      	mov	r2, r0
 80063ac:	460b      	mov	r3, r1
 80063ae:	4611      	mov	r1, r2
 80063b0:	4b3b      	ldr	r3, [pc, #236]	@ (80064a0 <UART_SetConfig+0x2d4>)
 80063b2:	fba3 2301 	umull	r2, r3, r3, r1
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	2264      	movs	r2, #100	@ 0x64
 80063ba:	fb02 f303 	mul.w	r3, r2, r3
 80063be:	1acb      	subs	r3, r1, r3
 80063c0:	00db      	lsls	r3, r3, #3
 80063c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063c6:	4b36      	ldr	r3, [pc, #216]	@ (80064a0 <UART_SetConfig+0x2d4>)
 80063c8:	fba3 2302 	umull	r2, r3, r3, r2
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063d4:	441c      	add	r4, r3
 80063d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063da:	2200      	movs	r2, #0
 80063dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80063e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80063e8:	4642      	mov	r2, r8
 80063ea:	464b      	mov	r3, r9
 80063ec:	1891      	adds	r1, r2, r2
 80063ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80063f0:	415b      	adcs	r3, r3
 80063f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80063f8:	4641      	mov	r1, r8
 80063fa:	1851      	adds	r1, r2, r1
 80063fc:	6339      	str	r1, [r7, #48]	@ 0x30
 80063fe:	4649      	mov	r1, r9
 8006400:	414b      	adcs	r3, r1
 8006402:	637b      	str	r3, [r7, #52]	@ 0x34
 8006404:	f04f 0200 	mov.w	r2, #0
 8006408:	f04f 0300 	mov.w	r3, #0
 800640c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006410:	4659      	mov	r1, fp
 8006412:	00cb      	lsls	r3, r1, #3
 8006414:	4651      	mov	r1, sl
 8006416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800641a:	4651      	mov	r1, sl
 800641c:	00ca      	lsls	r2, r1, #3
 800641e:	4610      	mov	r0, r2
 8006420:	4619      	mov	r1, r3
 8006422:	4603      	mov	r3, r0
 8006424:	4642      	mov	r2, r8
 8006426:	189b      	adds	r3, r3, r2
 8006428:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800642c:	464b      	mov	r3, r9
 800642e:	460a      	mov	r2, r1
 8006430:	eb42 0303 	adc.w	r3, r2, r3
 8006434:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006444:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006448:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800644c:	460b      	mov	r3, r1
 800644e:	18db      	adds	r3, r3, r3
 8006450:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006452:	4613      	mov	r3, r2
 8006454:	eb42 0303 	adc.w	r3, r2, r3
 8006458:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800645a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800645e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006462:	f7f9 feb7 	bl	80001d4 <__aeabi_uldivmod>
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	4b0d      	ldr	r3, [pc, #52]	@ (80064a0 <UART_SetConfig+0x2d4>)
 800646c:	fba3 1302 	umull	r1, r3, r3, r2
 8006470:	095b      	lsrs	r3, r3, #5
 8006472:	2164      	movs	r1, #100	@ 0x64
 8006474:	fb01 f303 	mul.w	r3, r1, r3
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	3332      	adds	r3, #50	@ 0x32
 800647e:	4a08      	ldr	r2, [pc, #32]	@ (80064a0 <UART_SetConfig+0x2d4>)
 8006480:	fba2 2303 	umull	r2, r3, r2, r3
 8006484:	095b      	lsrs	r3, r3, #5
 8006486:	f003 0207 	and.w	r2, r3, #7
 800648a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4422      	add	r2, r4
 8006492:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006494:	e106      	b.n	80066a4 <UART_SetConfig+0x4d8>
 8006496:	bf00      	nop
 8006498:	40011000 	.word	0x40011000
 800649c:	40011400 	.word	0x40011400
 80064a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064a8:	2200      	movs	r2, #0
 80064aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064b6:	4642      	mov	r2, r8
 80064b8:	464b      	mov	r3, r9
 80064ba:	1891      	adds	r1, r2, r2
 80064bc:	6239      	str	r1, [r7, #32]
 80064be:	415b      	adcs	r3, r3
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80064c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064c6:	4641      	mov	r1, r8
 80064c8:	1854      	adds	r4, r2, r1
 80064ca:	4649      	mov	r1, r9
 80064cc:	eb43 0501 	adc.w	r5, r3, r1
 80064d0:	f04f 0200 	mov.w	r2, #0
 80064d4:	f04f 0300 	mov.w	r3, #0
 80064d8:	00eb      	lsls	r3, r5, #3
 80064da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064de:	00e2      	lsls	r2, r4, #3
 80064e0:	4614      	mov	r4, r2
 80064e2:	461d      	mov	r5, r3
 80064e4:	4643      	mov	r3, r8
 80064e6:	18e3      	adds	r3, r4, r3
 80064e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064ec:	464b      	mov	r3, r9
 80064ee:	eb45 0303 	adc.w	r3, r5, r3
 80064f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80064f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006502:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006506:	f04f 0200 	mov.w	r2, #0
 800650a:	f04f 0300 	mov.w	r3, #0
 800650e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006512:	4629      	mov	r1, r5
 8006514:	008b      	lsls	r3, r1, #2
 8006516:	4621      	mov	r1, r4
 8006518:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800651c:	4621      	mov	r1, r4
 800651e:	008a      	lsls	r2, r1, #2
 8006520:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006524:	f7f9 fe56 	bl	80001d4 <__aeabi_uldivmod>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4b60      	ldr	r3, [pc, #384]	@ (80066b0 <UART_SetConfig+0x4e4>)
 800652e:	fba3 2302 	umull	r2, r3, r3, r2
 8006532:	095b      	lsrs	r3, r3, #5
 8006534:	011c      	lsls	r4, r3, #4
 8006536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800653a:	2200      	movs	r2, #0
 800653c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006540:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006544:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006548:	4642      	mov	r2, r8
 800654a:	464b      	mov	r3, r9
 800654c:	1891      	adds	r1, r2, r2
 800654e:	61b9      	str	r1, [r7, #24]
 8006550:	415b      	adcs	r3, r3
 8006552:	61fb      	str	r3, [r7, #28]
 8006554:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006558:	4641      	mov	r1, r8
 800655a:	1851      	adds	r1, r2, r1
 800655c:	6139      	str	r1, [r7, #16]
 800655e:	4649      	mov	r1, r9
 8006560:	414b      	adcs	r3, r1
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	f04f 0200 	mov.w	r2, #0
 8006568:	f04f 0300 	mov.w	r3, #0
 800656c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006570:	4659      	mov	r1, fp
 8006572:	00cb      	lsls	r3, r1, #3
 8006574:	4651      	mov	r1, sl
 8006576:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800657a:	4651      	mov	r1, sl
 800657c:	00ca      	lsls	r2, r1, #3
 800657e:	4610      	mov	r0, r2
 8006580:	4619      	mov	r1, r3
 8006582:	4603      	mov	r3, r0
 8006584:	4642      	mov	r2, r8
 8006586:	189b      	adds	r3, r3, r2
 8006588:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800658c:	464b      	mov	r3, r9
 800658e:	460a      	mov	r2, r1
 8006590:	eb42 0303 	adc.w	r3, r2, r3
 8006594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065a4:	f04f 0200 	mov.w	r2, #0
 80065a8:	f04f 0300 	mov.w	r3, #0
 80065ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065b0:	4649      	mov	r1, r9
 80065b2:	008b      	lsls	r3, r1, #2
 80065b4:	4641      	mov	r1, r8
 80065b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ba:	4641      	mov	r1, r8
 80065bc:	008a      	lsls	r2, r1, #2
 80065be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065c2:	f7f9 fe07 	bl	80001d4 <__aeabi_uldivmod>
 80065c6:	4602      	mov	r2, r0
 80065c8:	460b      	mov	r3, r1
 80065ca:	4611      	mov	r1, r2
 80065cc:	4b38      	ldr	r3, [pc, #224]	@ (80066b0 <UART_SetConfig+0x4e4>)
 80065ce:	fba3 2301 	umull	r2, r3, r3, r1
 80065d2:	095b      	lsrs	r3, r3, #5
 80065d4:	2264      	movs	r2, #100	@ 0x64
 80065d6:	fb02 f303 	mul.w	r3, r2, r3
 80065da:	1acb      	subs	r3, r1, r3
 80065dc:	011b      	lsls	r3, r3, #4
 80065de:	3332      	adds	r3, #50	@ 0x32
 80065e0:	4a33      	ldr	r2, [pc, #204]	@ (80066b0 <UART_SetConfig+0x4e4>)
 80065e2:	fba2 2303 	umull	r2, r3, r2, r3
 80065e6:	095b      	lsrs	r3, r3, #5
 80065e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065ec:	441c      	add	r4, r3
 80065ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065f2:	2200      	movs	r2, #0
 80065f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80065f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80065f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80065fc:	4642      	mov	r2, r8
 80065fe:	464b      	mov	r3, r9
 8006600:	1891      	adds	r1, r2, r2
 8006602:	60b9      	str	r1, [r7, #8]
 8006604:	415b      	adcs	r3, r3
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800660c:	4641      	mov	r1, r8
 800660e:	1851      	adds	r1, r2, r1
 8006610:	6039      	str	r1, [r7, #0]
 8006612:	4649      	mov	r1, r9
 8006614:	414b      	adcs	r3, r1
 8006616:	607b      	str	r3, [r7, #4]
 8006618:	f04f 0200 	mov.w	r2, #0
 800661c:	f04f 0300 	mov.w	r3, #0
 8006620:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006624:	4659      	mov	r1, fp
 8006626:	00cb      	lsls	r3, r1, #3
 8006628:	4651      	mov	r1, sl
 800662a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800662e:	4651      	mov	r1, sl
 8006630:	00ca      	lsls	r2, r1, #3
 8006632:	4610      	mov	r0, r2
 8006634:	4619      	mov	r1, r3
 8006636:	4603      	mov	r3, r0
 8006638:	4642      	mov	r2, r8
 800663a:	189b      	adds	r3, r3, r2
 800663c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800663e:	464b      	mov	r3, r9
 8006640:	460a      	mov	r2, r1
 8006642:	eb42 0303 	adc.w	r3, r2, r3
 8006646:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	663b      	str	r3, [r7, #96]	@ 0x60
 8006652:	667a      	str	r2, [r7, #100]	@ 0x64
 8006654:	f04f 0200 	mov.w	r2, #0
 8006658:	f04f 0300 	mov.w	r3, #0
 800665c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006660:	4649      	mov	r1, r9
 8006662:	008b      	lsls	r3, r1, #2
 8006664:	4641      	mov	r1, r8
 8006666:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800666a:	4641      	mov	r1, r8
 800666c:	008a      	lsls	r2, r1, #2
 800666e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006672:	f7f9 fdaf 	bl	80001d4 <__aeabi_uldivmod>
 8006676:	4602      	mov	r2, r0
 8006678:	460b      	mov	r3, r1
 800667a:	4b0d      	ldr	r3, [pc, #52]	@ (80066b0 <UART_SetConfig+0x4e4>)
 800667c:	fba3 1302 	umull	r1, r3, r3, r2
 8006680:	095b      	lsrs	r3, r3, #5
 8006682:	2164      	movs	r1, #100	@ 0x64
 8006684:	fb01 f303 	mul.w	r3, r1, r3
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	3332      	adds	r3, #50	@ 0x32
 800668e:	4a08      	ldr	r2, [pc, #32]	@ (80066b0 <UART_SetConfig+0x4e4>)
 8006690:	fba2 2303 	umull	r2, r3, r2, r3
 8006694:	095b      	lsrs	r3, r3, #5
 8006696:	f003 020f 	and.w	r2, r3, #15
 800669a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4422      	add	r2, r4
 80066a2:	609a      	str	r2, [r3, #8]
}
 80066a4:	bf00      	nop
 80066a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066aa:	46bd      	mov	sp, r7
 80066ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066b0:	51eb851f 	.word	0x51eb851f

080066b4 <memset>:
 80066b4:	4402      	add	r2, r0
 80066b6:	4603      	mov	r3, r0
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d100      	bne.n	80066be <memset+0xa>
 80066bc:	4770      	bx	lr
 80066be:	f803 1b01 	strb.w	r1, [r3], #1
 80066c2:	e7f9      	b.n	80066b8 <memset+0x4>

080066c4 <__libc_init_array>:
 80066c4:	b570      	push	{r4, r5, r6, lr}
 80066c6:	4d0d      	ldr	r5, [pc, #52]	@ (80066fc <__libc_init_array+0x38>)
 80066c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006700 <__libc_init_array+0x3c>)
 80066ca:	1b64      	subs	r4, r4, r5
 80066cc:	10a4      	asrs	r4, r4, #2
 80066ce:	2600      	movs	r6, #0
 80066d0:	42a6      	cmp	r6, r4
 80066d2:	d109      	bne.n	80066e8 <__libc_init_array+0x24>
 80066d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006704 <__libc_init_array+0x40>)
 80066d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006708 <__libc_init_array+0x44>)
 80066d8:	f000 f818 	bl	800670c <_init>
 80066dc:	1b64      	subs	r4, r4, r5
 80066de:	10a4      	asrs	r4, r4, #2
 80066e0:	2600      	movs	r6, #0
 80066e2:	42a6      	cmp	r6, r4
 80066e4:	d105      	bne.n	80066f2 <__libc_init_array+0x2e>
 80066e6:	bd70      	pop	{r4, r5, r6, pc}
 80066e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ec:	4798      	blx	r3
 80066ee:	3601      	adds	r6, #1
 80066f0:	e7ee      	b.n	80066d0 <__libc_init_array+0xc>
 80066f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066f6:	4798      	blx	r3
 80066f8:	3601      	adds	r6, #1
 80066fa:	e7f2      	b.n	80066e2 <__libc_init_array+0x1e>
 80066fc:	08006a0c 	.word	0x08006a0c
 8006700:	08006a0c 	.word	0x08006a0c
 8006704:	08006a0c 	.word	0x08006a0c
 8006708:	08006a10 	.word	0x08006a10

0800670c <_init>:
 800670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670e:	bf00      	nop
 8006710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006712:	bc08      	pop	{r3}
 8006714:	469e      	mov	lr, r3
 8006716:	4770      	bx	lr

08006718 <_fini>:
 8006718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800671a:	bf00      	nop
 800671c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800671e:	bc08      	pop	{r3}
 8006720:	469e      	mov	lr, r3
 8006722:	4770      	bx	lr
