
---------- Begin Simulation Statistics ----------
final_tick                                45368463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 515274                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748460                       # Number of bytes of host memory used
host_op_rate                                   961378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.41                       # Real time elapsed on the host
host_tick_rate                             2337698485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18657738                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045368                       # Number of seconds simulated
sim_ticks                                 45368463000                       # Number of ticks simulated
system.cpu.Branches                           2247253                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      18657738                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2414291                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           222                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1337989                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           194                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    12959861                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           167                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         45368463                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   45368463                       # Number of busy cycles
system.cpu.num_cc_register_reads             11294363                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6187541                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1675696                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 164291                       # Number of float alu accesses
system.cpu.num_fp_insts                        164291                       # number of float instructions
system.cpu.num_fp_register_reads               262279                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              130621                       # number of times the floating registers were written
system.cpu.num_func_calls                      352860                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              18493027                       # Number of integer alu accesses
system.cpu.num_int_insts                     18493027                       # number of integer instructions
system.cpu.num_int_register_reads            36543892                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14903125                       # number of times the integer registers were written
system.cpu.num_load_insts                     2412065                       # Number of load instructions
system.cpu.num_mem_refs                       3749393                       # number of memory refs
system.cpu.num_store_insts                    1337328                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 53286      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  14726010     78.93%     79.21% # Class of executed instruction
system.cpu.op_class::IntMult                     1407      0.01%     79.22% # Class of executed instruction
system.cpu.op_class::IntDiv                       973      0.01%     79.23% # Class of executed instruction
system.cpu.op_class::FloatAdd                     653      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.23% # Class of executed instruction
system.cpu.op_class::SimdAlu                    58338      0.31%     79.54% # Class of executed instruction
system.cpu.op_class::SimdCmp                      834      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32748      0.18%     79.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                   33704      0.18%     79.90% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 469      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.90% # Class of executed instruction
system.cpu.op_class::MemRead                  2379592     12.75%     92.66% # Class of executed instruction
system.cpu.op_class::MemWrite                 1334695      7.15%     99.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead               32473      0.17%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2633      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18657831                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       166183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        16352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         333062                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            16352                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              540                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6119                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3419                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        19637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        19637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       611776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       611776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  611776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9538                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10183000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           51236500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         12855910                       # number of demand (read+write) hits
system.icache.demand_hits::total             12855910                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        12855910                       # number of overall hits
system.icache.overall_hits::total            12855910                       # number of overall hits
system.icache.demand_misses::.cpu.inst         103951                       # number of demand (read+write) misses
system.icache.demand_misses::total             103951                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        103951                       # number of overall misses
system.icache.overall_misses::total            103951                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   5383129000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   5383129000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   5383129000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   5383129000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     12959861                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         12959861                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     12959861                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        12959861                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.008021                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.008021                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.008021                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.008021                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 51785.254591                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 51785.254591                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 51785.254591                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 51785.254591                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       103951                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        103951                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       103951                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       103951                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   5175227000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   5175227000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   5175227000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   5175227000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.008021                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.008021                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.008021                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.008021                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 49785.254591                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 49785.254591                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 49785.254591                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 49785.254591                       # average overall mshr miss latency
system.icache.replacements                     103439                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        12855910                       # number of ReadReq hits
system.icache.ReadReq_hits::total            12855910                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        103951                       # number of ReadReq misses
system.icache.ReadReq_misses::total            103951                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   5383129000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   5383129000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     12959861                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        12959861                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.008021                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.008021                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 51785.254591                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 51785.254591                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       103951                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       103951                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   5175227000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   5175227000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008021                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.008021                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49785.254591                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 49785.254591                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               502.151555                       # Cycle average of tags in use
system.icache.tags.total_refs                12959861                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                103951                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                124.672788                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   502.151555                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.980765                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.980765                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13063812                       # Number of tag accesses
system.icache.tags.data_accesses             13063812                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          169088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          441344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              610432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       169088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         169088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2642                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             6896                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 9538                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3726994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9727991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               13454985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3726994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3726994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           29624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 29624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           29624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3726994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9727991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              13484609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2642.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      6892.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                30740                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         9538                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          21                       # Number of write requests accepted
system.mem_ctrl.readBursts                       9538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        21                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                875                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                810                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                845                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                749                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                694                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                613                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                528                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                392                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                403                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                488                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               370                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               458                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               447                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               480                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               601                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               781                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       12.38                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     113918250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    47670000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                292680750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      11948.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30698.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      4864                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  51.02                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   9538                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    21                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     9525                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4670                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     130.658672                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    107.861785                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     93.700175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         2296     49.16%     49.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1169     25.03%     74.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          611     13.08%     87.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          270      5.78%     93.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383          125      2.68%     95.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           92      1.97%     97.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           76      1.63%     99.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           13      0.28%     99.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            7      0.15%     99.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703           10      0.21%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            1      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4670                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  610176                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   610432                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1344                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         13.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      13.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    45357676000                       # Total gap between requests
system.mem_ctrl.avgGap                     4745023.12                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       169088                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       441088                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3726994.233857999556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9722348.319360081106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2642                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         6896                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           21                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     79363750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    213317000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30039.27                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30933.44                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     50.91                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              14130060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               7510305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             28759920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3580892640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        4503854430                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       13628770560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         21763917915                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         479.714685                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  35387816750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1514760000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   8465886250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              19213740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              10212345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             39312840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3580892640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5407872150                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       12867492480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         21924996195                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         483.265131                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  33398098750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1514760000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  10455604250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           94605                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52364                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              146969                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          94605                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52364                       # number of overall hits
system.l2cache.overall_hits::total             146969                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          9346                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         10564                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             19910                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         9346                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        10564                       # number of overall misses
system.l2cache.overall_misses::total            19910                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2875895000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   5452617000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   8328512000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2875895000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   5452617000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   8328512000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       103951                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        62928                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          166879                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       103951                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        62928                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         166879                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.089908                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.167874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.119308                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.089908                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.167874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.119308                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 307713.995292                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 516150.795153                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 418307.985937                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 307713.995292                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 516150.795153                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 418307.985937                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           4780                       # number of writebacks
system.l2cache.writebacks::total                 4780                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         9346                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        10564                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        19910                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         9346                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        10564                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        19910                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2688975000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   5241337000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   7930312000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2688975000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   5241337000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   7930312000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.089908                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.167874                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.119308                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.089908                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.167874                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.119308                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 287713.995292                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 496150.795153                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 398307.985937                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 287713.995292                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 496150.795153                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 398307.985937                       # average overall mshr miss latency
system.l2cache.replacements                     20676                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        50733                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        50733                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        50733                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        50733                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         7162                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         7162                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          281                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             281                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           47                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            47                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data       552000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total       552000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          328                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          328                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.143293                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.143293                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 11744.680851                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 11744.680851                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           47                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           47                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data      3566000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      3566000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.143293                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.143293                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 75872.340426                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 75872.340426                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         8365                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             8365                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         6461                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           6461                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   4458871000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4458871000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        14826                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        14826                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.435788                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.435788                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 690120.879121                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 690120.879121                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         6461                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         6461                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   4329651000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4329651000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.435788                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.435788                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 670120.879121                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 670120.879121                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        94605                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        43999                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       138604                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         9346                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4103                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        13449                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2875895000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    993746000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3869641000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       103951                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        48102                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       152053                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.089908                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.085298                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.088449                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 307713.995292                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 242199.853766                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 287727.042903                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         9346                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4103                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        13449                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2688975000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    911686000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3600661000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.089908                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085298                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.088449                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 287713.995292                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 222199.853766                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 267727.042903                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3384.880861                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 325859                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                24772                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                13.154327                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   154.715304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   798.752880                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2431.412677                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.037772                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.195008                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.593607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.826387                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1321                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2585                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               357834                       # Number of tag accesses
system.l2cache.tags.data_accesses              357834                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             4782                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             3004                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 7786                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            4782                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            3004                       # number of overall hits
system.l3Dram.overall_hits::total                7786                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           4564                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           7560                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              12124                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          4564                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          7560                       # number of overall misses
system.l3Dram.overall_misses::total             12124                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   2248827000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   4866093000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   7114920000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   2248827000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   4866093000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   7114920000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         9346                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        10564                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            19910                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         9346                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        10564                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           19910                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.488337                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.715638                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.608940                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.488337                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.715638                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.608940                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 492731.595092                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 643663.095238                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 586845.925437                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 492731.595092                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 643663.095238                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 586845.925437                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks             381                       # number of writebacks
system.l3Dram.writebacks::total                   381                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         4564                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         7560                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         12124                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         4564                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         7560                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        12124                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   2016063000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   4480533000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   6496596000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   2016063000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   4480533000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   6496596000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.488337                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.715638                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.608940                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.488337                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.715638                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.608940                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 441731.595092                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 592663.095238                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 535845.925437                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 441731.595092                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 592663.095238                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 535845.925437                       # average overall mshr miss latency
system.l3Dram.replacements                       7493                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         4780                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         4780                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         4780                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         4780                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         4001                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         4001                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data           46                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total               46                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              1                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           47                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.021277                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.021277                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data       181000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total       181000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.021277                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.021277                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           340                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               340                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         6121                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            6121                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   4176578000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   4176578000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         6461                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          6461                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.947377                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.947377                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 682335.892828                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 682335.892828                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         6121                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         6121                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3864407000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3864407000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.947377                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.947377                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 631335.892828                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 631335.892828                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         4782                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         2664                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          7446                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         4564                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         1439                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         6003                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   2248827000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    689515000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   2938342000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         9346                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         4103                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        13449                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.488337                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.350719                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.446353                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 492731.595092                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 479162.612926                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 489478.927203                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         4564                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         1439                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         6003                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   2016063000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    616126000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   2632189000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.488337                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.350719                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.446353                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 441731.595092                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 428162.612926                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 438478.927203                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              4499.552395                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   32356                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 14121                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.291339                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   411.925415                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   850.079864                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3237.547116                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.050284                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.103770                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.395208                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.549262                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         6628                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1396                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         5075                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.809082                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 50479                       # Number of tag accesses
system.l3Dram.tags.data_accesses                50479                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3688856                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3688856                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3688931                       # number of overall hits
system.dcache.overall_hits::total             3688931                       # number of overall hits
system.dcache.demand_misses::.cpu.data          63256                       # number of demand (read+write) misses
system.dcache.demand_misses::total              63256                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         63256                       # number of overall misses
system.dcache.overall_misses::total             63256                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   6908201000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   6908201000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   6908201000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   6908201000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3752112                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3752112                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3752187                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3752187                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.016859                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.016859                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.016858                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.016858                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 109210.209308                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 109210.209308                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 109210.209308                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 109210.209308                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           50733                       # number of writebacks
system.dcache.writebacks::total                 50733                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        63256                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         63256                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        63256                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        63256                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   6781689000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   6781689000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   6781689000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   6781689000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.016859                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.016859                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.016858                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.016858                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 107210.209308                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 107210.209308                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 107210.209308                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 107210.209308                       # average overall mshr miss latency
system.dcache.replacements                      62416                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2366114                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2366114                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         48102                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             48102                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   2180288000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   2180288000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2414216                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2414216                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.019924                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.019924                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 45326.348177                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 45326.348177                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        48102                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        48102                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   2084084000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   2084084000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019924                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.019924                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43326.348177                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 43326.348177                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1322742                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1322742                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        15154                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            15154                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4727913000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4727913000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1337896                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1337896                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011327                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011327                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 311991.091461                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 311991.091461                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        15154                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        15154                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4697605000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4697605000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011327                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011327                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 309991.091461                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 309991.091461                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               501.125781                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3752187                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 62928                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 59.626669                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   501.125781                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.978761                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.978761                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3815115                       # Number of tag accesses
system.dcache.tags.data_accesses              3815115                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         1922                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          664                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2586                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         1922                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          664                       # number of overall hits
system.DynamicCache.overall_hits::total          2586                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         2642                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         6896                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total         9538                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         2642                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         6896                       # number of overall misses
system.DynamicCache.overall_misses::total         9538                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1533439000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   4008653000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   5542092000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1533439000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   4008653000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   5542092000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         4564                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         7560                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        12124                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         4564                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         7560                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        12124                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.578878                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.912169                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.786704                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.578878                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.912169                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.786704                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580408.402725                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 581301.189095                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 581053.889704                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580408.402725                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 581301.189095                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 581053.889704                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           21                       # number of writebacks
system.DynamicCache.writebacks::total              21                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         2642                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         6896                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total         9538                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         2642                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         6896                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total         9538                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1189979000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   3112173000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   4302152000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1189979000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   3112173000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   4302152000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.578878                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.912169                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.786704                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.578878                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.912169                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.786704                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450408.402725                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 451301.189095                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 451053.889704                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450408.402725                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 451301.189095                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 451053.889704                       # average overall mshr miss latency
system.DynamicCache.replacements                  750                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks          381                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total          381                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks          381                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total          381                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          486                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          486                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         6119                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         6119                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3551976000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3551976000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         6121                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         6121                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999673                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999673                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 580483.085471                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 580483.085471                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         6119                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         6119                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2756506000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2756506000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999673                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999673                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 450483.085471                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 450483.085471                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         1922                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          662                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2584                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         2642                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          777                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         3419                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1533439000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    456677000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   1990116000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         4564                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         1439                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         6003                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.578878                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.539958                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.569549                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580408.402725                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 587743.886744                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 582075.460661                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         2642                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          777                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         3419                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1189979000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    355667000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   1545646000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.578878                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.539958                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.569549                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450408.402725                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 457743.886744                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 452075.460661                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        5738.948137                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             16740                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs            9617                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.740668                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks    30.110296                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1913.497180                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3795.340660                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.003676                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.233581                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.463298                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.700555                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         8867                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1319                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         7400                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.082397                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           26843                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          26843                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              152053                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         55915                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            138859                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               328                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              328                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              14826                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             14826                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         152053                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       188928                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       311341                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  500269                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      7274304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      6652864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 13927168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             28919                       # Total snoops (count)
system.l2bar.snoopTraffic                      331648                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             196126                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.083375                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.276449                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   179774     91.66%     91.66% # Request fanout histogram
system.l2bar.snoop_fanout::1                    16352      8.34%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               196126                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            434528000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           311853000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           189112000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45368463000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  45368463000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
