Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jul 29 17:21:01 2020
| Host         : LAPTOP-CHGNO6TI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1008)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (467)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1008)
---------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (467)
--------------------------------
 There are 467 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.747     -314.921                     31                 1991        0.077        0.000                      0                 1991       -0.155       -0.155                       1                  1259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
i_clk                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0                         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1                       {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0_1                       {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                               2.487        0.000                      0                  707        0.083        0.000                      0                  707        3.000        0.000                       0                   462  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             7.801        0.000                      0                  469        0.131        0.000                      0                  469        9.022        0.000                       0                   284  
i_clk                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                             -18.747     -314.921                     31                  323        0.153        0.000                      0                  323        4.500        0.000                       0                   276  
  clk_out2_clk_wiz_0                               0.833        0.000                      0                  237        0.154        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0                              94.821        0.000                      0                  167        0.187        0.000                      0                  167       49.500        0.000                       0                    88  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                           -18.746     -314.895                     31                  323        0.153        0.000                      0                  323        4.500        0.000                       0                   276  
  clk_out2_clk_wiz_0_1                             0.834        0.000                      0                  237        0.154        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0_1                            94.826        0.000                      0                  167        0.187        0.000                      0                  167       49.500        0.000                       0                    88  
  clkfbout_clk_wiz_0_1                                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1    PixelClkIO                  5.317        0.000                      0                   38        0.100        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -18.747     -314.921                     31                  323        0.078        0.000                      0                  323  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.833        0.000                      0                  237        0.087        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          3.350        0.000                      0                   24        0.214        0.000                      0                   24  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          3.350        0.000                      0                   24        0.214        0.000                      0                   24  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         94.821        0.000                      0                  167        0.077        0.000                      0                  167  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -18.747     -314.921                     31                  323        0.078        0.000                      0                  323  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.833        0.000                      0                  237        0.087        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        3.355        0.000                      0                   24        0.218        0.000                      0                   24  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       94.821        0.000                      0                  167        0.077        0.000                      0                  167  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        3.355        0.000                      0                   24        0.218        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_1    clk_out1_clk_wiz_1          8.456        0.000                      0                    4        0.441        0.000                      0                    4  
**async_default**     clk_out3_clk_wiz_0    clk_out3_clk_wiz_0         97.210        0.000                      0                   22        0.627        0.000                      0                   22  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         97.210        0.000                      0                   22        0.516        0.000                      0                   22  
**async_default**     clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       97.210        0.000                      0                   22        0.516        0.000                      0                   22  
**async_default**     clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0_1       97.215        0.000                      0                   22        0.627        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.863ns (25.105%)  route 5.558ns (74.895%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.899     6.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.150     6.818 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_8/O
                         net (fo=4, routed)           0.840     7.659    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.360     8.019 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.690     8.708    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.332     9.040 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.040    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.567    11.567    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.003    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.031    11.527    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.863ns (25.122%)  route 5.553ns (74.878%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.899     6.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.150     6.818 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_8/O
                         net (fo=4, routed)           0.840     7.659    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.360     8.019 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.685     8.703    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X35Y21         LUT3 (Prop_lut3_I2_O)        0.332     9.035 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     9.035    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.567    11.567    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.003    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.029    11.525    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 1.832ns (24.837%)  route 5.544ns (75.163%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.767     6.537    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.119     6.656 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_16/O
                         net (fo=4, routed)           0.971     7.627    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.360     7.987 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.677     8.663    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.332     8.995 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.995    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X32Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.003    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.029    11.522    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.832ns (24.864%)  route 5.536ns (75.136%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.767     6.537    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.119     6.656 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_16/O
                         net (fo=4, routed)           0.971     7.627    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.360     7.987 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.669     8.656    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.332     8.988 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.988    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X32Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.564    11.564    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.003    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.031    11.524    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 1.832ns (25.082%)  route 5.472ns (74.918%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.767     6.537    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.119     6.656 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_16/O
                         net (fo=4, routed)           0.971     7.627    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X33Y23         LUT5 (Prop_lut5_I0_O)        0.360     7.987 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.605     8.592    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.332     8.924 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.924    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X32Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.029    11.520    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.863ns (25.656%)  route 5.398ns (74.344%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.899     6.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.150     6.818 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_8/O
                         net (fo=4, routed)           0.840     7.659    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.360     8.019 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.530     8.549    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.332     8.881 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.881    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.567    11.567    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.003    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.031    11.527    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 1.819ns (24.990%)  route 5.460ns (75.010%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.649     6.418    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X34Y21         LUT3 (Prop_lut3_I2_O)        0.116     6.534 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_24/O
                         net (fo=4, routed)           1.184     7.719    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.354     8.073 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.498     8.570    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.328     8.898 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.898    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.079    11.570    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 1.819ns (25.048%)  route 5.443ns (74.952%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.649     6.418    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X34Y21         LUT3 (Prop_lut3_I2_O)        0.116     6.534 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_24/O
                         net (fo=4, routed)           1.184     7.719    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.354     8.073 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.481     8.553    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.328     8.881 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.881    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.079    11.570    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.621ns (22.500%)  route 5.584ns (77.500%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.901     6.670    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.150     6.820 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_20/O
                         net (fo=6, routed)           0.971     7.792    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.326     8.118 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.582     8.700    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X34Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.824 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.824    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.562    11.562    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y24         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.003    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.081    11.572    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 1.393ns (20.739%)  route 5.324ns (79.261%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.619     1.619    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.478     2.097 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_x_o_reg[5]/Q
                         net (fo=3, routed)           1.030     3.127    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Set_X[5]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.295     3.422 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29/O
                         net (fo=1, routed)           0.433     3.855    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_29_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.979 f  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26/O
                         net (fo=1, routed)           0.667     4.646    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_26_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.770 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_25/O
                         net (fo=26, routed)          1.899     6.668    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/set_y_o_reg[9]_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.792 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/Mini_HDMI_Driver_i_7/O
                         net (fo=6, routed)           0.841     7.633    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.757 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.455     8.212    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I2_O)        0.124     8.336 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.336    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568    11.568    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y21         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.003    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.029    11.526    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.609%)  route 0.160ns (49.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.564     0.564    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X30Y10         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addrb_reg[7]/Q
                         net (fo=2, routed)           0.160     0.888    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.875     0.875    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y5          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.805    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.749%)  route 0.307ns (62.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559     0.559    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/clk_out1
    SLICE_X12Y32         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]/Q
                         net (fo=7, routed)           0.089     0.789    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_reg[5]
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.045     0.834 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vsync_i_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.217     1.051    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[1]_0
    SLICE_X18Y32         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.823     0.823    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X18Y32         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2/CLK
                         clock pessimism             -0.005     0.818    
    SLICE_X18Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.933    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_i_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.588     0.588    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y16         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[4]/Q
                         net (fo=4, routed)           0.115     0.844    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i[4]
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.856     0.856    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[20]_srl2/CLK
                         clock pessimism             -0.254     0.602    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.719    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.278%)  route 0.185ns (56.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.589     0.589    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[7]/Q
                         net (fo=4, routed)           0.185     0.914    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i[7]
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.856     0.856    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[23]_srl2/CLK
                         clock pessimism             -0.254     0.602    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.785    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.557     0.557    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X15Y30         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[5]/Q
                         net (fo=3, routed)           0.120     0.817    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[5]
    SLICE_X14Y29         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.824     0.824    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y29         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X14Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.687    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[49]_srl5
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.772    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.833     0.833    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.566    
    SLICE_X0Y34          FDPE (Hold_fdpe_C_D)         0.075     0.641    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y35          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.772    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y35          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y35          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.075     0.641    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.588     0.588    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X33Y16         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[6]/Q
                         net (fo=4, routed)           0.115     0.844    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i[6]
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.856     0.856    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X34Y16         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2/CLK
                         clock pessimism             -0.254     0.602    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.711    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.559     0.559    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X13Y32         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[0]/Q
                         net (fo=2, routed)           0.108     0.808    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i[0]
    SLICE_X14Y31         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.826     0.826    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y31         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X14Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.674    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[54]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.427%)  route 0.139ns (49.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.553     0.553    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X17Y28         FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i_reg[10]/Q
                         net (fo=3, routed)           0.139     0.832    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_i[10]
    SLICE_X14Y28         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[54]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.823     0.823    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/clk_out1
    SLICE_X14Y28         SRL16E                                       r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[54]_srl5/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X14Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.698    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[54]_srl5
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[48]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[48]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[49]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[49]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[19]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[43]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[46]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y31     MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.553ns  (logic 0.459ns (29.548%)  route 1.094ns (70.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           1.094    22.390    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.105    30.192    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.192    
                         arrival time                         -22.390    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.475ns  (logic 0.459ns (31.121%)  route 1.016ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           1.016    22.312    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.105    30.192    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.192    
                         arrival time                         -22.312    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.466ns  (logic 0.459ns (31.300%)  route 1.007ns (68.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           1.007    22.304    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.109    30.188    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.188    
                         arrival time                         -22.304    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.457ns  (logic 0.459ns (31.510%)  route 0.998ns (68.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.998    22.294    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y10          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.102    30.195    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                         -22.294    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.415ns  (logic 0.459ns (32.430%)  route 0.956ns (67.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.956    22.252    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.105    30.192    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.192    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.415ns  (logic 0.459ns (32.449%)  route 0.956ns (67.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.956    22.252    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.101    30.196    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.196    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.378ns  (logic 0.459ns (33.308%)  route 0.919ns (66.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.919    22.215    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.103    30.194    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.194    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.147ns  (logic 0.459ns (40.002%)  route 0.688ns (59.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.063ns = ( 29.107 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.837    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y5           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.688    21.985    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.517    29.107    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y9           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.225    30.332    
                         clock uncertainty           -0.035    30.297    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)       -0.075    30.222    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.095ns  (logic 0.459ns (41.926%)  route 0.636ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.307ns = ( 20.829 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.829    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.288 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.636    21.924    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.225    30.326    
                         clock uncertainty           -0.035    30.291    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.093    30.198    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.198    
                         arrival time                         -21.924    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.071ns  (logic 0.459ns (42.867%)  route 0.612ns (57.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.057ns = ( 29.101 - 19.044 ) 
    Source Clock Delay      (SCD):    11.307ns = ( 20.829 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.198 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.829    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.459    21.288 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/Q
                         net (fo=1, routed)           0.612    21.900    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[3]
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.511    29.101    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
                         clock pessimism              1.225    30.326    
                         clock uncertainty           -0.035    30.291    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.092    30.199    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.199    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                  8.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.692%)  route 0.318ns (69.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y19          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.141     3.634 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/Q
                         net (fo=6, routed)           0.318     3.952    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[2]
    SLICE_X19Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.917    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]/C
                         clock pessimism             -1.162     3.755    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.066     3.821    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.821    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X16Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141     3.633 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tvalid_reg/Q
                         net (fo=2, routed)           0.069     3.702    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]_0[0]
    SLICE_X16Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.917    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X16Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]/C
                         clock pessimism             -1.425     3.492    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.071     3.563    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tvalid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y17          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/Q
                         net (fo=1, routed)           0.086     3.725    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl0_datahs[0]
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.831     4.923    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]/C
                         clock pessimism             -1.411     3.512    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.057     3.569    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.299%)  route 0.357ns (71.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    1.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.559     3.494    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X16Y15         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[11]/Q
                         net (fo=1, routed)           0.357     3.992    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[11]
    SLICE_X19Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.826     4.918    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X19Y13         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]/C
                         clock pessimism             -1.162     3.756    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.070     3.826    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.563     3.498    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X5Y16          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     3.639 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][12]/Q
                         net (fo=9, routed)           0.129     3.767    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg_n_0_[1][12]
    SLICE_X3Y16          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.832     4.924    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y16          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][4]/C
                         clock pessimism             -1.391     3.533    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.066     3.599    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.558     3.493    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y19          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     3.634 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[2]/Q
                         net (fo=1, routed)           0.098     3.732    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl[2]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.045     3.777 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.777    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[2]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.826     4.918    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y19          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]/C
                         clock pessimism             -1.412     3.506    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.092     3.598    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X9Y20          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     3.633 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/Q
                         net (fo=1, routed)           0.097     3.730    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl[0]
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.045     3.775 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.775    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[0]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.917    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X8Y20          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/C
                         clock pessimism             -1.412     3.505    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.091     3.596    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X17Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     3.633 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_req_reg/Q
                         net (fo=1, routed)           0.097     3.730    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_req
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.045     3.775 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_i_1/O
                         net (fo=1, routed)           0.000     3.775    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_i_1_n_0
    SLICE_X16Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.917    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X16Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg/C
                         clock pessimism             -1.412     3.505    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.091     3.596    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/enable_reg
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    1.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.557     3.492    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X17Y17         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     3.633 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.110     3.743    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[14]
    SLICE_X17Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.825     4.917    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X17Y17         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/C
                         clock pessimism             -1.425     3.492    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.072     3.564    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    1.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.559     3.494    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X16Y14         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.117     3.751    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[3]
    SLICE_X16Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.093 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.828     4.920    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X16Y14         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]/C
                         clock pessimism             -1.426     3.494    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.072     3.566    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X32Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y5     MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y5     MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X33Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X32Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X32Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X32Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X32Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X32Y10   MIPI_Trans_Driver/Driver_Csi_To_Dvp0/addra_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           31  Failing Endpoints,  Worst Slack      -18.747ns,  Total Violation     -314.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.747ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.709ns  (logic 17.546ns (61.116%)  route 11.163ns (38.884%))
  Logic Levels:           55  (CARRY4=42 LUT2=1 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.680    26.667    U0/inst/Res_S[1]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.996 r  U0/inst/HSV_S[0]_i_11/O
                         net (fo=1, routed)           0.000    26.996    U0/inst/HSV_S[0]_i_11_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.529 r  U0/inst/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.529    U0/inst/HSV_S_reg[0]_i_4_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.646 r  U0/inst/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009    27.655    U0/inst/HSV_S_reg[0]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.909 r  U0/inst/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    27.909    U0/inst/Res_S[0]
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X18Y25         FDCE (Setup_fdce_C_D)        0.094     9.163    U0/inst/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                         -27.909    
  -------------------------------------------------------------------
                         slack                                -18.747    

Slack (VIOLATED) :        -18.510ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.450ns  (logic 17.308ns (60.837%)  route 11.142ns (39.163%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.650 r  U0/inst/_inferred__13/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    27.650    U0/inst/_inferred__13/i__carry__0_n_6
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.650    
  -------------------------------------------------------------------
                         slack                                -18.510    

Slack (VIOLATED) :        -18.489ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.429ns  (logic 17.287ns (60.808%)  route 11.142ns (39.192%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.629 r  U0/inst/_inferred__13/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    27.629    U0/inst/_inferred__13/i__carry__0_n_4
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.629    
  -------------------------------------------------------------------
                         slack                                -18.489    

Slack (VIOLATED) :        -18.415ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 17.213ns (60.706%)  route 11.142ns (39.294%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.555 r  U0/inst/_inferred__13/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    27.555    U0/inst/_inferred__13/i__carry__0_n_5
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.555    
  -------------------------------------------------------------------
                         slack                                -18.415    

Slack (VIOLATED) :        -18.399ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 17.197ns (60.683%)  route 11.142ns (39.317%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.539 r  U0/inst/_inferred__13/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    27.539    U0/inst/_inferred__13/i__carry__0_n_7
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.539    
  -------------------------------------------------------------------
                         slack                                -18.399    

Slack (VIOLATED) :        -18.251ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.190ns  (logic 17.048ns (60.476%)  route 11.142ns (39.524%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.390 r  U0/inst/_inferred__13/i__carry/O[3]
                         net (fo=1, routed)           0.000    27.390    U0/inst/_inferred__13/i__carry_n_4
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                -18.251    

Slack (VIOLATED) :        -18.192ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.131ns  (logic 16.989ns (60.393%)  route 11.142ns (39.607%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.331 r  U0/inst/_inferred__13/i__carry/O[2]
                         net (fo=1, routed)           0.000    27.331    U0/inst/_inferred__13/i__carry_n_5
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.331    
  -------------------------------------------------------------------
                         slack                                -18.192    

Slack (VIOLATED) :        -18.069ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.008ns  (logic 16.866ns (60.219%)  route 11.142ns (39.781%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.208 r  U0/inst/_inferred__13/i__carry/O[1]
                         net (fo=1, routed)           0.000    27.208    U0/inst/_inferred__13/i__carry_n_6
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.208    
  -------------------------------------------------------------------
                         slack                                -18.069    

Slack (VIOLATED) :        -17.892ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.831ns  (logic 16.689ns (59.966%)  route 11.142ns (40.034%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.031 r  U0/inst/_inferred__13/i__carry/O[0]
                         net (fo=1, routed)           0.000    27.031    U0/inst/_inferred__13/i__carry_n_7
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.031    
  -------------------------------------------------------------------
                         slack                                -17.892    

Slack (VIOLATED) :        -16.901ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.787ns  (logic 16.313ns (60.900%)  route 10.474ns (39.100%))
  Logic Levels:           51  (CARRY4=39 LUT2=1 LUT3=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    25.987    U0/inst/Res_S[1]
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X19Y25         FDCE (Setup_fdce_C_D)        0.017     9.086    U0/inst/HSV_S_reg[1]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -25.987    
  -------------------------------------------------------------------
                         slack                                -16.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.563    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  MIPI_Camera_Driver/data_w_reg[4]/Q
                         net (fo=1, routed)           0.121    -0.302    MIPI_Camera_IIC/buf_data_reg[7]_0[4]
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/C
                         clock pessimism              0.269    -0.526    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.072    -0.454    MIPI_Camera_IIC/buf_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.319    MIPI_Camera_Driver/data_o[6]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.070    -0.476    MIPI_Camera_Driver/data_w_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.308    MIPI_Camera_IIC/buf_data_reg[7]_0[6]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X11Y9          FDCE                                         r  MIPI_Camera_Driver/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/flg_data_ok_reg/Q
                         net (fo=3, routed)           0.117    -0.304    MIPI_Camera_Driver/flg_data_ok_reg_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  MIPI_Camera_Driver/state_current[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    MIPI_Camera_Driver/state_next[0]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.427    MIPI_Camera_Driver/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[5]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.066    -0.478    MIPI_Camera_IIC/buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.301    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y11          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.306    MIPI_Camera_Driver/data_o[8]
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.070    -0.479    MIPI_Camera_Driver/reg_addr_l_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_delay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.457%)  route 0.126ns (37.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X14Y9          FDCE                                         r  MIPI_Camera_Driver/flg_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/flg_delay_reg/Q
                         net (fo=2, routed)           0.126    -0.273    MIPI_Camera_Driver/flg_delay_reg_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  MIPI_Camera_Driver/state_current[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    MIPI_Camera_Driver/state_next[1]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.404    MIPI_Camera_Driver/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y13          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.293    MIPI_Camera_Driver/data_o[17]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.075    -0.471    MIPI_Camera_Driver/reg_addr_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y11          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.295    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y10     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y10     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11      MIPI_Camera_Driver/OV5647/data_o_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y13      MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y13      MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13     MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12     MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12     MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13      MIPI_Camera_Driver/OV5647/data_o_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13     MIPI_Camera_Driver/OV5647/data_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10      MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y21     U0/inst/HSV_Dividend_S_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.730ns (47.631%)  route 1.902ns (52.369%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.655     1.960    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.329     2.289 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.541     2.830    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169     3.927    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.730ns (51.574%)  route 1.624ns (48.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.556     2.553    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.352    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.307 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.211%)  route 0.097ns (40.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.097    -0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.055    -0.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.197%)  route 0.133ns (44.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.133    -0.269    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.262%)  route 0.151ns (51.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.151    -0.276    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.057    -0.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.564%)  route 0.190ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.190    -0.239    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.070    -0.468    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.262    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063    -0.494    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.251%)  route 0.178ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/Q
                         net (fo=2, routed)           0.178    -0.253    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.072    -0.485    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.925%)  route 0.152ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.251    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.283%)  route 0.162ns (49.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=11, routed)          0.162    -0.243    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075    -0.480    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.821ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.373ns (27.590%)  route 3.603ns (72.410%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.744     3.511    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.635 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.616     4.251    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)       -0.067    99.072    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.072    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 94.821    

Slack (MET) :             95.121ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.244ns (26.064%)  route 3.529ns (73.936%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.208 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          1.766     1.558    led/inst/Cnt[1]
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.124     1.682 r  led/inst/Send_State[0]_i_13/O
                         net (fo=1, routed)           0.805     2.487    led/inst/Send_State[0]_i_13_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.152     2.639 f  led/inst/Send_State[0]_i_5/O
                         net (fo=1, routed)           0.525     3.164    led/inst/Send_State[0]_i_5_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.490 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.433     3.923    led/inst/Send_State[0]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.047 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     4.047    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.029    99.168    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.168    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 95.121    

Slack (MET) :             95.307ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.373ns (29.919%)  route 3.216ns (70.081%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.973     3.739    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.863 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     3.863    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.587    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.029    99.171    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         99.171    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                 95.307    

Slack (MET) :             95.484ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.373ns (30.800%)  route 3.085ns (69.200%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.124     3.732 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.732    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.077    99.216    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.216    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 95.484    

Slack (MET) :             95.491ns  (required time - arrival time)
  Source:                 count0/num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/GO_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.642ns (17.103%)  route 3.112ns (82.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.208 f  count0/num_reg[5]/Q
                         net (fo=4, routed)           0.891     0.683    count0/num[5]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.807 r  count0/RO[7]_i_1/O
                         net (fo=24, routed)          2.221     3.028    count0/RO
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.492    98.583    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.570    99.153    
                         clock uncertainty           -0.111    99.043    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.524    98.519    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.519    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                 95.491    

Slack (MET) :             95.497ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.373ns (30.876%)  route 3.074ns (69.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.831     3.597    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.721    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.079    99.218    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         99.218    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 95.497    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.399ns (31.201%)  route 3.085ns (68.799%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I3_O)        0.150     3.758 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.758    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.118    99.257    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.574ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.080ns (24.861%)  route 3.264ns (75.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.696    -0.723    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  led/inst/Send_Cnt_reg[0]/Q
                         net (fo=15, routed)          1.720     1.453    led/inst/Send_Cnt[0]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.152     1.605 f  led/inst/Send_Cnt[9]_i_6/O
                         net (fo=1, routed)           0.671     2.276    led/inst/Send_Cnt[9]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.348     2.624 r  led/inst/Send_Cnt[9]_i_3/O
                         net (fo=1, routed)           0.873     3.497    led/inst/Send_Cnt[9]_i_3_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     3.621    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.609    99.277    
                         clock uncertainty           -0.111    99.167    
    SLICE_X35Y39         FDCE (Setup_fdce_C_D)        0.029    99.196    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         99.196    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 95.574    

Slack (MET) :             95.581ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.373ns (31.310%)  route 3.012ns (68.690%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.769     3.535    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     3.659 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.659    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.111    99.164    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.077    99.241    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         99.241    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 95.581    

Slack (MET) :             95.588ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.373ns (31.332%)  route 3.009ns (68.668%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.766     3.532    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.656 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.656    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.111    99.164    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.081    99.245    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         99.245    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                 95.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.262    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.217 r  count0/num[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    count0/num[5]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.404    count0/num_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.148    -0.389 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.087    -0.303    led/inst/Cnt[6]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.121    -0.416    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.634%)  route 0.161ns (46.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.237    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  count0/num[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    count0/num[6]_i_2_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.405    count0/num_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 count0/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.280%)  route 0.144ns (43.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X37Y33         FDRE                                         r  count0/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.253    count0/num[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  count0/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    count0/num[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/C
                         clock pessimism              0.248    -0.524    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.092    -0.432    count0/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.816%)  route 0.159ns (43.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          0.159    -0.215    led/inst/Cnt[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.121    -0.416    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.158    -0.238    led/inst/LED_IO
    SLICE_X33Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.193    led/inst/LED_IO_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.234    -0.536    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.092    -0.444    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/Send_State_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.215    led/inst/Send_State_reg_n_0_[1]
    SLICE_X33Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led/inst/Send_State[1]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.105    -0.431    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.591    -0.535    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.226    led/inst/Send_Cnt[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.181 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.861    -0.768    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.091    -0.444    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  led/inst/Send_State_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.228    led/inst/Send_State_reg_n_0_[0]
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.091    -0.446    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_rst0/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.175    -0.198    clk_rst0/inst/Clk
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  clk_rst0/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_rst0/inst/Clk_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
                         clock pessimism              0.235    -0.537    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.417    clk_rst0/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y28     clk_rst0/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y30     clk_rst0/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y30     clk_rst0/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y33     clk_rst0/inst/Count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y33     clk_rst0/inst/Count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y33     clk_rst0/inst/Count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y28     clk_rst0/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           31  Failing Endpoints,  Worst Slack      -18.746ns,  Total Violation     -314.895ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.746ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.709ns  (logic 17.546ns (61.116%)  route 11.163ns (38.884%))
  Logic Levels:           55  (CARRY4=42 LUT2=1 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.680    26.667    U0/inst/Res_S[1]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.996 r  U0/inst/HSV_S[0]_i_11/O
                         net (fo=1, routed)           0.000    26.996    U0/inst/HSV_S[0]_i_11_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.529 r  U0/inst/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.529    U0/inst/HSV_S_reg[0]_i_4_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.646 r  U0/inst/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009    27.655    U0/inst/HSV_S_reg[0]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.909 r  U0/inst/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    27.909    U0/inst/Res_S[0]
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.070    
    SLICE_X18Y25         FDCE (Setup_fdce_C_D)        0.094     9.164    U0/inst/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                         -27.909    
  -------------------------------------------------------------------
                         slack                                -18.746    

Slack (VIOLATED) :        -18.509ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.450ns  (logic 17.308ns (60.837%)  route 11.142ns (39.163%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.650 r  U0/inst/_inferred__13/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    27.650    U0/inst/_inferred__13/i__carry__0_n_6
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.141    U0/inst/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                         -27.650    
  -------------------------------------------------------------------
                         slack                                -18.509    

Slack (VIOLATED) :        -18.488ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.429ns  (logic 17.287ns (60.808%)  route 11.142ns (39.192%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.629 r  U0/inst/_inferred__13/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    27.629    U0/inst/_inferred__13/i__carry__0_n_4
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.141    U0/inst/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                         -27.629    
  -------------------------------------------------------------------
                         slack                                -18.488    

Slack (VIOLATED) :        -18.414ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 17.213ns (60.706%)  route 11.142ns (39.294%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.555 r  U0/inst/_inferred__13/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    27.555    U0/inst/_inferred__13/i__carry__0_n_5
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.141    U0/inst/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                         -27.555    
  -------------------------------------------------------------------
                         slack                                -18.414    

Slack (VIOLATED) :        -18.398ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 17.197ns (60.683%)  route 11.142ns (39.317%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.539 r  U0/inst/_inferred__13/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    27.539    U0/inst/_inferred__13/i__carry__0_n_7
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.141    U0/inst/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                         -27.539    
  -------------------------------------------------------------------
                         slack                                -18.398    

Slack (VIOLATED) :        -18.250ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.190ns  (logic 17.048ns (60.476%)  route 11.142ns (39.524%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.390 r  U0/inst/_inferred__13/i__carry/O[3]
                         net (fo=1, routed)           0.000    27.390    U0/inst/_inferred__13/i__carry_n_4
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                -18.250    

Slack (VIOLATED) :        -18.191ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.131ns  (logic 16.989ns (60.393%)  route 11.142ns (39.607%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.331 r  U0/inst/_inferred__13/i__carry/O[2]
                         net (fo=1, routed)           0.000    27.331    U0/inst/_inferred__13/i__carry_n_5
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.331    
  -------------------------------------------------------------------
                         slack                                -18.191    

Slack (VIOLATED) :        -18.068ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.008ns  (logic 16.866ns (60.219%)  route 11.142ns (39.781%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.208 r  U0/inst/_inferred__13/i__carry/O[1]
                         net (fo=1, routed)           0.000    27.208    U0/inst/_inferred__13/i__carry_n_6
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.208    
  -------------------------------------------------------------------
                         slack                                -18.068    

Slack (VIOLATED) :        -17.891ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.831ns  (logic 16.689ns (59.966%)  route 11.142ns (40.034%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.031 r  U0/inst/_inferred__13/i__carry/O[0]
                         net (fo=1, routed)           0.000    27.031    U0/inst/_inferred__13/i__carry_n_7
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.031    
  -------------------------------------------------------------------
                         slack                                -17.891    

Slack (VIOLATED) :        -16.900ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.787ns  (logic 16.313ns (60.900%)  route 10.474ns (39.100%))
  Logic Levels:           51  (CARRY4=39 LUT2=1 LUT3=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    25.987    U0/inst/Res_S[1]
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.070    
    SLICE_X19Y25         FDCE (Setup_fdce_C_D)        0.017     9.087    U0/inst/HSV_S_reg[1]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                         -25.987    
  -------------------------------------------------------------------
                         slack                                -16.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.563    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  MIPI_Camera_Driver/data_w_reg[4]/Q
                         net (fo=1, routed)           0.121    -0.302    MIPI_Camera_IIC/buf_data_reg[7]_0[4]
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/C
                         clock pessimism              0.269    -0.526    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.072    -0.454    MIPI_Camera_IIC/buf_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.319    MIPI_Camera_Driver/data_o[6]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.070    -0.476    MIPI_Camera_Driver/data_w_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.308    MIPI_Camera_IIC/buf_data_reg[7]_0[6]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X11Y9          FDCE                                         r  MIPI_Camera_Driver/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/flg_data_ok_reg/Q
                         net (fo=3, routed)           0.117    -0.304    MIPI_Camera_Driver/flg_data_ok_reg_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  MIPI_Camera_Driver/state_current[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    MIPI_Camera_Driver/state_next[0]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/C
                         clock pessimism              0.246    -0.548    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.427    MIPI_Camera_Driver/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[5]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.066    -0.478    MIPI_Camera_IIC/buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.301    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y11          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.306    MIPI_Camera_Driver/data_o[8]
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.070    -0.479    MIPI_Camera_Driver/reg_addr_l_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_delay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.457%)  route 0.126ns (37.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X14Y9          FDCE                                         r  MIPI_Camera_Driver/flg_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/flg_delay_reg/Q
                         net (fo=2, routed)           0.126    -0.273    MIPI_Camera_Driver/flg_delay_reg_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  MIPI_Camera_Driver/state_current[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    MIPI_Camera_Driver/state_next[1]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/C
                         clock pessimism              0.269    -0.525    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.404    MIPI_Camera_Driver/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y13          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.293    MIPI_Camera_Driver/data_o[17]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.075    -0.471    MIPI_Camera_Driver/reg_addr_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y11          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.295    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.070    -0.474    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y10     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y10     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10      MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11      MIPI_Camera_Driver/OV5647/data_o_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y13      MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y13      MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y13      MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13     MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12     MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12     MIPI_Camera_Driver/OV5647/data_o_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13      MIPI_Camera_Driver/OV5647/data_o_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13     MIPI_Camera_Driver/OV5647/data_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y10      MIPI_Camera_Driver/OV5647/data_o_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y10      MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y21     U0/inst/HSV_Dividend_S_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.730ns (47.631%)  route 1.902ns (52.369%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.655     1.960    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.329     2.289 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.541     2.830    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169     3.927    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.730ns (51.574%)  route 1.624ns (48.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.556     2.553    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.352    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.307 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.211%)  route 0.097ns (40.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.097    -0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.055    -0.500    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.197%)  route 0.133ns (44.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.133    -0.269    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.262%)  route 0.151ns (51.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.151    -0.276    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.057    -0.498    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.564%)  route 0.190ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.190    -0.239    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.070    -0.468    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.262    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063    -0.494    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.251%)  route 0.178ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/Q
                         net (fo=2, routed)           0.178    -0.253    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.072    -0.485    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.925%)  route 0.152ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.251    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.283%)  route 0.162ns (49.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=11, routed)          0.162    -0.243    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075    -0.480    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y37     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y23      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y25      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.826ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.373ns (27.590%)  route 3.603ns (72.410%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.744     3.511    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.635 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.616     4.251    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.106    99.143    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)       -0.067    99.076    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.076    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 94.826    

Slack (MET) :             95.125ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.244ns (26.064%)  route 3.529ns (73.936%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.208 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          1.766     1.558    led/inst/Cnt[1]
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.124     1.682 r  led/inst/Send_State[0]_i_13/O
                         net (fo=1, routed)           0.805     2.487    led/inst/Send_State[0]_i_13_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.152     2.639 f  led/inst/Send_State[0]_i_5/O
                         net (fo=1, routed)           0.525     3.164    led/inst/Send_State[0]_i_5_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.490 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.433     3.923    led/inst/Send_State[0]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.047 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     4.047    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.106    99.143    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.029    99.172    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.172    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 95.125    

Slack (MET) :             95.312ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.373ns (29.919%)  route 3.216ns (70.081%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.973     3.739    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.863 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     3.863    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.587    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.029    99.175    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         99.175    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                 95.312    

Slack (MET) :             95.488ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.373ns (30.800%)  route 3.085ns (69.200%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.124     3.732 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.732    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.106    99.143    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.077    99.220    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.220    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 95.488    

Slack (MET) :             95.495ns  (required time - arrival time)
  Source:                 count0/num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/GO_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.642ns (17.103%)  route 3.112ns (82.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.208 f  count0/num_reg[5]/Q
                         net (fo=4, routed)           0.891     0.683    count0/num[5]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.807 r  count0/RO[7]_i_1/O
                         net (fo=24, routed)          2.221     3.028    count0/RO
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.492    98.583    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.570    99.153    
                         clock uncertainty           -0.106    99.047    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.524    98.523    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.523    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                 95.495    

Slack (MET) :             95.501ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.373ns (30.876%)  route 3.074ns (69.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.831     3.597    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.721    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.106    99.143    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.079    99.222    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         99.222    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 95.501    

Slack (MET) :             95.503ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.399ns (31.201%)  route 3.085ns (68.799%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I3_O)        0.150     3.758 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.758    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.106    99.143    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.118    99.261    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.261    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                 95.503    

Slack (MET) :             95.579ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.080ns (24.861%)  route 3.264ns (75.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.696    -0.723    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  led/inst/Send_Cnt_reg[0]/Q
                         net (fo=15, routed)          1.720     1.453    led/inst/Send_Cnt[0]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.152     1.605 f  led/inst/Send_Cnt[9]_i_6/O
                         net (fo=1, routed)           0.671     2.276    led/inst/Send_Cnt[9]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.348     2.624 r  led/inst/Send_Cnt[9]_i_3/O
                         net (fo=1, routed)           0.873     3.497    led/inst/Send_Cnt[9]_i_3_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     3.621    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.609    99.277    
                         clock uncertainty           -0.106    99.171    
    SLICE_X35Y39         FDCE (Setup_fdce_C_D)        0.029    99.200    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 95.579    

Slack (MET) :             95.586ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.373ns (31.310%)  route 3.012ns (68.690%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.769     3.535    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     3.659 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.659    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.106    99.168    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.077    99.245    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         99.245    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 95.586    

Slack (MET) :             95.593ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.373ns (31.332%)  route 3.009ns (68.668%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.766     3.532    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.656 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.656    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.106    99.168    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.081    99.249    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         99.249    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                 95.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.262    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.217 r  count0/num[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    count0/num[5]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.404    count0/num_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.148    -0.389 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.087    -0.303    led/inst/Cnt[6]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.121    -0.416    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.634%)  route 0.161ns (46.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.237    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  count0/num[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    count0/num[6]_i_2_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.405    count0/num_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 count0/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.280%)  route 0.144ns (43.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X37Y33         FDRE                                         r  count0/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.253    count0/num[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  count0/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    count0/num[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/C
                         clock pessimism              0.248    -0.524    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.092    -0.432    count0/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.816%)  route 0.159ns (43.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          0.159    -0.215    led/inst/Cnt[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.121    -0.416    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.158    -0.238    led/inst/LED_IO
    SLICE_X33Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.193    led/inst/LED_IO_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.234    -0.536    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.092    -0.444    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/Send_State_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.215    led/inst/Send_State_reg_n_0_[1]
    SLICE_X33Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led/inst/Send_State[1]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism              0.234    -0.536    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.105    -0.431    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.591    -0.535    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.226    led/inst/Send_Cnt[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.181 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.861    -0.768    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.091    -0.444    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  led/inst/Send_State_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.228    led/inst/Send_State_reg_n_0_[0]
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.234    -0.537    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.091    -0.446    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_rst0/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.175    -0.198    clk_rst0/inst/Clk
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  clk_rst0/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_rst0/inst/Clk_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
                         clock pessimism              0.235    -0.537    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.417    clk_rst0/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y28     clk_rst0/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y30     clk_rst0/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y30     clk_rst0/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     clk_rst0/inst/Count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y33     clk_rst0/inst/Count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y33     clk_rst0/inst/Count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y33     clk_rst0/inst/Count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y34     clk_rst0/inst/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y28     clk_rst0/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y30     clk_rst0/inst/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y31     clk_rst0/inst/Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.478ns (7.402%)  route 5.980ns (92.598%))
  Logic Levels:           0  
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.980     8.154    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.478ns (7.416%)  route 5.967ns (92.584%))
  Logic Levels:           0  
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.967     8.142    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.478ns (7.583%)  route 5.826ns (92.417%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.826     8.000    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.478ns (7.598%)  route 5.813ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.813     7.988    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.478ns (7.786%)  route 5.662ns (92.214%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.662     7.836    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.478ns (7.802%)  route 5.649ns (92.198%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.649     7.823    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.478ns (8.000%)  route 5.497ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.497     7.672    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 0.478ns (8.202%)  route 5.350ns (91.798%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y35         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.350     7.524    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.478ns (9.222%)  route 4.705ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.683     1.683    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     2.161 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.705     6.867    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.797    13.696    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.419ns (8.148%)  route 4.723ns (91.852%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.688     1.688    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.419     2.107 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.723     6.831    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.800    13.694    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  6.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.418ns (11.119%)  route 3.341ns (88.881%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.568     1.568    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.418     1.986 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.341     5.328    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.077    
                         clock uncertainty            0.214     5.291    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     5.228    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.328    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.418ns (11.012%)  route 3.378ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        3.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.565     1.565    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.418     1.983 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.378     5.361    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693     5.066    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.071    
                         clock uncertainty            0.214     5.285    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     5.222    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.361    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.164ns (7.940%)  route 1.902ns (92.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.581     0.581    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y23         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.902     2.646    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.479    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.164ns (7.921%)  route 1.907ns (92.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           1.907     2.655    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.128ns (6.340%)  route 1.891ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDSE (Prop_fdse_C_Q)         0.128     0.713 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.891     2.604    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.429    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.367ns (9.557%)  route 3.473ns (90.443%))
  Logic Levels:           0  
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.569     1.569    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.367     1.936 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.473     5.409    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     5.067    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.005     5.072    
                         clock uncertainty            0.214     5.286    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     5.223    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -5.223    
                         arrival time                           5.409    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.367ns (9.496%)  route 3.498ns (90.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.569     1.569    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y30         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDSE (Prop_fdse_C_Q)         0.367     1.936 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.498     5.434    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.077    
                         clock uncertainty            0.214     5.291    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     5.228    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.141ns (6.654%)  route 1.978ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.978     2.703    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.148ns (7.162%)  route 1.919ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.148     0.733 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.919     2.651    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.428    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.164ns (7.721%)  route 1.960ns (92.279%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.584     0.584    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.960     2.708    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           31  Failing Endpoints,  Worst Slack      -18.747ns,  Total Violation     -314.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.747ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.709ns  (logic 17.546ns (61.116%)  route 11.163ns (38.884%))
  Logic Levels:           55  (CARRY4=42 LUT2=1 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.680    26.667    U0/inst/Res_S[1]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.996 r  U0/inst/HSV_S[0]_i_11/O
                         net (fo=1, routed)           0.000    26.996    U0/inst/HSV_S[0]_i_11_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.529 r  U0/inst/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.529    U0/inst/HSV_S_reg[0]_i_4_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.646 r  U0/inst/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009    27.655    U0/inst/HSV_S_reg[0]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.909 r  U0/inst/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    27.909    U0/inst/Res_S[0]
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X18Y25         FDCE (Setup_fdce_C_D)        0.094     9.163    U0/inst/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                         -27.909    
  -------------------------------------------------------------------
                         slack                                -18.747    

Slack (VIOLATED) :        -18.510ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.450ns  (logic 17.308ns (60.837%)  route 11.142ns (39.163%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.650 r  U0/inst/_inferred__13/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    27.650    U0/inst/_inferred__13/i__carry__0_n_6
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.650    
  -------------------------------------------------------------------
                         slack                                -18.510    

Slack (VIOLATED) :        -18.489ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.429ns  (logic 17.287ns (60.808%)  route 11.142ns (39.192%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.629 r  U0/inst/_inferred__13/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    27.629    U0/inst/_inferred__13/i__carry__0_n_4
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.629    
  -------------------------------------------------------------------
                         slack                                -18.489    

Slack (VIOLATED) :        -18.415ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 17.213ns (60.706%)  route 11.142ns (39.294%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.555 r  U0/inst/_inferred__13/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    27.555    U0/inst/_inferred__13/i__carry__0_n_5
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.555    
  -------------------------------------------------------------------
                         slack                                -18.415    

Slack (VIOLATED) :        -18.399ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 17.197ns (60.683%)  route 11.142ns (39.317%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.539 r  U0/inst/_inferred__13/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    27.539    U0/inst/_inferred__13/i__carry__0_n_7
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.539    
  -------------------------------------------------------------------
                         slack                                -18.399    

Slack (VIOLATED) :        -18.251ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.190ns  (logic 17.048ns (60.476%)  route 11.142ns (39.524%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.390 r  U0/inst/_inferred__13/i__carry/O[3]
                         net (fo=1, routed)           0.000    27.390    U0/inst/_inferred__13/i__carry_n_4
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                -18.251    

Slack (VIOLATED) :        -18.192ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.131ns  (logic 16.989ns (60.393%)  route 11.142ns (39.607%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.331 r  U0/inst/_inferred__13/i__carry/O[2]
                         net (fo=1, routed)           0.000    27.331    U0/inst/_inferred__13/i__carry_n_5
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.331    
  -------------------------------------------------------------------
                         slack                                -18.192    

Slack (VIOLATED) :        -18.069ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.008ns  (logic 16.866ns (60.219%)  route 11.142ns (39.781%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.208 r  U0/inst/_inferred__13/i__carry/O[1]
                         net (fo=1, routed)           0.000    27.208    U0/inst/_inferred__13/i__carry_n_6
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.208    
  -------------------------------------------------------------------
                         slack                                -18.069    

Slack (VIOLATED) :        -17.892ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.831ns  (logic 16.689ns (59.966%)  route 11.142ns (40.034%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.031 r  U0/inst/_inferred__13/i__carry/O[0]
                         net (fo=1, routed)           0.000    27.031    U0/inst/_inferred__13/i__carry_n_7
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.031    
  -------------------------------------------------------------------
                         slack                                -17.892    

Slack (VIOLATED) :        -16.901ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.787ns  (logic 16.313ns (60.900%)  route 10.474ns (39.100%))
  Logic Levels:           51  (CARRY4=39 LUT2=1 LUT3=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    25.987    U0/inst/Res_S[1]
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X19Y25         FDCE (Setup_fdce_C_D)        0.017     9.086    U0/inst/HSV_S_reg[1]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -25.987    
  -------------------------------------------------------------------
                         slack                                -16.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.563    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  MIPI_Camera_Driver/data_w_reg[4]/Q
                         net (fo=1, routed)           0.121    -0.302    MIPI_Camera_IIC/buf_data_reg[7]_0[4]
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/C
                         clock pessimism              0.269    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.072    -0.380    MIPI_Camera_IIC/buf_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.319    MIPI_Camera_Driver/data_o[6]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.070    -0.402    MIPI_Camera_Driver/data_w_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.308    MIPI_Camera_IIC/buf_data_reg[7]_0[6]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X11Y9          FDCE                                         r  MIPI_Camera_Driver/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/flg_data_ok_reg/Q
                         net (fo=3, routed)           0.117    -0.304    MIPI_Camera_Driver/flg_data_ok_reg_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  MIPI_Camera_Driver/state_current[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    MIPI_Camera_Driver/state_next[0]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.353    MIPI_Camera_Driver/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[5]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.066    -0.404    MIPI_Camera_IIC/buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.301    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y11          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.306    MIPI_Camera_Driver/data_o[8]
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.070    -0.405    MIPI_Camera_Driver/reg_addr_l_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_delay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.457%)  route 0.126ns (37.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X14Y9          FDCE                                         r  MIPI_Camera_Driver/flg_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/flg_delay_reg/Q
                         net (fo=2, routed)           0.126    -0.273    MIPI_Camera_Driver/flg_delay_reg_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  MIPI_Camera_Driver/state_current[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    MIPI_Camera_Driver/state_next[1]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.330    MIPI_Camera_Driver/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y13          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.293    MIPI_Camera_Driver/data_o[17]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.075    -0.397    MIPI_Camera_Driver/reg_addr_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y11          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.295    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.730ns (47.631%)  route 1.902ns (52.369%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.655     1.960    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.329     2.289 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.541     2.830    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169     3.927    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.730ns (51.574%)  route 1.624ns (48.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.556     2.553    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.352    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.307 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.211%)  route 0.097ns (40.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.097    -0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.055    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.197%)  route 0.133ns (44.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.133    -0.269    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.262%)  route 0.151ns (51.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.151    -0.276    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.057    -0.431    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.564%)  route 0.190ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.190    -0.239    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.070    -0.401    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.262    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063    -0.427    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.251%)  route 0.178ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/Q
                         net (fo=2, routed)           0.178    -0.253    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.072    -0.418    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.925%)  route 0.152ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.251    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.283%)  route 0.162ns (49.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=11, routed)          0.162    -0.243    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075    -0.413    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.961ns  (logic 1.270ns (21.306%)  route 4.691ns (78.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.640    95.146    count0/D[2]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.231    98.765    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.269    98.496    count0/RO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.496    
                         arrival time                         -95.146    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.064ns  (logic 1.496ns (24.671%)  route 4.568ns (75.329%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.745    95.249    count0/D[1]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.231    98.765    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.031    98.734    count0/RO_reg[1]
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                         -95.249    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[4]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.231    98.762    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.045    98.717    count0/RO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.815ns  (logic 1.270ns (21.840%)  route 4.545ns (78.160%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.494    95.000    count0/D[5]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.231    98.762    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.252    98.510    count0/RO_reg[5]
  -------------------------------------------------------------------
                         required time                         98.510    
                         arrival time                         -95.000    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[3]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.231    98.762    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.031    98.731    count0/RO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.731    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[3]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.081    98.680    count0/GO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.680    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[4]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.061    98.700    count0/GO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.700    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.957ns  (logic 1.244ns (20.883%)  route 4.713ns (79.117%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.631    95.142    count0/GO_reg[7]_1[7]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.058    98.703    count0/GO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.703    
                         arrival time                         -95.142    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.875ns  (logic 1.496ns (25.466%)  route 4.379ns (74.534%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.556    95.060    count0/D[7]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.231    98.765    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.028    98.737    count0/RO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                         -95.060    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.856ns  (logic 1.496ns (25.547%)  route 4.360ns (74.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.626    93.912    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.348    94.260 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.782    95.041    count0/BO_reg[7]_1[7]
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.028    98.733    count0/BO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.733    
                         arrival time                         -95.041    
  -------------------------------------------------------------------
                         slack                                  3.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.362%)  route 0.604ns (68.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.037 r  U1/B_In[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.225     0.263    U1/B_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  U1/B_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.308    count0/BO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.231    -0.026    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.094    count0/BO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.347ns (36.444%)  route 0.605ns (63.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.049     0.041 r  U1/G_In[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.227     0.268    U1/G_In[1]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.112     0.380 r  U1/G_In[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.380    count0/GO_reg[7]_1[5]
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.120     0.095    count0/GO_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.276ns (28.358%)  route 0.697ns (71.642%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.283     0.357    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.402 r  U1/G_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.402    count0/GO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.231    -0.026    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121     0.095    count0/GO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.351ns (35.815%)  route 0.629ns (64.185%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I3_O)        0.047     0.084 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.207     0.291    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.118     0.409 r  U1/B_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.409    count0/BO_reg[7]_1[6]
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.096    count0/BO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.044%)  route 0.708ns (71.956%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.201    -0.020    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.025 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.341     0.367    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  U1/R_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.412    count0/D[6]
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.096    count0/RO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.337ns (35.067%)  route 0.624ns (64.933%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.311     0.049    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT3 (Prop_lut3_I1_O)        0.044     0.093 r  U1/R_In[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.188     0.282    U1/R_In[1]_INST_0_i_4_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.107     0.389 r  U1/R_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.389    count0/D[0]
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.231    -0.026    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091     0.065    count0/RO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.276ns (28.292%)  route 0.700ns (71.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.082 f  U1/G_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.278     0.359    U1/G_In[6]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.404 r  U1/G_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.404    count0/GO_reg[7]_1[6]
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091     0.066    count0/GO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.276ns (27.433%)  route 0.730ns (72.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.316     0.390    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.435 r  U1/G_In[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    count0/GO_reg[7]_1[2]
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.825    -0.804    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.231    -0.024    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.120     0.096    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[3]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.231    -0.023    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.059     0.036    count0/BO_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[4]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.231    -0.023    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.052     0.029    count0/BO_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.961ns  (logic 1.270ns (21.306%)  route 4.691ns (78.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.640    95.146    count0/D[2]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.231    98.765    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.269    98.496    count0/RO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.496    
                         arrival time                         -95.146    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        6.064ns  (logic 1.496ns (24.671%)  route 4.568ns (75.329%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.745    95.249    count0/D[1]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.231    98.765    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.031    98.734    count0/RO_reg[1]
  -------------------------------------------------------------------
                         required time                         98.734    
                         arrival time                         -95.249    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[4]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.231    98.762    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.045    98.717    count0/RO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.815ns  (logic 1.270ns (21.840%)  route 4.545ns (78.160%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.494    95.000    count0/D[5]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.231    98.762    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.252    98.510    count0/RO_reg[5]
  -------------------------------------------------------------------
                         required time                         98.510    
                         arrival time                         -95.000    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[3]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.231    98.762    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.031    98.731    count0/RO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.731    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[3]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.081    98.680    count0/GO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.680    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[4]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.061    98.700    count0/GO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.700    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.957ns  (logic 1.244ns (20.883%)  route 4.713ns (79.117%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.631    95.142    count0/GO_reg[7]_1[7]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.058    98.703    count0/GO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.703    
                         arrival time                         -95.142    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.875ns  (logic 1.496ns (25.466%)  route 4.379ns (74.534%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.556    95.060    count0/D[7]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.231    98.765    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.028    98.737    count0/RO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                         -95.060    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.856ns  (logic 1.496ns (25.547%)  route 4.360ns (74.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.626    93.912    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.348    94.260 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.782    95.041    count0/BO_reg[7]_1[7]
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.231    98.761    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.028    98.733    count0/BO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.733    
                         arrival time                         -95.041    
  -------------------------------------------------------------------
                         slack                                  3.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.362%)  route 0.604ns (68.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.037 r  U1/B_In[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.225     0.263    U1/B_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  U1/B_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.308    count0/BO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.231    -0.026    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.094    count0/BO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.347ns (36.444%)  route 0.605ns (63.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.049     0.041 r  U1/G_In[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.227     0.268    U1/G_In[1]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.112     0.380 r  U1/G_In[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.380    count0/GO_reg[7]_1[5]
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.120     0.095    count0/GO_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.276ns (28.358%)  route 0.697ns (71.642%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.283     0.357    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.402 r  U1/G_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.402    count0/GO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.231    -0.026    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121     0.095    count0/GO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.351ns (35.815%)  route 0.629ns (64.185%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I3_O)        0.047     0.084 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.207     0.291    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.118     0.409 r  U1/B_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.409    count0/BO_reg[7]_1[6]
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.096    count0/BO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.044%)  route 0.708ns (71.956%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.201    -0.020    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.025 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.341     0.367    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  U1/R_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.412    count0/D[6]
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.096    count0/RO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.337ns (35.067%)  route 0.624ns (64.933%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.311     0.049    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT3 (Prop_lut3_I1_O)        0.044     0.093 r  U1/R_In[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.188     0.282    U1/R_In[1]_INST_0_i_4_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.107     0.389 r  U1/R_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.389    count0/D[0]
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.231    -0.026    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091     0.065    count0/RO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.276ns (28.292%)  route 0.700ns (71.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.082 f  U1/G_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.278     0.359    U1/G_In[6]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.404 r  U1/G_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.404    count0/GO_reg[7]_1[6]
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.231    -0.025    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091     0.066    count0/GO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.276ns (27.433%)  route 0.730ns (72.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.316     0.390    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.435 r  U1/G_In[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    count0/GO_reg[7]_1[2]
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.825    -0.804    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.231    -0.024    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.120     0.096    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[3]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.231    -0.023    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.059     0.036    count0/BO_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[4]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.231    -0.023    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.052     0.029    count0/BO_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.821ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.373ns (27.590%)  route 3.603ns (72.410%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.744     3.511    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.635 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.616     4.251    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)       -0.067    99.072    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.072    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 94.821    

Slack (MET) :             95.121ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.244ns (26.064%)  route 3.529ns (73.936%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.208 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          1.766     1.558    led/inst/Cnt[1]
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.124     1.682 r  led/inst/Send_State[0]_i_13/O
                         net (fo=1, routed)           0.805     2.487    led/inst/Send_State[0]_i_13_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.152     2.639 f  led/inst/Send_State[0]_i_5/O
                         net (fo=1, routed)           0.525     3.164    led/inst/Send_State[0]_i_5_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.490 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.433     3.923    led/inst/Send_State[0]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.047 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     4.047    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.029    99.168    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.168    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 95.121    

Slack (MET) :             95.307ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.373ns (29.919%)  route 3.216ns (70.081%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.973     3.739    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.863 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     3.863    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.587    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.029    99.171    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         99.171    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                 95.307    

Slack (MET) :             95.484ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.373ns (30.800%)  route 3.085ns (69.200%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.124     3.732 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.732    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.077    99.216    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.216    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 95.484    

Slack (MET) :             95.491ns  (required time - arrival time)
  Source:                 count0/num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/GO_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.642ns (17.103%)  route 3.112ns (82.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.208 f  count0/num_reg[5]/Q
                         net (fo=4, routed)           0.891     0.683    count0/num[5]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.807 r  count0/RO[7]_i_1/O
                         net (fo=24, routed)          2.221     3.028    count0/RO
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.492    98.583    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.570    99.153    
                         clock uncertainty           -0.111    99.043    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.524    98.519    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.519    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                 95.491    

Slack (MET) :             95.497ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.373ns (30.876%)  route 3.074ns (69.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.831     3.597    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.721    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.079    99.218    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         99.218    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 95.497    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.399ns (31.201%)  route 3.085ns (68.799%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I3_O)        0.150     3.758 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.758    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.118    99.257    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.574ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.080ns (24.861%)  route 3.264ns (75.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.696    -0.723    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  led/inst/Send_Cnt_reg[0]/Q
                         net (fo=15, routed)          1.720     1.453    led/inst/Send_Cnt[0]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.152     1.605 f  led/inst/Send_Cnt[9]_i_6/O
                         net (fo=1, routed)           0.671     2.276    led/inst/Send_Cnt[9]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.348     2.624 r  led/inst/Send_Cnt[9]_i_3/O
                         net (fo=1, routed)           0.873     3.497    led/inst/Send_Cnt[9]_i_3_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     3.621    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.609    99.277    
                         clock uncertainty           -0.111    99.167    
    SLICE_X35Y39         FDCE (Setup_fdce_C_D)        0.029    99.196    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         99.196    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 95.574    

Slack (MET) :             95.581ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.373ns (31.310%)  route 3.012ns (68.690%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.769     3.535    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     3.659 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.659    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.111    99.164    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.077    99.241    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         99.241    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 95.581    

Slack (MET) :             95.588ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.373ns (31.332%)  route 3.009ns (68.668%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.766     3.532    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.656 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.656    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.111    99.164    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.081    99.245    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         99.245    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                 95.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.262    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.217 r  count0/num[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    count0/num[5]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.111    -0.415    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.294    count0/num_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.148    -0.389 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.087    -0.303    led/inst/Cnt[6]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.121    -0.306    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.634%)  route 0.161ns (46.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.237    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  count0/num[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    count0/num[6]_i_2_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.111    -0.415    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.295    count0/num_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 count0/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.280%)  route 0.144ns (43.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X37Y33         FDRE                                         r  count0/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.253    count0/num[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  count0/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    count0/num[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/C
                         clock pessimism              0.248    -0.524    
                         clock uncertainty            0.111    -0.414    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.092    -0.322    count0/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.816%)  route 0.159ns (43.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          0.159    -0.215    led/inst/Cnt[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.121    -0.306    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.158    -0.238    led/inst/LED_IO
    SLICE_X33Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.193    led/inst/LED_IO_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.111    -0.426    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.092    -0.334    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/Send_State_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.215    led/inst/Send_State_reg_n_0_[1]
    SLICE_X33Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led/inst/Send_State[1]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.111    -0.426    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.105    -0.321    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.591    -0.535    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.226    led/inst/Send_Cnt[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.181 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.861    -0.768    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.111    -0.425    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.091    -0.334    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  led/inst/Send_State_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.228    led/inst/Send_State_reg_n_0_[0]
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.091    -0.336    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_rst0/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.175    -0.198    clk_rst0/inst/Clk
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  clk_rst0/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_rst0/inst/Clk_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.307    clk_rst0/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           31  Failing Endpoints,  Worst Slack      -18.747ns,  Total Violation     -314.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.747ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.709ns  (logic 17.546ns (61.116%)  route 11.163ns (38.884%))
  Logic Levels:           55  (CARRY4=42 LUT2=1 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.680    26.667    U0/inst/Res_S[1]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.996 r  U0/inst/HSV_S[0]_i_11/O
                         net (fo=1, routed)           0.000    26.996    U0/inst/HSV_S[0]_i_11_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.529 r  U0/inst/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.529    U0/inst/HSV_S_reg[0]_i_4_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.646 r  U0/inst/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009    27.655    U0/inst/HSV_S_reg[0]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.909 r  U0/inst/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    27.909    U0/inst/Res_S[0]
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X18Y25         FDCE                                         r  U0/inst/HSV_S_reg[0]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X18Y25         FDCE (Setup_fdce_C_D)        0.094     9.163    U0/inst/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                         -27.909    
  -------------------------------------------------------------------
                         slack                                -18.747    

Slack (VIOLATED) :        -18.510ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.450ns  (logic 17.308ns (60.837%)  route 11.142ns (39.163%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.650 r  U0/inst/_inferred__13/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    27.650    U0/inst/_inferred__13/i__carry__0_n_6
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[5]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.650    
  -------------------------------------------------------------------
                         slack                                -18.510    

Slack (VIOLATED) :        -18.489ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.429ns  (logic 17.287ns (60.808%)  route 11.142ns (39.192%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.629 r  U0/inst/_inferred__13/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    27.629    U0/inst/_inferred__13/i__carry__0_n_4
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[7]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.629    
  -------------------------------------------------------------------
                         slack                                -18.489    

Slack (VIOLATED) :        -18.415ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.355ns  (logic 17.213ns (60.706%)  route 11.142ns (39.294%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.555 r  U0/inst/_inferred__13/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    27.555    U0/inst/_inferred__13/i__carry__0_n_5
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.555    
  -------------------------------------------------------------------
                         slack                                -18.415    

Slack (VIOLATED) :        -18.399ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.339ns  (logic 17.197ns (60.683%)  route 11.142ns (39.317%))
  Logic Levels:           56  (CARRY4=41 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.316 r  U0/inst/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.316    U0/inst/_inferred__13/i__carry_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.539 r  U0/inst/_inferred__13/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    27.539    U0/inst/_inferred__13/i__carry__0_n_7
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491     8.582    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X23Y29         FDCE (Setup_fdce_C_D)        0.062     9.140    U0/inst/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                         -27.539    
  -------------------------------------------------------------------
                         slack                                -18.399    

Slack (VIOLATED) :        -18.251ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.190ns  (logic 17.048ns (60.476%)  route 11.142ns (39.524%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.390 r  U0/inst/_inferred__13/i__carry/O[3]
                         net (fo=1, routed)           0.000    27.390    U0/inst/_inferred__13/i__carry_n_4
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                -18.251    

Slack (VIOLATED) :        -18.192ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.131ns  (logic 16.989ns (60.393%)  route 11.142ns (39.607%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.331 r  U0/inst/_inferred__13/i__carry/O[2]
                         net (fo=1, routed)           0.000    27.331    U0/inst/_inferred__13/i__carry_n_5
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[2]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.331    
  -------------------------------------------------------------------
                         slack                                -18.192    

Slack (VIOLATED) :        -18.069ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.008ns  (logic 16.866ns (60.219%)  route 11.142ns (39.781%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.208 r  U0/inst/_inferred__13/i__carry/O[1]
                         net (fo=1, routed)           0.000    27.208    U0/inst/_inferred__13/i__carry_n_6
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.208    
  -------------------------------------------------------------------
                         slack                                -18.069    

Slack (VIOLATED) :        -17.892ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Dividend_H_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.831ns  (logic 16.689ns (59.966%)  route 11.142ns (40.034%))
  Logic Levels:           55  (CARRY4=40 LUT1=1 LUT3=11 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Dividend_H_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.344 r  U0/inst/HSV_Dividend_H_reg[14]/Q
                         net (fo=6, routed)           0.950     0.607    U0/inst/Dividend_H[14]
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124     0.731 r  U0/inst/Divider_Res_H__7_carry_i_9/O
                         net (fo=5, routed)           0.167     0.897    U0/inst/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.021 r  U0/inst/Divider_Res_H__7_carry_i_1/O
                         net (fo=12, routed)          0.641     1.662    U0/inst/Divider_Res_H__7_carry_i_1_n_0
    SLICE_X30Y12         LUT4 (Prop_lut4_I0_O)        0.124     1.786 r  U0/inst/Divider_Res_H__7_carry_i_7/O
                         net (fo=1, routed)           0.000     1.786    U0/inst/Divider_Res_H__7_carry_i_7_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.319 r  U0/inst/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000     2.319    U0/inst/Divider_Res_H__7_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.436 r  U0/inst/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.436    U0/inst/Divider_Res_H__7_carry__0_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.690 r  U0/inst/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.805     3.495    U0/inst/Divider_Res_H__7_carry__1_n_3
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.367     3.862 r  U0/inst/i__carry__1_i_48/O
                         net (fo=1, routed)           0.000     3.862    U0/inst/i__carry__1_i_48_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.395 r  U0/inst/i__carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.395    U0/inst/i__carry__1_i_32_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.512 r  U0/inst/i__carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.512    U0/inst/i__carry__1_i_29_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.669 r  U0/inst/i__carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.710     5.380    U0/inst/CO[0]
    SLICE_X29Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     6.168 r  U0/inst/i__carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/i__carry__1_i_20_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  U0/inst/i__carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.282    U0/inst/i__carry__1_i_17_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.439 r  U0/inst/i__carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.606     7.045    U0/inst/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329     7.374 r  U0/inst/i__carry__1_i_25/O
                         net (fo=1, routed)           0.000     7.374    U0/inst/i__carry__1_i_25_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.750 r  U0/inst/i__carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.750    U0/inst/i__carry__1_i_11_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  U0/inst/i__carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.867    U0/inst/i__carry__1_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 r  U0/inst/i__carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.494     8.518    U0/inst/HSV_Divisior_H_reg[7]_2[0]
    SLICE_X29Y17         LUT3 (Prop_lut3_I0_O)        0.332     8.850 r  U0/inst/i__carry__0_i_53/O
                         net (fo=1, routed)           0.000     8.850    U0/inst/i__carry__0_i_53_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.400 r  U0/inst/i__carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.400    U0/inst/i__carry__0_i_31_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.514 r  U0/inst/i__carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.514    U0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.671 r  U0/inst/i__carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.854    10.524    U0/inst/i__carry__1_i_3_n_2
    SLICE_X27Y18         LUT3 (Prop_lut3_I0_O)        0.329    10.853 r  U0/inst/i__carry__0_i_35/O
                         net (fo=1, routed)           0.000    10.853    U0/inst/i__carry__0_i_35_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.385 r  U0/inst/i__carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.385    U0/inst/i__carry__0_i_14_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.542 r  U0/inst/i__carry__1_i_2/CO[1]
                         net (fo=11, routed)          0.767    12.309    U0/inst/Res_H[8]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.329    12.638 r  U0/inst/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000    12.638    U0/inst/i__carry__0_i_29_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.188 r  U0/inst/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.188    U0/inst/i__carry__0_i_13_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.345 r  U0/inst/i__carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.715    14.060    U0/inst/Res_H[7]
    SLICE_X26Y18         LUT3 (Prop_lut3_I0_O)        0.329    14.389 r  U0/inst/i__carry__0_i_56/O
                         net (fo=1, routed)           0.000    14.389    U0/inst/i__carry__0_i_56_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.922 r  U0/inst/i__carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.922    U0/inst/i__carry__0_i_36_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  U0/inst/i__carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.039    U0/inst/i__carry__0_i_17_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.196 r  U0/inst/i__carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.652    15.848    U0/inst/Res_H[6]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.332    16.180 r  U0/inst/i__carry_i_20/O
                         net (fo=1, routed)           0.000    16.180    U0/inst/i__carry_i_20_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.713 r  U0/inst/i__carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.713    U0/inst/i__carry_i_13_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.830 r  U0/inst/i__carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.830    U0/inst/i__carry__0_i_20_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.987 r  U0/inst/i__carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.574    17.561    U0/inst/Res_H[5]
    SLICE_X26Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.364 r  U0/inst/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    18.373    U0/inst/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.490 r  U0/inst/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.490    U0/inst/i__carry_i_10_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.647 r  U0/inst/i__carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.885    19.532    U0/inst/Res_H[4]
    SLICE_X25Y21         LUT3 (Prop_lut3_I0_O)        0.332    19.864 r  U0/inst/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    19.864    U0/inst/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.414 r  U0/inst/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.414    U0/inst/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.571 r  U0/inst/i__carry_i_9/CO[1]
                         net (fo=13, routed)          0.526    21.097    U0/inst/Res_H[3]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    21.426 r  U0/inst/Divider_Res_H__449_carry_i_25/O
                         net (fo=1, routed)           0.000    21.426    U0/inst/Divider_Res_H__449_carry_i_25_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  U0/inst/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.976    U0/inst/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  U0/inst/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    22.099    U0/inst/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.256 r  U0/inst/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.516    22.773    U0/inst/Res_H[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.329    23.102 r  U0/inst/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    23.102    U0/inst/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.652 r  U0/inst/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.652    U0/inst/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.766 r  U0/inst/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.766    U0/inst/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.923 r  U0/inst/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.657    24.580    U0/inst/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  U0/inst/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    24.909    U0/inst/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.442 r  U0/inst/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    25.442    U0/inst/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.559 r  U0/inst/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.559    U0/inst/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.813 f  U0/inst/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.605    26.417    U0/inst/Res_H[0]
    SLICE_X23Y28         LUT1 (Prop_lut1_I0_O)        0.367    26.784 r  U0/inst/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    26.784    U0/inst/i__carry_i_8__5_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.031 r  U0/inst/_inferred__13/i__carry/O[0]
                         net (fo=1, routed)           0.000    27.031    U0/inst/_inferred__13/i__carry_n_7
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.490     8.581    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[0]/C
                         clock pessimism              0.570     9.151    
                         clock uncertainty           -0.074     9.077    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.062     9.139    U0/inst/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                         -27.031    
  -------------------------------------------------------------------
                         slack                                -17.892    

Slack (VIOLATED) :        -16.901ns  (required time - arrival time)
  Source:                 U0/inst/HSV_Divisior_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/inst/HSV_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.787ns  (logic 16.313ns (60.900%)  route 10.474ns (39.100%))
  Logic Levels:           51  (CARRY4=39 LUT2=1 LUT3=9 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.619    -0.800    U0/inst/clk_Image_Process
    SLICE_X25Y12         FDCE                                         r  U0/inst/HSV_Divisior_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.381 f  U0/inst/HSV_Divisior_S_reg[1]/Q
                         net (fo=21, routed)          0.870     0.489    U0/inst/HSV_Divisior_S[1]
    SLICE_X26Y12         LUT6 (Prop_lut6_I1_O)        0.299     0.788 r  U0/inst/HSV_S[7]_i_106/O
                         net (fo=5, routed)           0.185     0.973    U0/inst/HSV_S[7]_i_106_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  U0/inst/HSV_S[7]_i_98/O
                         net (fo=12, routed)          0.607     1.704    U0/inst/HSV_S[7]_i_98_n_0
    SLICE_X25Y12         LUT2 (Prop_lut2_I1_O)        0.124     1.828 r  U0/inst/HSV_S[7]_i_92/O
                         net (fo=1, routed)           0.359     2.186    U0/inst/HSV_S[7]_i_92_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.693 r  U0/inst/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.693    U0/inst/HSV_S_reg[7]_i_77_n_0
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.964 r  U0/inst/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.687     3.651    U0/inst/HSV_S_reg[7]_i_76_n_3
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.373     4.024 r  U0/inst/HSV_S[7]_i_87/O
                         net (fo=1, routed)           0.000     4.024    U0/inst/HSV_S[7]_i_87_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.557 r  U0/inst/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.557    U0/inst/HSV_S_reg[7]_i_68_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  U0/inst/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.674    U0/inst/HSV_S_reg[7]_i_65_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  U0/inst/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.534     5.365    U0/inst/HSV_S_reg[7]_i_64_n_2
    SLICE_X26Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     6.168 r  U0/inst/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.168    U0/inst/HSV_S_reg[7]_i_56_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.285 r  U0/inst/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.285    U0/inst/HSV_S_reg[7]_i_53_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.442 r  U0/inst/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.612     7.053    U0/inst/HSV_S_reg[7]_i_52_n_2
    SLICE_X25Y15         LUT3 (Prop_lut3_I0_O)        0.332     7.385 r  U0/inst/HSV_S[7]_i_63/O
                         net (fo=1, routed)           0.000     7.385    U0/inst/HSV_S[7]_i_63_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.935 r  U0/inst/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.935    U0/inst/HSV_S_reg[7]_i_44_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  U0/inst/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.049    U0/inst/HSV_S_reg[7]_i_41_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  U0/inst/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.667     8.873    U0/inst/HSV_S_reg[7]_i_40_n_2
    SLICE_X24Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.202 r  U0/inst/HSV_S[7]_i_51/O
                         net (fo=1, routed)           0.000     9.202    U0/inst/HSV_S[7]_i_51_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.735 r  U0/inst/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.735    U0/inst/HSV_S_reg[7]_i_32_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  U0/inst/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.852    U0/inst/HSV_S_reg[7]_i_29_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.009 r  U0/inst/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.529    10.537    U0/inst/HSV_S_reg[7]_i_28_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.332    10.869 r  U0/inst/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    10.869    U0/inst/HSV_S[7]_i_39_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.419 r  U0/inst/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.419    U0/inst/HSV_S_reg[7]_i_17_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.641 r  U0/inst/HSV_S_reg[7]_i_14/O[0]
                         net (fo=2, routed)           0.785    12.426    U0/inst/HSV_S_reg[7]_i_14_n_7
    SLICE_X24Y22         LUT3 (Prop_lut3_I2_O)        0.299    12.725 r  U0/inst/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    12.725    U0/inst/HSV_S[7]_i_20_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.258 r  U0/inst/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.258    U0/inst/HSV_S_reg[7]_i_4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.415 r  U0/inst/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.700    14.115    U0/inst/HSV_S_reg[7]_i_3_n_2
    SLICE_X23Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    14.903 r  U0/inst/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.903    U0/inst/HSV_S_reg[7]_i_7_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.017 r  U0/inst/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.017    U0/inst/HSV_S_reg[7]_i_2_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.195 r  U0/inst/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.564    15.759    U0/inst/Res_S[7]
    SLICE_X22Y22         LUT3 (Prop_lut3_I0_O)        0.329    16.088 r  U0/inst/HSV_S[6]_i_12/O
                         net (fo=1, routed)           0.000    16.088    U0/inst/HSV_S[6]_i_12_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.621 r  U0/inst/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.621    U0/inst/HSV_S_reg[6]_i_5_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.738 r  U0/inst/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.738    U0/inst/HSV_S_reg[6]_i_2_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.917 r  U0/inst/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.828    17.746    U0/inst/Res_S[6]
    SLICE_X22Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    18.549 r  U0/inst/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.549    U0/inst/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.666 r  U0/inst/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.666    U0/inst/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.845 r  U0/inst/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.779    19.624    U0/inst/Res_S[5]
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.332    19.956 r  U0/inst/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    19.956    U0/inst/HSV_S[4]_i_12_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.506 r  U0/inst/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.506    U0/inst/HSV_S_reg[4]_i_5_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  U0/inst/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.620    U0/inst/HSV_S_reg[4]_i_2_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    20.798 r  U0/inst/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.590    21.388    U0/inst/Res_S[4]
    SLICE_X21Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.173 r  U0/inst/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.173    U0/inst/HSV_S_reg[3]_i_5_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.287 r  U0/inst/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.287    U0/inst/HSV_S_reg[3]_i_2_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.465 r  U0/inst/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.552    23.016    U0/inst/Res_S[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.345 r  U0/inst/HSV_S[2]_i_12/O
                         net (fo=1, routed)           0.000    23.345    U0/inst/HSV_S[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.895 r  U0/inst/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.895    U0/inst/HSV_S_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.009 r  U0/inst/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.009    U0/inst/HSV_S_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.187 r  U0/inst/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.619    24.807    U0/inst/Res_S[2]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.329    25.136 r  U0/inst/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    25.136    U0/inst/HSV_S[1]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.686 r  U0/inst/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.686    U0/inst/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.800 r  U0/inst/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    25.809    U0/inst/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.987 r  U0/inst/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    25.987    U0/inst/Res_S[1]
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.482     8.573    U0/inst/clk_Image_Process
    SLICE_X19Y25         FDCE                                         r  U0/inst/HSV_S_reg[1]/C
                         clock pessimism              0.570     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X19Y25         FDCE (Setup_fdce_C_D)        0.017     9.086    U0/inst/HSV_S_reg[1]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                         -25.987    
  -------------------------------------------------------------------
                         slack                                -16.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.563    -0.563    MIPI_Camera_Driver/clk_out1
    SLICE_X8Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  MIPI_Camera_Driver/data_w_reg[4]/Q
                         net (fo=1, routed)           0.121    -0.302    MIPI_Camera_IIC/buf_data_reg[7]_0[4]
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_IIC/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[4]/C
                         clock pessimism              0.269    -0.526    
                         clock uncertainty            0.074    -0.452    
    SLICE_X7Y12          FDCE (Hold_fdce_C_D)         0.072    -0.380    MIPI_Camera_IIC/buf_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X7Y12          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/OV5647/data_o_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.319    MIPI_Camera_Driver/data_o[6]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.070    -0.402    MIPI_Camera_Driver/data_w_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.308    MIPI_Camera_IIC/buf_data_reg[7]_0[6]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[6]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X11Y9          FDCE                                         r  MIPI_Camera_Driver/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/flg_data_ok_reg/Q
                         net (fo=3, routed)           0.117    -0.304    MIPI_Camera_Driver/flg_data_ok_reg_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  MIPI_Camera_Driver/state_current[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.259    MIPI_Camera_Driver/state_next[0]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[0]/C
                         clock pessimism              0.246    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.353    MIPI_Camera_Driver/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.309    MIPI_Camera_IIC/buf_data_reg[7]_0[5]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[5]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.066    -0.404    MIPI_Camera_IIC/buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.565    -0.561    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  MIPI_Camera_Driver/data_w_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.301    MIPI_Camera_IIC/buf_data_reg[7]_0[0]
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X4Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[0]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X8Y11          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  MIPI_Camera_Driver/OV5647/data_o_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.306    MIPI_Camera_Driver/data_o[8]
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X9Y11          FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X9Y11          FDCE (Hold_fdce_C_D)         0.070    -0.405    MIPI_Camera_Driver/reg_addr_l_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/flg_delay_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.457%)  route 0.126ns (37.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/clk_out1
    SLICE_X14Y9          FDCE                                         r  MIPI_Camera_Driver/flg_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/flg_delay_reg/Q
                         net (fo=2, routed)           0.126    -0.273    MIPI_Camera_Driver/flg_delay_reg_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  MIPI_Camera_Driver/state_current[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    MIPI_Camera_Driver/state_next[1]
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.835    -0.794    MIPI_Camera_Driver/clk_out1
    SLICE_X10Y9          FDCE                                         r  MIPI_Camera_Driver/state_current_reg[1]/C
                         clock pessimism              0.269    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X10Y9          FDCE (Hold_fdce_C_D)         0.121    -0.330    MIPI_Camera_Driver/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.564    -0.562    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X6Y13          FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  MIPI_Camera_Driver/OV5647/data_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.293    MIPI_Camera_Driver/data_o[17]
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.834    -0.795    MIPI_Camera_Driver/clk_out1
    SLICE_X4Y12          FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[1]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.075    -0.397    MIPI_Camera_Driver/reg_addr_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.566    -0.560    MIPI_Camera_Driver/clk_out1
    SLICE_X6Y11          FDCE                                         r  MIPI_Camera_Driver/data_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  MIPI_Camera_Driver/data_w_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.295    MIPI_Camera_IIC/buf_data_reg[7]_0[7]
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.836    -0.793    MIPI_Camera_IIC/clk_out1
    SLICE_X5Y11          FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[7]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.070    -0.400    MIPI_Camera_IIC/buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.730ns (47.588%)  route 1.905ns (52.412%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.837     2.834    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429     3.667    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.730ns (49.611%)  route 1.757ns (50.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.688     2.685    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X7Y26          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.585     4.178    
                         clock uncertainty           -0.067     4.111    
    SLICE_X7Y26          FDSE (Setup_fdse_C_S)       -0.429     3.682    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.730ns (47.631%)  route 1.902ns (52.369%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.655     1.960    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.329     2.289 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[4]_i_1/O
                         net (fo=5, routed)           0.541     2.830    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169     3.927    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.730ns (51.574%)  route 1.624ns (48.426%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.617    -0.802    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.346 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[2]/Q
                         net (fo=2, routed)           0.706     0.360    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[2]
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.124     0.484 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.484    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.034 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     1.034    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.148 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.148    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.305 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.363     1.668    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.329     1.997 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.556     2.553    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X9Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429     3.669    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.352    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.307 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.211%)  route 0.097ns (40.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.097    -0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.055    -0.433    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.327    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045    -0.282 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.197%)  route 0.133ns (44.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.133    -0.269    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.262%)  route 0.151ns (51.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.151    -0.276    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.825    -0.804    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.057    -0.431    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.564%)  route 0.190ns (57.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/Q
                         net (fo=2, routed)           0.190    -0.239    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.822    -0.807    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.067    -0.471    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.070    -0.401    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.556    -0.570    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/Q
                         net (fo=2, routed)           0.167    -0.262    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X6Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063    -0.427    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[15]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.251%)  route 0.178ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.555    -0.571    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]/Q
                         net (fo=2, routed)           0.178    -0.253    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[9]
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X5Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.067    -0.490    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.072    -0.418    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[9]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.925%)  route 0.152ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.251    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.283%)  route 0.162ns (49.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/Q
                         net (fo=11, routed)          0.162    -0.243    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[4]
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075    -0.413    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.961ns  (logic 1.270ns (21.306%)  route 4.691ns (78.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.640    95.146    count0/D[2]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.226    98.770    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.269    98.501    count0/RO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.501    
                         arrival time                         -95.146    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.064ns  (logic 1.496ns (24.671%)  route 4.568ns (75.329%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.745    95.249    count0/D[1]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.226    98.770    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.031    98.739    count0/RO_reg[1]
  -------------------------------------------------------------------
                         required time                         98.739    
                         arrival time                         -95.249    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[4]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.226    98.767    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.045    98.722    count0/RO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.722    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.815ns  (logic 1.270ns (21.840%)  route 4.545ns (78.160%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.494    95.000    count0/D[5]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.226    98.767    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.252    98.515    count0/RO_reg[5]
  -------------------------------------------------------------------
                         required time                         98.515    
                         arrival time                         -95.000    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[3]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.226    98.767    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.031    98.736    count0/RO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.736    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[3]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.081    98.685    count0/GO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.685    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[4]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.061    98.705    count0/GO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.705    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.957ns  (logic 1.244ns (20.883%)  route 4.713ns (79.117%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.631    95.142    count0/GO_reg[7]_1[7]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.058    98.708    count0/GO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                         -95.142    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.875ns  (logic 1.496ns (25.466%)  route 4.379ns (74.534%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.556    95.060    count0/D[7]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.226    98.770    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.028    98.742    count0/RO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.742    
                         arrival time                         -95.060    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.856ns  (logic 1.496ns (25.547%)  route 4.360ns (74.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.626    93.912    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.348    94.260 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.782    95.041    count0/BO_reg[7]_1[7]
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.028    98.738    count0/BO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.738    
                         arrival time                         -95.041    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.362%)  route 0.604ns (68.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.037 r  U1/B_In[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.225     0.263    U1/B_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  U1/B_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.308    count0/BO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.226    -0.031    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.089    count0/BO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.347ns (36.444%)  route 0.605ns (63.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.049     0.041 r  U1/G_In[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.227     0.268    U1/G_In[1]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.112     0.380 r  U1/G_In[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.380    count0/GO_reg[7]_1[5]
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.120     0.090    count0/GO_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.276ns (28.358%)  route 0.697ns (71.642%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.283     0.357    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.402 r  U1/G_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.402    count0/GO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.226    -0.031    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121     0.090    count0/GO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.351ns (35.815%)  route 0.629ns (64.185%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I3_O)        0.047     0.084 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.207     0.291    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.118     0.409 r  U1/B_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.409    count0/BO_reg[7]_1[6]
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.091    count0/BO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.044%)  route 0.708ns (71.956%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.201    -0.020    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.025 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.341     0.367    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  U1/R_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.412    count0/D[6]
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.091    count0/RO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.337ns (35.067%)  route 0.624ns (64.933%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.311     0.049    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT3 (Prop_lut3_I1_O)        0.044     0.093 r  U1/R_In[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.188     0.282    U1/R_In[1]_INST_0_i_4_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.107     0.389 r  U1/R_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.389    count0/D[0]
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.226    -0.031    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091     0.060    count0/RO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.276ns (28.292%)  route 0.700ns (71.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.082 f  U1/G_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.278     0.359    U1/G_In[6]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.404 r  U1/G_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.404    count0/GO_reg[7]_1[6]
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091     0.061    count0/GO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.276ns (27.433%)  route 0.730ns (72.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.316     0.390    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.435 r  U1/G_In[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    count0/GO_reg[7]_1[2]
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.825    -0.804    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.226    -0.029    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.120     0.091    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[3]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.226    -0.028    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.059     0.031    count0/BO_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[4]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.226    -0.028    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.052     0.024    count0/BO_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       94.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.821ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.373ns (27.590%)  route 3.603ns (72.410%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.744     3.511    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.635 r  led/inst/Data_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.616     4.251    led/inst/Data_Cnt[3]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)       -0.067    99.072    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         99.072    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                 94.821    

Slack (MET) :             95.121ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 1.244ns (26.064%)  route 3.529ns (73.936%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.208 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          1.766     1.558    led/inst/Cnt[1]
    SLICE_X28Y33         LUT6 (Prop_lut6_I3_O)        0.124     1.682 r  led/inst/Send_State[0]_i_13/O
                         net (fo=1, routed)           0.805     2.487    led/inst/Send_State[0]_i_13_n_0
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.152     2.639 f  led/inst/Send_State[0]_i_5/O
                         net (fo=1, routed)           0.525     3.164    led/inst/Send_State[0]_i_5_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     3.490 r  led/inst/Send_State[0]_i_2/O
                         net (fo=1, routed)           0.433     3.923    led/inst/Send_State[0]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.047 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000     4.047    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.029    99.168    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.168    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                 95.121    

Slack (MET) :             95.307ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.373ns (29.919%)  route 3.216ns (70.081%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.973     3.739    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.863 r  led/inst/Data_Cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     3.863    led/inst/Data_Cnt[8]_i_2_n_0
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.587    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.029    99.171    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         99.171    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                 95.307    

Slack (MET) :             95.484ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.373ns (30.800%)  route 3.085ns (69.200%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.124     3.732 r  led/inst/Data_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.732    led/inst/Data_Cnt[1]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.077    99.216    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         99.216    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 95.484    

Slack (MET) :             95.491ns  (required time - arrival time)
  Source:                 count0/num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/GO_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.642ns (17.103%)  route 3.112ns (82.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.208 f  count0/num_reg[5]/Q
                         net (fo=4, routed)           0.891     0.683    count0/num[5]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.807 r  count0/RO[7]_i_1/O
                         net (fo=24, routed)          2.221     3.028    count0/RO
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.492    98.583    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.570    99.153    
                         clock uncertainty           -0.111    99.043    
    SLICE_X28Y30         FDRE (Setup_fdre_C_R)       -0.524    98.519    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.519    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                 95.491    

Slack (MET) :             95.497ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.373ns (30.876%)  route 3.074ns (69.124%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.831     3.597    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.721 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.721    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.079    99.218    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         99.218    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 95.497    

Slack (MET) :             95.499ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.399ns (31.201%)  route 3.085ns (68.799%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.842     3.608    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I3_O)        0.150     3.758 r  led/inst/Data_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.758    led/inst/Data_Cnt[2]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.584    99.249    
                         clock uncertainty           -0.111    99.139    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.118    99.257    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         99.257    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                 95.499    

Slack (MET) :             95.574ns  (required time - arrival time)
  Source:                 led/inst/Send_Cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.080ns (24.861%)  route 3.264ns (75.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.696    -0.723    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.267 r  led/inst/Send_Cnt_reg[0]/Q
                         net (fo=15, routed)          1.720     1.453    led/inst/Send_Cnt[0]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.152     1.605 f  led/inst/Send_Cnt[9]_i_6/O
                         net (fo=1, routed)           0.671     2.276    led/inst/Send_Cnt[9]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.348     2.624 r  led/inst/Send_Cnt[9]_i_3/O
                         net (fo=1, routed)           0.873     3.497    led/inst/Send_Cnt[9]_i_3_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.621 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     3.621    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.609    99.277    
                         clock uncertainty           -0.111    99.167    
    SLICE_X35Y39         FDCE (Setup_fdce_C_D)        0.029    99.196    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         99.196    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 95.574    

Slack (MET) :             95.581ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.373ns (31.310%)  route 3.012ns (68.690%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.769     3.535    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     3.659 r  led/inst/Data_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.659    led/inst/Data_Cnt[5]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.111    99.164    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.077    99.241    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         99.241    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 95.581    

Slack (MET) :             95.588ns  (required time - arrival time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.373ns (31.332%)  route 3.009ns (68.668%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.693    -0.726    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.478    -0.248 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.856     0.608    led/inst/Cnt[6]
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.321     0.929 r  led/inst/Send_State[1]_i_4/O
                         net (fo=2, routed)           0.579     1.508    led/inst/Send_State[1]_i_4_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.326     1.834 f  led/inst/Send_State[1]_i_2/O
                         net (fo=2, routed)           0.808     2.642    led/inst/Send_State[1]_i_2_n_0
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.124     2.766 f  led/inst/Data_Cnt[8]_i_4/O
                         net (fo=9, routed)           0.766     3.532    led/inst/Data_Cnt[8]_i_4_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.656 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.656    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.574    98.665    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.609    99.274    
                         clock uncertainty           -0.111    99.164    
    SLICE_X34Y35         FDCE (Setup_fdce_C_D)        0.081    99.245    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         99.245    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                 95.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.135    -0.262    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.217 r  count0/num[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    count0/num[5]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[5]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.111    -0.415    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.121    -0.294    count0/num_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.148    -0.389 r  led/inst/Data_Cnt_reg[6]/Q
                         net (fo=5, routed)           0.087    -0.303    led/inst/Cnt[6]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  led/inst/Data_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    led/inst/Data_Cnt[7]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.121    -0.306    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 count0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.634%)  route 0.161ns (46.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.237    count0/num[2]
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.192 r  count0/num[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    count0/num[6]_i_2_n_0
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X38Y33         FDRE                                         r  count0/num_reg[6]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.111    -0.415    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120    -0.295    count0/num_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 count0/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            count0/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.280%)  route 0.144ns (43.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.588    -0.538    count0/clk_out3
    SLICE_X37Y33         FDRE                                         r  count0/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  count0/num_reg[0]/Q
                         net (fo=9, routed)           0.144    -0.253    count0/num[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  count0/num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    count0/num[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    count0/clk_out3
    SLICE_X39Y33         FDRE                                         r  count0/num_reg[1]/C
                         clock pessimism              0.248    -0.524    
                         clock uncertainty            0.111    -0.414    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.092    -0.322    count0/num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 led/inst/Data_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.816%)  route 0.159ns (43.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  led/inst/Data_Cnt_reg[1]/Q
                         net (fo=22, routed)          0.159    -0.215    led/inst/Cnt[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.170 r  led/inst/Data_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    led/inst/Data_Cnt[4]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.121    -0.306    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 led/inst/LED_IO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/LED_IO_reg/Q
                         net (fo=2, routed)           0.158    -0.238    led/inst/LED_IO
    SLICE_X33Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.193 r  led/inst/LED_IO_i_1/O
                         net (fo=1, routed)           0.000    -0.193    led/inst/LED_IO_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.111    -0.426    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.092    -0.334    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.590    -0.536    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  led/inst/Send_State_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.215    led/inst/Send_State_reg_n_0_[1]
    SLICE_X33Y37         LUT3 (Prop_lut3_I2_O)        0.042    -0.173 r  led/inst/Send_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    led/inst/Send_State[1]_i_1_n_0
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/Send_State_reg[1]/C
                         clock pessimism              0.234    -0.536    
                         clock uncertainty            0.111    -0.426    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.105    -0.321    led/inst/Send_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 led/inst/Send_Cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.591    -0.535    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  led/inst/Send_Cnt_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.226    led/inst/Send_Cnt[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.181 r  led/inst/Send_Cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    led/inst/p_1_in[9]
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.861    -0.768    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.111    -0.425    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.091    -0.334    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 led/inst/Send_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  led/inst/Send_State_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.228    led/inst/Send_State_reg_n_0_[0]
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  led/inst/Send_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    led/inst/Send_State[0]_i_1_n_0
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X33Y35         FDCE                                         r  led/inst/Send_State_reg[0]/C
                         clock pessimism              0.234    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.091    -0.336    led/inst/Send_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_rst0/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.175    -0.198    clk_rst0/inst/Clk
    SLICE_X34Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  clk_rst0/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.153    clk_rst0/inst/Clk_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.857    -0.772    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.111    -0.427    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.307    clk_rst0/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.961ns  (logic 1.270ns (21.306%)  route 4.691ns (78.694%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.640    95.146    count0/D[2]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[2]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.226    98.770    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.269    98.501    count0/RO_reg[2]
  -------------------------------------------------------------------
                         required time                         98.501    
                         arrival time                         -95.146    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        6.064ns  (logic 1.496ns (24.671%)  route 4.568ns (75.329%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.745    95.249    count0/D[1]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[1]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.226    98.770    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.031    98.739    count0/RO_reg[1]
  -------------------------------------------------------------------
                         required time                         98.739    
                         arrival time                         -95.249    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[4]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[4]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.226    98.767    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.045    98.722    count0/RO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.722    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.815ns  (logic 1.270ns (21.840%)  route 4.545ns (78.160%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.884    93.043    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I1_O)        0.124    93.167 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           1.188    94.356    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.150    94.506 r  U1/R_In[2]_INST_0/O
                         net (fo=2, routed)           0.494    95.000    count0/D[5]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[5]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.226    98.767    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.252    98.515    count0/RO_reg[5]
  -------------------------------------------------------------------
                         required time                         98.515    
                         arrival time                         -95.000    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        6.024ns  (logic 1.496ns (24.834%)  route 4.528ns (75.166%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 98.587 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.706    95.209    count0/D[3]
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.496    98.587    count0/clk_out3
    SLICE_X28Y33         FDRE                                         r  count0/RO_reg[3]/C
                         clock pessimism              0.406    98.993    
                         clock uncertainty           -0.226    98.767    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.031    98.736    count0/RO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.736    
                         arrival time                         -95.209    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[3]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[3]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.081    98.685    count0/GO_reg[3]
  -------------------------------------------------------------------
                         required time                         98.685    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.966ns  (logic 1.244ns (20.852%)  route 4.722ns (79.148%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.640    95.151    count0/GO_reg[7]_1[4]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[4]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.061    98.705    count0/GO_reg[4]
  -------------------------------------------------------------------
                         required time                         98.705    
                         arrival time                         -95.151    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.957ns  (logic 1.244ns (20.883%)  route 4.713ns (79.117%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.773    92.933    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I3_O)        0.124    93.057 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           1.330    94.387    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124    94.511 r  U1/G_In[1]_INST_0/O
                         net (fo=4, routed)           0.631    95.142    count0/GO_reg[7]_1[7]
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X29Y32         FDRE                                         r  count0/GO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.058    98.708    count0/GO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                         -95.142    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.875ns  (logic 1.496ns (25.466%)  route 4.379ns (74.534%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 98.590 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 r  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 r  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 r  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 r  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.870    94.156    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.348    94.504 r  U1/R_In[1]_INST_0/O
                         net (fo=4, routed)           0.556    95.060    count0/D[7]
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.499    98.590    count0/clk_out3
    SLICE_X30Y33         FDRE                                         r  count0/RO_reg[7]/C
                         clock pessimism              0.406    98.996    
                         clock uncertainty           -0.226    98.770    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.028    98.742    count0/RO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.742    
                         arrival time                         -95.060    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 U0/inst/HSV_V_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.856ns  (logic 1.496ns (25.547%)  route 4.360ns (74.453%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 89.185 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  i_clk (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         1.604    89.185    U0/inst/clk_Image_Process
    SLICE_X28Y24         FDCE                                         r  U0/inst/HSV_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDCE (Prop_fdce_C_Q)         0.518    89.703 f  U0/inst/HSV_V_reg[1]/Q
                         net (fo=3, routed)           1.075    90.778    U1/HSV_V[1]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.150    90.928 f  U1/R_In[1]_INST_0_i_24/O
                         net (fo=2, routed)           0.903    91.831    U1/R_In[1]_INST_0_i_24_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.328    92.159 f  U1/R_In[1]_INST_0_i_12/O
                         net (fo=11, routed)          0.974    93.134    U1/R_In[1]_INST_0_i_12_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I4_O)        0.152    93.286 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.626    93.912    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.348    94.260 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.782    95.041    count0/BO_reg[7]_1[7]
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.495    98.586    count0/clk_out3
    SLICE_X28Y32         FDRE                                         r  count0/BO_reg[7]/C
                         clock pessimism              0.406    98.992    
                         clock uncertainty           -0.226    98.766    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.028    98.738    count0/BO_reg[7]
  -------------------------------------------------------------------
                         required time                         98.738    
                         arrival time                         -95.041    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.362%)  route 0.604ns (68.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.037 r  U1/B_In[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.225     0.263    U1/B_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  U1/B_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.308    count0/BO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/BO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.226    -0.031    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.089    count0/BO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.347ns (36.444%)  route 0.605ns (63.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.212    -0.008    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT4 (Prop_lut4_I1_O)        0.049     0.041 r  U1/G_In[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.227     0.268    U1/G_In[1]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.112     0.380 r  U1/G_In[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.380    count0/GO_reg[7]_1[5]
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/GO_reg[5]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.120     0.090    count0/GO_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.276ns (28.358%)  route 0.697ns (71.642%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.283     0.357    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.402 r  U1/G_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.402    count0/GO_reg[7]_1[0]
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X28Y28         FDRE                                         r  count0/GO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.226    -0.031    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121     0.090    count0/GO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.351ns (35.815%)  route 0.629ns (64.185%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT5 (Prop_lut5_I3_O)        0.047     0.084 f  U1/R_In[1]_INST_0_i_2/O
                         net (fo=7, routed)           0.207     0.291    U1/R_In[1]_INST_0_i_2_n_0
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.118     0.409 r  U1/B_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.409    count0/BO_reg[7]_1[6]
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/BO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.091    count0/BO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.276ns (28.044%)  route 0.708ns (71.956%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[1]/Q
                         net (fo=6, routed)           0.166    -0.265    U1/HSV_H[1]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.220 r  U1/R_In[6]_INST_0_i_3/O
                         net (fo=4, routed)           0.201    -0.020    U1/R_In[6]_INST_0_i_3_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.025 r  U1/R_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.341     0.367    U1/R_In[6]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  U1/R_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.412    count0/D[6]
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X28Y29         FDRE                                         r  count0/RO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.121     0.091    count0/RO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/RO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.337ns (35.067%)  route 0.624ns (64.933%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.311     0.049    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT3 (Prop_lut3_I1_O)        0.044     0.093 r  U1/R_In[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.188     0.282    U1/R_In[1]_INST_0_i_4_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.107     0.389 r  U1/R_In[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.389    count0/D[0]
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.823    -0.806    count0/clk_out3
    SLICE_X29Y28         FDRE                                         r  count0/RO_reg[0]/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.226    -0.031    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091     0.060    count0/RO_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.276ns (28.292%)  route 0.700ns (71.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U0/inst/HSV_H_reg[6]/Q
                         net (fo=9, routed)           0.175    -0.255    U1/HSV_H[6]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 f  U1/R_In[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.247     0.037    U1/R_In[1]_INST_0_i_11_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.082 f  U1/G_In[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.278     0.359    U1/G_In[6]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.404 r  U1/G_In[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.404    count0/GO_reg[7]_1[6]
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.824    -0.805    count0/clk_out3
    SLICE_X29Y29         FDRE                                         r  count0/GO_reg[6]/C
                         clock pessimism              0.549    -0.256    
                         clock uncertainty            0.226    -0.030    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.091     0.061    count0/GO_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/GO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.276ns (27.433%)  route 0.730ns (72.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.571    U0/inst/clk_Image_Process
    SLICE_X23Y29         FDCE                                         r  U0/inst/HSV_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  U0/inst/HSV_H_reg[4]/Q
                         net (fo=7, routed)           0.212    -0.218    U1/HSV_H[4]
    SLICE_X23Y27         LUT6 (Prop_lut6_I4_O)        0.045    -0.173 r  U1/R_In[1]_INST_0_i_13/O
                         net (fo=3, routed)           0.201     0.028    U1/R_In[1]_INST_0_i_13_n_0
    SLICE_X26Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.073 r  U1/G_In[1]_INST_0_i_2/O
                         net (fo=8, routed)           0.316     0.390    U1/G_In[1]_INST_0_i_2_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.435 r  U1/G_In[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    count0/GO_reg[7]_1[2]
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.825    -0.804    count0/clk_out3
    SLICE_X28Y30         FDRE                                         r  count0/GO_reg[2]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.226    -0.029    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.120     0.091    count0/GO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[3]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[3]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.226    -0.028    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.059     0.031    count0/BO_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 U0/inst/HSV_H_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count0/BO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.276ns (28.000%)  route 0.710ns (72.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=274, routed)         0.554    -0.572    U0/inst/clk_Image_Process
    SLICE_X23Y28         FDCE                                         r  U0/inst/HSV_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U0/inst/HSV_H_reg[3]/Q
                         net (fo=6, routed)           0.125    -0.307    U1/HSV_H[3]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  U1/R_In[1]_INST_0_i_14/O
                         net (fo=5, routed)           0.172    -0.090    U1/R_In[1]_INST_0_i_14_n_0
    SLICE_X27Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.045 r  U1/B_In[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.214     0.170    U1/B_In[1]_INST_0_i_3_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.215 r  U1/B_In[1]_INST_0/O
                         net (fo=4, routed)           0.199     0.413    count0/BO_reg[7]_1[4]
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.826    -0.803    count0/clk_out3
    SLICE_X28Y31         FDRE                                         r  count0/BO_reg[4]/C
                         clock pessimism              0.549    -0.254    
                         clock uncertainty            0.226    -0.028    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.052     0.024    count0/BO_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.177%)  route 0.488ns (53.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.632     1.632    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.419     2.051 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.488     2.540    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.514    11.514    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.090    11.604    
                         clock uncertainty           -0.074    11.530    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.534    10.996    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.177%)  route 0.488ns (53.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.632     1.632    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.419     2.051 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.488     2.540    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.514    11.514    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.090    11.604    
                         clock uncertainty           -0.074    11.530    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.534    10.996    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.177%)  route 0.488ns (53.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.632     1.632    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.419     2.051 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.488     2.540    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.514    11.514    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.090    11.604    
                         clock uncertainty           -0.074    11.530    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.534    10.996    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.177%)  route 0.488ns (53.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.632     1.632    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.419     2.051 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.488     2.540    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         1.514    11.514    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.090    11.604    
                         clock uncertainty           -0.074    11.530    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.534    10.996    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  8.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.873    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.581    
    SLICE_X0Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.432    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.873    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.581    
    SLICE_X0Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.432    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.873    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.581    
    SLICE_X0Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.432    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y34          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.179     0.873    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y36          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=460, routed)         0.834     0.834    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.581    
    SLICE_X0Y36          FDPE (Remov_fdpe_C_PRE)     -0.149     0.432    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.361    98.781    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[1]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[2]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[4]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.296ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.737    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.296    

Slack (MET) :             97.296ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.737    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.296    

Slack (MET) :             97.340ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.361    98.781    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.340    

Slack (MET) :             97.382ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[5]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.382    

Slack (MET) :             97.382ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.382    

Slack (MET) :             97.449ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.878%)  route 1.372ns (68.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.721     1.286    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y38         FDCE                                         f  led/inst/Send_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.576    98.667    led/inst/clk_10MHz
    SLICE_X35Y38         FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism              0.584    99.251    
                         clock uncertainty           -0.111    99.141    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    98.736    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         98.736    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 97.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y35         FDCE                                         f  led/inst/Data_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X35Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  led/inst/Data_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.304%)  route 0.481ns (69.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.255     0.152    led/inst/LED_IO_i_2_n_0
    SLICE_X33Y37         FDCE                                         f  led/inst/LED_IO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.249    -0.521    
    SLICE_X33Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.361    98.781    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[1]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[2]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[4]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.296ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.737    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.296    

Slack (MET) :             97.296ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.737    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.296    

Slack (MET) :             97.340ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.361    98.781    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.340    

Slack (MET) :             97.382ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[5]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.382    

Slack (MET) :             97.382ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.382    

Slack (MET) :             97.449ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.878%)  route 1.372ns (68.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.721     1.286    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y38         FDCE                                         f  led/inst/Send_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.576    98.667    led/inst/clk_10MHz
    SLICE_X35Y38         FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism              0.584    99.251    
                         clock uncertainty           -0.111    99.141    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    98.736    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         98.736    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 97.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y35         FDCE                                         f  led/inst/Data_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X35Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  led/inst/Data_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.304%)  route 0.481ns (69.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.255     0.152    led/inst/LED_IO_i_2_n_0
    SLICE_X33Y37         FDCE                                         f  led/inst/LED_IO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.111    -0.411    
    SLICE_X33Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.361    98.781    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[1]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[2]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.252ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[4]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.252    

Slack (MET) :             97.296ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.737    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.296    

Slack (MET) :             97.296ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.737    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         98.737    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.296    

Slack (MET) :             97.340ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.361    98.781    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.781    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.340    

Slack (MET) :             97.382ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[5]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.382    

Slack (MET) :             97.382ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.111    99.142    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.823    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.382    

Slack (MET) :             97.449ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.878%)  route 1.372ns (68.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.721     1.286    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y38         FDCE                                         f  led/inst/Send_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.576    98.667    led/inst/clk_10MHz
    SLICE_X35Y38         FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism              0.584    99.251    
                         clock uncertainty           -0.111    99.141    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    98.736    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         98.736    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 97.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y35         FDCE                                         f  led/inst/Data_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X35Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.479    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  led/inst/Data_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.249    -0.522    
                         clock uncertainty            0.111    -0.412    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.504    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.304%)  route 0.481ns (69.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.255     0.152    led/inst/LED_IO_i_2_n_0
    SLICE_X33Y37         FDCE                                         f  led/inst/LED_IO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.111    -0.411    
    SLICE_X33Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.503    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.215ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[3]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.361    98.785    led/inst/Send_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.785    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.215    

Slack (MET) :             97.257ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[1]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.827    led/inst/Send_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.257    

Slack (MET) :             97.257ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[2]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.827    led/inst/Send_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.257    

Slack (MET) :             97.257ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.642ns (27.933%)  route 1.656ns (72.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          1.005     1.571    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y40         FDCE                                         f  led/inst/Send_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y40         FDCE                                         r  led/inst/Send_Cnt_reg[4]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y40         FDCE (Recov_fdce_C_CLR)     -0.319    98.827    led/inst/Send_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                 97.257    

Slack (MET) :             97.301ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[0]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.741    led/inst/Send_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.741    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.301    

Slack (MET) :             97.301ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y39         FDCE                                         f  led/inst/Send_Cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X35Y39         FDCE                                         r  led/inst/Send_Cnt_reg[9]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405    98.741    led/inst/Send_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         98.741    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.301    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[7]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.361    98.785    led/inst/Send_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         98.785    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.387ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[5]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.827    led/inst/Send_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.387    

Slack (MET) :             97.387ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.642ns (29.611%)  route 1.526ns (70.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.875     1.440    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y39         FDCE                                         f  led/inst/Send_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.577    98.668    led/inst/clk_10MHz
    SLICE_X34Y39         FDCE                                         r  led/inst/Send_Cnt_reg[6]/C
                         clock pessimism              0.584    99.252    
                         clock uncertainty           -0.106    99.146    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.319    98.827    led/inst/Send_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.827    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 97.387    

Slack (MET) :             97.454ns  (required time - arrival time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Send_Cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.878%)  route 1.372ns (68.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.691    -0.728    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.651     0.441    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.565 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.721     1.286    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y38         FDCE                                         f  led/inst/Send_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          1.576    98.667    led/inst/clk_10MHz
    SLICE_X35Y38         FDCE                                         r  led/inst/Send_Cnt_reg[8]/C
                         clock pessimism              0.584    99.251    
                         clock uncertainty           -0.106    99.145    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    98.740    led/inst/Send_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         98.740    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 97.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[5]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[6]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y35         FDCE                                         f  led/inst/Data_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y35         FDCE                                         r  led/inst/Data_Cnt_reg[7]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.363%)  route 0.366ns (63.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.140     0.037    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y35         FDCE                                         f  led/inst/Data_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y35         FDCE                                         r  led/inst/Data_Cnt_reg[8]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X35Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    led/inst/Data_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[0]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[1]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[2]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X34Y36         FDCE                                         f  led/inst/Data_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X34Y36         FDCE                                         r  led/inst/Data_Cnt_reg[4]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    led/inst/Data_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/Data_Cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.237     0.134    led/inst/LED_IO_i_2_n_0
    SLICE_X35Y36         FDCE                                         f  led/inst/Data_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.858    -0.771    led/inst/clk_10MHz
    SLICE_X35Y36         FDCE                                         r  led/inst/Data_Cnt_reg[3]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    led/inst/Data_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 clk_rst0/inst/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led/inst/LED_IO_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.209ns (30.304%)  route 0.481ns (69.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.589    -0.537    clk_rst0/inst/clk_100MHz
    SLICE_X34Y34         FDRE                                         r  clk_rst0/inst/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  clk_rst0/inst/Clk_reg/Q
                         net (fo=2, routed)           0.225    -0.148    clk_rst0/inst/Clk
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.045    -0.103 f  clk_rst0/inst/clk_out__0/O
                         net (fo=22, routed)          0.255     0.152    led/inst/LED_IO_i_2_n_0
    SLICE_X33Y37         FDCE                                         f  led/inst/LED_IO_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=86, routed)          0.859    -0.770    led/inst/clk_10MHz
    SLICE_X33Y37         FDCE                                         r  led/inst/LED_IO_reg/C
                         clock pessimism              0.249    -0.521    
    SLICE_X33Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    led/inst/LED_IO_reg
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.766    





