/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [23:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [29:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [7:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [41:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [7:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_3z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_5z & celloutsig_0_6z);
  assign celloutsig_0_2z = ~(in_data[51] & in_data[37]);
  assign celloutsig_0_3z = ~(in_data[47] & celloutsig_0_2z);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_2z : in_data[62]);
  assign celloutsig_0_9z = !(celloutsig_0_2z ? in_data[4] : celloutsig_0_7z[3]);
  assign celloutsig_0_41z = ~(celloutsig_0_20z | celloutsig_0_29z[10]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z | celloutsig_1_0z);
  assign celloutsig_0_0z = ~in_data[62];
  assign celloutsig_1_16z = ~in_data[165];
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z) & in_data[126]);
  assign celloutsig_0_24z = ~((in_data[15] | celloutsig_0_21z) & (celloutsig_0_22z | in_data[17]));
  assign celloutsig_0_30z = ~((celloutsig_0_21z | celloutsig_0_24z) & (celloutsig_0_19z | celloutsig_0_6z));
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_40z = celloutsig_0_23z | ~(celloutsig_0_30z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(in_data[115]);
  assign celloutsig_0_10z = celloutsig_0_5z | ~(celloutsig_0_9z);
  assign celloutsig_1_11z = { in_data[175:167], celloutsig_1_10z } & { in_data[157:155], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z } & { in_data[44], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_42z = celloutsig_0_29z[2:0] == { celloutsig_0_40z, in_data[62], celloutsig_0_25z };
  assign celloutsig_1_9z = in_data[100:96] == { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[46:39], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z } == in_data[49:38];
  assign celloutsig_0_21z = { in_data[59:57], celloutsig_0_8z } == { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_8z[8:1], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_21z } == { in_data[41:34], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_7z[2:1], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_9z } > in_data[58:54];
  assign celloutsig_0_25z = { celloutsig_0_18z[18:2], celloutsig_0_12z, celloutsig_0_13z } > { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[62:50] <= { in_data[84:74], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_11z[15:10] < { celloutsig_1_15z[4:0], celloutsig_1_14z };
  assign celloutsig_1_3z = { in_data[162:123], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[176:137], in_data[96] };
  assign celloutsig_1_15z = { celloutsig_1_7z[7:2], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[30:24], celloutsig_1_5z };
  assign celloutsig_0_8z = - { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_14z = - { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_29z = - { celloutsig_0_18z[12:8], celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[190:183] !== in_data[186:179];
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[142:135] };
  assign celloutsig_0_17z = ~^ { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_8z[6:0], celloutsig_0_16z };
  assign celloutsig_0_20z = ~((celloutsig_0_13z & celloutsig_0_5z) | celloutsig_0_16z);
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_7z = { celloutsig_1_3z[13], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_10z = celloutsig_1_7z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 24'h000000;
    else if (celloutsig_1_19z) celloutsig_0_18z = { celloutsig_0_8z[7:2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_1z = ~((in_data[137] & celloutsig_1_0z) | (celloutsig_1_0z & in_data[117]));
  assign celloutsig_1_14z = ~((celloutsig_1_7z[4] & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z[1] & celloutsig_0_10z) | (celloutsig_0_10z & celloutsig_0_10z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z[0] & celloutsig_0_1z) | (celloutsig_0_4z & celloutsig_0_6z));
  assign celloutsig_0_22z = ~((celloutsig_0_14z[1] & celloutsig_0_10z) | (celloutsig_0_6z & celloutsig_0_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
