|FinalProject
CLOCK_50 => CLOCK_50.IN3
KEY[0] => resetn.IN2
KEY[1] => _.IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_R[8] << vga_adapter:VGA.VGA_R
VGA_R[9] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_G[8] << vga_adapter:VGA.VGA_G
VGA_G[9] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
VGA_B[8] << vga_adapter:VGA.VGA_B
VGA_B[9] << vga_adapter:VGA.VGA_B


|FinalProject|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|FinalProject|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_g8m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g8m1:auto_generated.data_a[0]
data_a[1] => altsyncram_g8m1:auto_generated.data_a[1]
data_a[2] => altsyncram_g8m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_g8m1:auto_generated.address_a[0]
address_a[1] => altsyncram_g8m1:auto_generated.address_a[1]
address_a[2] => altsyncram_g8m1:auto_generated.address_a[2]
address_a[3] => altsyncram_g8m1:auto_generated.address_a[3]
address_a[4] => altsyncram_g8m1:auto_generated.address_a[4]
address_a[5] => altsyncram_g8m1:auto_generated.address_a[5]
address_a[6] => altsyncram_g8m1:auto_generated.address_a[6]
address_a[7] => altsyncram_g8m1:auto_generated.address_a[7]
address_a[8] => altsyncram_g8m1:auto_generated.address_a[8]
address_a[9] => altsyncram_g8m1:auto_generated.address_a[9]
address_a[10] => altsyncram_g8m1:auto_generated.address_a[10]
address_a[11] => altsyncram_g8m1:auto_generated.address_a[11]
address_a[12] => altsyncram_g8m1:auto_generated.address_a[12]
address_a[13] => altsyncram_g8m1:auto_generated.address_a[13]
address_a[14] => altsyncram_g8m1:auto_generated.address_a[14]
address_a[15] => altsyncram_g8m1:auto_generated.address_a[15]
address_a[16] => altsyncram_g8m1:auto_generated.address_a[16]
address_b[0] => altsyncram_g8m1:auto_generated.address_b[0]
address_b[1] => altsyncram_g8m1:auto_generated.address_b[1]
address_b[2] => altsyncram_g8m1:auto_generated.address_b[2]
address_b[3] => altsyncram_g8m1:auto_generated.address_b[3]
address_b[4] => altsyncram_g8m1:auto_generated.address_b[4]
address_b[5] => altsyncram_g8m1:auto_generated.address_b[5]
address_b[6] => altsyncram_g8m1:auto_generated.address_b[6]
address_b[7] => altsyncram_g8m1:auto_generated.address_b[7]
address_b[8] => altsyncram_g8m1:auto_generated.address_b[8]
address_b[9] => altsyncram_g8m1:auto_generated.address_b[9]
address_b[10] => altsyncram_g8m1:auto_generated.address_b[10]
address_b[11] => altsyncram_g8m1:auto_generated.address_b[11]
address_b[12] => altsyncram_g8m1:auto_generated.address_b[12]
address_b[13] => altsyncram_g8m1:auto_generated.address_b[13]
address_b[14] => altsyncram_g8m1:auto_generated.address_b[14]
address_b[15] => altsyncram_g8m1:auto_generated.address_b[15]
address_b[16] => altsyncram_g8m1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g8m1:auto_generated.clock0
clock1 => altsyncram_g8m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_g8m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_g8m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_g8m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_2hb:mux3.result[0]
q_b[1] <= mux_2hb:mux3.result[1]
q_b[2] <= mux_2hb:mux3.result[2]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|FinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|decode_nma:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|mux_2hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|FinalProject|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|FinalProject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FinalProject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|FinalProject|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|controlpath:control
clock => presentstate~1.DATAIN
quick_attack => nextstate.OUTPUTSELECT
quick_attack => nextstate.OUTPUTSELECT
quick_attack => nextstate.OUTPUTSELECT
quick_attack => nextstate.DATAA
thunderbolt => nextstate.OUTPUTSELECT
thunderbolt => nextstate.OUTPUTSELECT
thunderbolt => nextstate.DATAA
volt_tackle => nextstate.DATAA
volt_tackle => nextstate.DATAA
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.OUTPUTSELECT
reset => presentstate.reset_state.DATAIN
reset_all <= reset_all.DB_MAX_OUTPUT_PORT_TYPE
done_pikachu => Selector3.IN3
done_pikachu => Selector11.IN3
done_pikachu => nextstate.p_qa.DATAB
done_pikachu => Selector30.IN3
done_pikachu => Selector40.IN3
done_pikachu => Selector2.IN1
done_pikachu => Selector10.IN2
done_pikachu => Selector12.IN1
done_pikachu => Selector29.IN1
done_pikachu => Selector39.IN1
done_animate_qa => nextstate.DATAA
done_animate_qa => nextstate.DATAA
done_qa => nextstate.OUTPUTSELECT
done_qa => nextstate.OUTPUTSELECT
done_qa => Selector13.IN2
done_qa => Selector16.IN4
done_qa => Selector37.IN3
done_qa => Selector39.IN3
done_qa => Selector15.IN2
done_qa => Selector36.IN1
done_qa => Selector38.IN1
done_meowth_HP => Selector4.IN3
done_meowth_HP => Selector3.IN1
done_pikachu_HP => Selector5.IN3
done_pikachu_HP => Selector4.IN1
done_team_rocket => Selector6.IN3
done_team_rocket => Selector5.IN1
done_trainer => Selector7.IN3
done_trainer => Selector6.IN1
done_menu => Selector8.IN3
done_menu => Selector7.IN1
done_damage_p => nextstate.OUTPUTSELECT
done_damage_p => nextstate.OUTPUTSELECT
done_damage_p => nextstate.decrement_HP_pos.DATAB
done_decrement_p => nextstate.DATAA
done_decrement_p => nextstate.DATAA
done_meowth => Selector9.IN3
done_meowth => Selector17.IN3
done_meowth => nextstate.m_qa.DATAB
done_meowth => Selector38.IN3
done_meowth => Selector8.IN1
done_meowth => Selector16.IN2
done_meowth => Selector18.IN1
done_meowth => Selector37.IN1
done_animate_m_qa => nextstate.DATAA
done_animate_m_qa => nextstate.DATAA
done_m_qa => nextstate.OUTPUTSELECT
done_m_qa => nextstate.OUTPUTSELECT
done_m_qa => nextstate.DATAA
done_damage_m => nextstate.OUTPUTSELECT
done_damage_m => nextstate.OUTPUTSELECT
done_damage_m => nextstate.decrement_HP_pos_m.DATAB
done_decrement_m => nextstate.DATAA
done_decrement_m => nextstate.DATAA
done_team => Selector41.IN4
done_team => Selector9.IN1
done_tb_pika => Selector21.IN3
done_tb_pika => Selector20.IN1
done_L_tb => Selector27.IN3
done_L_tb => Selector29.IN3
done_L_tb => Selector26.IN1
done_L_tb => Selector28.IN1
done_M_tb => Selector25.IN3
done_M_tb => Selector24.IN1
done_S_tb => Selector23.IN3
done_S_tb => Selector22.IN1
done_tb => Selector22.IN3
done_tb => Selector24.IN3
done_tb => Selector26.IN3
done_tb => Selector28.IN3
done_tb => Selector13.IN3
done_tb => Selector21.IN1
done_tb => Selector23.IN1
done_tb => Selector25.IN1
done_tb => Selector27.IN1
done_tb => Selector30.IN1
done_animate_tb => ~NO_FANOUT~
done_whiteout => Selector2.IN3
done_whiteout => Selector1.IN2
done_title => always0.IN0
done_animate_vt => nextstate.DATAA
done_animate_vt => nextstate.DATAA
done_pikachu_vt => Selector32.IN3
done_pikachu_vt => nextstate.p_vt.DATAB
done_pikachu_vt => Selector31.IN2
done_pikachu_vt => Selector33.IN1
done_shift_vt => nextstate.OUTPUTSELECT
done_shift_vt => nextstate.OUTPUTSELECT
done_shift_vt => Selector35.IN3
done_vt => Selector13.IN4
done_vt => Selector40.IN1
done_hurt_meowth => Selector36.IN3
done_hurt_meowth => Selector35.IN1
done_win_scrn => ~NO_FANOUT~
done_lose_scrn => ~NO_FANOUT~
start_game => always0.IN1
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => nextstate.OUTPUTSELECT
game_over => Selector42.IN3
game_over => Selector42.IN4
game_over_m => nextstate.OUTPUTSELECT
game_over_m => nextstate.OUTPUTSELECT
game_over_m => nextstate.OUTPUTSELECT
game_over_m => nextstate.OUTPUTSELECT
game_over_m => nextstate.DATAA
enable_draw_pika <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
enable_animate_p_qa <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
enable_p_qa <= enable_p_qa.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_meowth_HP <= enable_draw_meowth_HP.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_pikachu_HP <= enable_draw_pikachu_HP.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_team_rocket <= enable_draw_team_rocket.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_trainer <= enable_draw_trainer.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_menu <= enable_draw_menu.DB_MAX_OUTPUT_PORT_TYPE
enable_HP_calc <= enable_HP_calc.DB_MAX_OUTPUT_PORT_TYPE
enable_DMG_reg <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
enable_DMG_calc <= enable_DMG_calc.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_decrease <= enable_draw_decrease.DB_MAX_OUTPUT_PORT_TYPE
enable_decrement_control <= enable_decrement_control.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_meowth <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
enable_animate_m_qa <= enable_animate_m_qa.DB_MAX_OUTPUT_PORT_TYPE
enable_m_qa <= enable_m_qa.DB_MAX_OUTPUT_PORT_TYPE
enable_HP_calc_m <= enable_HP_calc_m.DB_MAX_OUTPUT_PORT_TYPE
enable_DMG_calc_m <= enable_DMG_calc_m.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_decrease_m <= enable_draw_decrease_m.DB_MAX_OUTPUT_PORT_TYPE
enable_decrement_control_m <= enable_decrement_control_m.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_team <= enable_draw_team.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_tb_pika <= enable_draw_tb_pika.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_L_tb <= enable_draw_L_tb.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_M_tb <= enable_draw_M_tb.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_S_tb <= enable_draw_S_tb.DB_MAX_OUTPUT_PORT_TYPE
enable_animate_tb <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
enable_white <= enable_white.DB_MAX_OUTPUT_PORT_TYPE
enable_title <= enable_title.DB_MAX_OUTPUT_PORT_TYPE
enable_animate_vt <= enable_animate_vt$latch.DB_MAX_OUTPUT_PORT_TYPE
enable_p_vt <= enable_p_vt$latch.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_pika_vt <= enable_draw_pika_vt$latch.DB_MAX_OUTPUT_PORT_TYPE
choose_vt <= choose_vt$latch.DB_MAX_OUTPUT_PORT_TYPE
enable_draw_hurt_meowth <= enable_draw_hurt_meowth$latch.DB_MAX_OUTPUT_PORT_TYPE
enable_win_scrn <= enable_win_scrn$latch.DB_MAX_OUTPUT_PORT_TYPE
enable_lose_scrn <= enable_lose_scrn$latch.DB_MAX_OUTPUT_PORT_TYPE
choose_colour[0] <= WideOr59.DB_MAX_OUTPUT_PORT_TYPE
choose_colour[1] <= WideOr58.DB_MAX_OUTPUT_PORT_TYPE
choose_colour[2] <= WideOr57.DB_MAX_OUTPUT_PORT_TYPE
choose_colour[3] <= WideOr56.DB_MAX_OUTPUT_PORT_TYPE
choose_x_mode[0] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
choose_x_mode[1] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
choose_x_mode[2] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
choose_x_mode[3] <= WideOr60.DB_MAX_OUTPUT_PORT_TYPE
choose_y_mode[0] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
choose_y_mode[1] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
choose_y_mode[2] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
choose_y_mode[3] <= WideOr60.DB_MAX_OUTPUT_PORT_TYPE
plot <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data
clock => clock.IN16
reset_all => reset_all.IN16
enable_draw_pika => enable_draw_pika.IN1
enable_animate_p_qa => enable_animate_p_qa.IN1
enable_p_qa => enable_p_qa.IN1
enable_draw_meowth_HP => enable_draw_meowth_HP.IN1
enable_draw_pikachu_HP => enable_draw_pikachu_HP.IN1
enable_draw_team_rocket => enable_draw_team_rocket.IN1
enable_draw_trainer => enable_draw_trainer.IN1
enable_draw_menu => enable_draw_menu.IN1
enable_HP_calc => enable_HP_calc.IN1
enable_DMG_reg => enable_DMG_reg.IN1
enable_DMG_calc => enable_DMG_calc.IN1
enable_draw_decrease => enable_draw_decrease.IN1
enable_decrement_control => enable_decrement_control.IN1
enable_draw_meowth => enable_draw_meowth.IN1
enable_animate_m_qa => enable_animate_m_qa.IN1
enable_m_qa => enable_m_qa.IN1
enable_DMG_calc_m => enable_DMG_calc_m.IN1
enable_HP_calc_m => enable_HP_calc_m.IN1
enable_draw_decrease_m => enable_draw_decrease_m.IN1
enable_decrement_control_m => enable_decrement_control_m.IN1
enable_draw_team => enable_draw_team.IN1
enable_white => enable_white.IN1
enable_title => enable_title.IN1
enable_draw_tb_pika => enable_draw_tb_pika.IN1
enable_draw_L_tb => enable_draw_L_tb.IN1
enable_draw_M_tb => enable_draw_M_tb.IN1
enable_draw_S_tb => enable_draw_S_tb.IN1
enable_animate_tb => enable_animate_tb.IN1
enable_animate_vt => enable_animate_vt.IN1
enable_p_vt => enable_p_vt.IN1
enable_draw_pika_vt => enable_draw_pika_vt.IN1
choose_vt => choose_vt.IN1
enable_draw_hurt_meowth => enable_draw_hurt_meowth.IN1
enable_win_scrn => enable_win_scrn.IN1
enable_lose_scrn => enable_lose_scrn.IN1
choose_colour[0] => choose_colour[0].IN1
choose_colour[1] => choose_colour[1].IN1
choose_colour[2] => choose_colour[2].IN1
choose_colour[3] => choose_colour[3].IN1
choose_colour[4] => choose_colour[4].IN1
choose_x_mode[0] => choose_x_mode[0].IN1
choose_x_mode[1] => choose_x_mode[1].IN1
choose_x_mode[2] => choose_x_mode[2].IN1
choose_x_mode[3] => choose_x_mode[3].IN1
choose_x_mode[4] => choose_x_mode[4].IN1
choose_y_mode[0] => choose_y_mode[0].IN1
choose_y_mode[1] => choose_y_mode[1].IN1
choose_y_mode[2] => choose_y_mode[2].IN1
choose_y_mode[3] => choose_y_mode[3].IN1
choose_y_mode[4] => choose_y_mode[4].IN1
done_pikachu <= quick_attack:attack_one.done_pikachu
done_animate_qa <= quick_attack:attack_one.done_animate
done_qa <= move_input[0].DB_MAX_OUTPUT_PORT_TYPE
done_meowth_HP <= drawHP:meowth_HP.done
done_pikachu_HP <= drawHP:pikachu_HP.done
done_team_rocket <= drawTeamRocket:team_rocket.done
done_trainer <= drawTrainer:trainer.done
done_menu <= drawAttackMenu:Menu.done
done_whiteout <= white_out:clear_screen.done
done_title <= drawTitleScreen:title.done
done_damage_p <= damage_pika:pika_damage.done_damage
done_decrement_p <= damage_pika:pika_damage.done_decrement
done_meowth <= meowth_attack:enemy_attack.done_meowth
done_animate_m_qa <= meowth_attack:enemy_attack.done_animate
done_m_qa <= meowth_attack:enemy_attack.done_quick_attack
done_damage_m <= damage_meowth:meowth_damage.done_damage
done_decrement_m <= damage_meowth:meowth_damage.done_decrement
done_team <= drawTeam:team_menu.done
done_tb_pika <= thunderbolt:attack_two.done_tb_pika
done_L_tb <= thunderbolt:attack_two.done_L_tb
done_M_tb <= thunderbolt:attack_two.done_M_tb
done_S_tb <= thunderbolt:attack_two.done_S_tb
done_tb <= move_input[1].DB_MAX_OUTPUT_PORT_TYPE
done_animate_tb <= thunderbolt:attack_two.done_animate
done_animate_vt <= volt_tackle:attack_three.done_animate_vt
done_pikachu_vt <= volt_tackle:attack_three.done_pikachu_vt
done_shift_vt <= volt_tackle:attack_three.done_shift
done_vt <= move_input[2].DB_MAX_OUTPUT_PORT_TYPE
done_hurt_meowth <= volt_tackle:attack_three.done_hurt_meowth
done_lose_scrn <= drawLose:lose.done
done_win_scrn <= drawWin:win.done
game_over <= damage_pika:pika_damage.game_over
game_over_m <= damage_meowth:meowth_damage.game_over
out_x[0] <= choose_x:x.out_x
out_x[1] <= choose_x:x.out_x
out_x[2] <= choose_x:x.out_x
out_x[3] <= choose_x:x.out_x
out_x[4] <= choose_x:x.out_x
out_x[5] <= choose_x:x.out_x
out_x[6] <= choose_x:x.out_x
out_x[7] <= choose_x:x.out_x
out_x[8] <= choose_x:x.out_x
out_y[0] <= choose_y:y.out_y
out_y[1] <= choose_y:y.out_y
out_y[2] <= choose_y:y.out_y
out_y[3] <= choose_y:y.out_y
out_y[4] <= choose_y:y.out_y
out_y[5] <= choose_y:y.out_y
out_y[6] <= choose_y:y.out_y
out_y[7] <= choose_y:y.out_y
out_colour[0] <= choose_c:colour.out
out_colour[1] <= choose_c:colour.out
out_colour[2] <= choose_c:colour.out


|FinalProject|datapath:data|quick_attack:attack_one
clock => clock.IN5
reset_all => reset_all.IN4
enable_animate => enable_animate.IN2
enable_p_qa => enable_p_qa.IN1
enable_draw_pika => enable_draw_pika.IN1
done_animate <= done_animate.DB_MAX_OUTPUT_PORT_TYPE
done_pikachu <= drawPikachu:draw_pika.done
p_qa_x[0] <= drawPikachu:draw_pika.out_x
p_qa_x[1] <= drawPikachu:draw_pika.out_x
p_qa_x[2] <= drawPikachu:draw_pika.out_x
p_qa_x[3] <= drawPikachu:draw_pika.out_x
p_qa_x[4] <= drawPikachu:draw_pika.out_x
p_qa_x[5] <= drawPikachu:draw_pika.out_x
p_qa_x[6] <= drawPikachu:draw_pika.out_x
p_qa_x[7] <= drawPikachu:draw_pika.out_x
p_qa_x[8] <= drawPikachu:draw_pika.out_x
p_qa_y[0] <= drawPikachu:draw_pika.out_y
p_qa_y[1] <= drawPikachu:draw_pika.out_y
p_qa_y[2] <= drawPikachu:draw_pika.out_y
p_qa_y[3] <= drawPikachu:draw_pika.out_y
p_qa_y[4] <= drawPikachu:draw_pika.out_y
p_qa_y[5] <= drawPikachu:draw_pika.out_y
p_qa_y[6] <= drawPikachu:draw_pika.out_y
p_qa_y[7] <= drawPikachu:draw_pika.out_y
p_qa_colour[0] <= drawPikachu:draw_pika.out_colour
p_qa_colour[1] <= drawPikachu:draw_pika.out_colour
p_qa_colour[2] <= drawPikachu:draw_pika.out_colour
done_quick_attack <= done_quick_attack_counter:done.out


|FinalProject|datapath:data|quick_attack:attack_one|done_quick_attack_counter:done
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
reset => always0.IN0
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
enable => always0.IN1
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate
clock => clock.IN2
reset => reset.IN2
enable => enable.IN2
out_pulse <= fifteen_hz_counter:done_fifteen.out


|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate|fifteen_hz_counter:done_fifteen
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
reset => always0.IN0
reset => always0.IN0
enable_fifteen => always0.IN1
enable_fifteen => always0.IN1
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate|sixty_hz_clock:sixty_hz
clock => rate[0].CLK
clock => rate[1].CLK
clock => rate[2].CLK
clock => rate[3].CLK
clock => rate[4].CLK
clock => rate[5].CLK
clock => rate[6].CLK
clock => rate[7].CLK
clock => rate[8].CLK
clock => rate[9].CLK
clock => rate[10].CLK
clock => rate[11].CLK
clock => rate[12].CLK
clock => rate[13].CLK
clock => rate[14].CLK
reset => always0.IN0
reset => always0.IN0
enable_sixty => always0.IN1
enable_sixty => always0.IN1
pulse <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|pika_quick_attack_control:p_qa_control
clock => goRight~reg0.CLK
in_x[0] => Equal0.IN8
in_x[0] => Equal1.IN1
in_x[1] => Equal0.IN3
in_x[1] => Equal1.IN8
in_x[2] => Equal0.IN7
in_x[2] => Equal1.IN7
in_x[3] => Equal0.IN2
in_x[3] => Equal1.IN6
in_x[4] => Equal0.IN1
in_x[4] => Equal1.IN5
in_x[5] => Equal0.IN6
in_x[5] => Equal1.IN4
in_x[6] => Equal0.IN0
in_x[6] => Equal1.IN0
in_x[7] => Equal0.IN5
in_x[7] => Equal1.IN3
in_x[8] => Equal0.IN4
in_x[8] => Equal1.IN2
goRight <= goRight~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|pika_quick_attack:p_qa
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
enable => always0.IN0
reset => always0.IN1
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|adder_y:add_y
in1_y[0] => Add0.IN8
in1_y[1] => Add0.IN7
in1_y[2] => Add0.IN6
in1_y[3] => Add0.IN5
in1_y[4] => Add0.IN4
in1_y[5] => Add0.IN3
in1_y[6] => Add0.IN2
in1_y[7] => Add0.IN1
in2_y[0] => Add0.IN16
in2_y[1] => Add0.IN15
in2_y[2] => Add0.IN14
in2_y[3] => Add0.IN13
in2_y[4] => Add0.IN12
in2_y[5] => Add0.IN11
in2_y[6] => Add0.IN10
in2_y[7] => Add0.IN9
out_y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|adder_x:add_x
in1_x[0] => Add0.IN9
in1_x[1] => Add0.IN8
in1_x[2] => Add0.IN7
in1_x[3] => Add0.IN6
in1_x[4] => Add0.IN5
in1_x[5] => Add0.IN4
in1_x[6] => Add0.IN3
in1_x[7] => Add0.IN2
in1_x[8] => Add0.IN1
in2_x[0] => Add0.IN18
in2_x[1] => Add0.IN17
in2_x[2] => Add0.IN16
in2_x[3] => Add0.IN15
in2_x[4] => Add0.IN14
in2_x[5] => Add0.IN13
in2_x[6] => Add0.IN12
in2_x[7] => Add0.IN11
in2_x[8] => Add0.IN10
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= pikachu3021x3:pika.q
out_colour[1] <= pikachu3021x3:pika.q
out_colour[2] <= pikachu3021x3:pika.q


|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pika_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pika_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pikachu3021x3:pika
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pikachu3021x3:pika|altsyncram:altsyncram_component
wren_a => altsyncram_49s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49s1:auto_generated.data_a[0]
data_a[1] => altsyncram_49s1:auto_generated.data_a[1]
data_a[2] => altsyncram_49s1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_49s1:auto_generated.address_a[0]
address_a[1] => altsyncram_49s1:auto_generated.address_a[1]
address_a[2] => altsyncram_49s1:auto_generated.address_a[2]
address_a[3] => altsyncram_49s1:auto_generated.address_a[3]
address_a[4] => altsyncram_49s1:auto_generated.address_a[4]
address_a[5] => altsyncram_49s1:auto_generated.address_a[5]
address_a[6] => altsyncram_49s1:auto_generated.address_a[6]
address_a[7] => altsyncram_49s1:auto_generated.address_a[7]
address_a[8] => altsyncram_49s1:auto_generated.address_a[8]
address_a[9] => altsyncram_49s1:auto_generated.address_a[9]
address_a[10] => altsyncram_49s1:auto_generated.address_a[10]
address_a[11] => altsyncram_49s1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_49s1:auto_generated.q_a[0]
q_a[1] <= altsyncram_49s1:auto_generated.q_a[1]
q_a[2] <= altsyncram_49s1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pikachu3021x3:pika|altsyncram:altsyncram_component|altsyncram_49s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|thunderbolt:attack_two
clock => clock.IN6
reset => reset.IN6
enable_draw_tb_pika => tb_input[0].IN4
enable_draw_L_tb => tb_input[1].IN4
enable_draw_M_tb => tb_input[2].IN4
enable_draw_S_tb => tb_input[3].IN4
enable_animate => enable_animate.IN2
done_tb_pika <= drawThunderPikachu:tb_pika.done
done_L_tb <= drawLargeThunder:L_tb.done
done_M_tb <= drawMediumThunder:M_tb.done
done_S_tb <= drawSmallThunder:S_tb.done
done_animate <= done_animate.DB_MAX_OUTPUT_PORT_TYPE
done_tb <= done_tb_counter:done.out
out_x[0] <= tb_chooser_x:x.out_x
out_x[1] <= tb_chooser_x:x.out_x
out_x[2] <= tb_chooser_x:x.out_x
out_x[3] <= tb_chooser_x:x.out_x
out_x[4] <= tb_chooser_x:x.out_x
out_x[5] <= tb_chooser_x:x.out_x
out_x[6] <= tb_chooser_x:x.out_x
out_x[7] <= tb_chooser_x:x.out_x
out_x[8] <= tb_chooser_x:x.out_x
out_y[0] <= tb_chooser_y:y.out_y
out_y[1] <= tb_chooser_y:y.out_y
out_y[2] <= tb_chooser_y:y.out_y
out_y[3] <= tb_chooser_y:y.out_y
out_y[4] <= tb_chooser_y:y.out_y
out_y[5] <= tb_chooser_y:y.out_y
out_y[6] <= tb_chooser_y:y.out_y
out_y[7] <= tb_chooser_y:y.out_y
out_colour[0] <= tb_chooser_colour:c.out_c
out_colour[1] <= tb_chooser_colour:c.out_c
out_colour[2] <= tb_chooser_colour:c.out_c


|FinalProject|datapath:data|thunderbolt:attack_two|done_tb_counter:done
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
reset => always0.IN0
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
enable => always0.IN1
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|animation_frame:animate
clock => clock.IN2
reset => reset.IN2
enable => enable.IN2
out_pulse <= fifteen_hz_counter:done_fifteen.out


|FinalProject|datapath:data|thunderbolt:attack_two|animation_frame:animate|fifteen_hz_counter:done_fifteen
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
reset => always0.IN0
reset => always0.IN0
enable_fifteen => always0.IN1
enable_fifteen => always0.IN1
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|animation_frame:animate|sixty_hz_clock:sixty_hz
clock => rate[0].CLK
clock => rate[1].CLK
clock => rate[2].CLK
clock => rate[3].CLK
clock => rate[4].CLK
clock => rate[5].CLK
clock => rate[6].CLK
clock => rate[7].CLK
clock => rate[8].CLK
clock => rate[9].CLK
clock => rate[10].CLK
clock => rate[11].CLK
clock => rate[12].CLK
clock => rate[13].CLK
clock => rate[14].CLK
reset => always0.IN0
reset => always0.IN0
enable_sixty => always0.IN1
enable_sixty => always0.IN1
pulse <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= thpikachu53x57x3:thunderpikachu.q
out_colour[1] <= thpikachu53x57x3:thunderpikachu.q
out_colour[2] <= thpikachu53x57x3:thunderpikachu.q


|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thunderpikachu_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thunderpikachu_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thpikachu53x57x3:thunderpikachu
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component
wren_a => altsyncram_mst1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mst1:auto_generated.data_a[0]
data_a[1] => altsyncram_mst1:auto_generated.data_a[1]
data_a[2] => altsyncram_mst1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mst1:auto_generated.address_a[0]
address_a[1] => altsyncram_mst1:auto_generated.address_a[1]
address_a[2] => altsyncram_mst1:auto_generated.address_a[2]
address_a[3] => altsyncram_mst1:auto_generated.address_a[3]
address_a[4] => altsyncram_mst1:auto_generated.address_a[4]
address_a[5] => altsyncram_mst1:auto_generated.address_a[5]
address_a[6] => altsyncram_mst1:auto_generated.address_a[6]
address_a[7] => altsyncram_mst1:auto_generated.address_a[7]
address_a[8] => altsyncram_mst1:auto_generated.address_a[8]
address_a[9] => altsyncram_mst1:auto_generated.address_a[9]
address_a[10] => altsyncram_mst1:auto_generated.address_a[10]
address_a[11] => altsyncram_mst1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mst1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mst1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mst1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mst1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component|altsyncram_mst1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= largethunder63x56x3:largethunder.q
out_colour[1] <= largethunder63x56x3:largethunder.q
out_colour[2] <= largethunder63x56x3:largethunder.q


|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder63x56x3:largethunder
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder63x56x3:largethunder|altsyncram:altsyncram_component
wren_a => altsyncram_g5t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g5t1:auto_generated.data_a[0]
data_a[1] => altsyncram_g5t1:auto_generated.data_a[1]
data_a[2] => altsyncram_g5t1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g5t1:auto_generated.address_a[0]
address_a[1] => altsyncram_g5t1:auto_generated.address_a[1]
address_a[2] => altsyncram_g5t1:auto_generated.address_a[2]
address_a[3] => altsyncram_g5t1:auto_generated.address_a[3]
address_a[4] => altsyncram_g5t1:auto_generated.address_a[4]
address_a[5] => altsyncram_g5t1:auto_generated.address_a[5]
address_a[6] => altsyncram_g5t1:auto_generated.address_a[6]
address_a[7] => altsyncram_g5t1:auto_generated.address_a[7]
address_a[8] => altsyncram_g5t1:auto_generated.address_a[8]
address_a[9] => altsyncram_g5t1:auto_generated.address_a[9]
address_a[10] => altsyncram_g5t1:auto_generated.address_a[10]
address_a[11] => altsyncram_g5t1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g5t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g5t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g5t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g5t1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder63x56x3:largethunder|altsyncram:altsyncram_component|altsyncram_g5t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= mediumthunder44x47x3:mediumthunder.q
out_colour[1] <= mediumthunder44x47x3:mediumthunder.q
out_colour[2] <= mediumthunder44x47x3:mediumthunder.q


|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder44x47x3:mediumthunder
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder44x47x3:mediumthunder|altsyncram:altsyncram_component
wren_a => altsyncram_49t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49t1:auto_generated.data_a[0]
data_a[1] => altsyncram_49t1:auto_generated.data_a[1]
data_a[2] => altsyncram_49t1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_49t1:auto_generated.address_a[0]
address_a[1] => altsyncram_49t1:auto_generated.address_a[1]
address_a[2] => altsyncram_49t1:auto_generated.address_a[2]
address_a[3] => altsyncram_49t1:auto_generated.address_a[3]
address_a[4] => altsyncram_49t1:auto_generated.address_a[4]
address_a[5] => altsyncram_49t1:auto_generated.address_a[5]
address_a[6] => altsyncram_49t1:auto_generated.address_a[6]
address_a[7] => altsyncram_49t1:auto_generated.address_a[7]
address_a[8] => altsyncram_49t1:auto_generated.address_a[8]
address_a[9] => altsyncram_49t1:auto_generated.address_a[9]
address_a[10] => altsyncram_49t1:auto_generated.address_a[10]
address_a[11] => altsyncram_49t1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_49t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_49t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_49t1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder44x47x3:mediumthunder|altsyncram:altsyncram_component|altsyncram_49t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= smallthunder36x28x3:smallthunder.q
out_colour[1] <= smallthunder36x28x3:smallthunder.q
out_colour[2] <= smallthunder36x28x3:smallthunder.q


|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder36x28x3:smallthunder
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder36x28x3:smallthunder|altsyncram:altsyncram_component
wren_a => altsyncram_j5t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_j5t1:auto_generated.data_a[0]
data_a[1] => altsyncram_j5t1:auto_generated.data_a[1]
data_a[2] => altsyncram_j5t1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j5t1:auto_generated.address_a[0]
address_a[1] => altsyncram_j5t1:auto_generated.address_a[1]
address_a[2] => altsyncram_j5t1:auto_generated.address_a[2]
address_a[3] => altsyncram_j5t1:auto_generated.address_a[3]
address_a[4] => altsyncram_j5t1:auto_generated.address_a[4]
address_a[5] => altsyncram_j5t1:auto_generated.address_a[5]
address_a[6] => altsyncram_j5t1:auto_generated.address_a[6]
address_a[7] => altsyncram_j5t1:auto_generated.address_a[7]
address_a[8] => altsyncram_j5t1:auto_generated.address_a[8]
address_a[9] => altsyncram_j5t1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j5t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j5t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j5t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j5t1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder36x28x3:smallthunder|altsyncram:altsyncram_component|altsyncram_j5t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|thunderbolt:attack_two|tb_chooser_x:x
in1[0] => Mux8.IN12
in1[1] => Mux7.IN12
in1[2] => Mux6.IN12
in1[3] => Mux5.IN12
in1[4] => Mux4.IN12
in1[5] => Mux3.IN12
in1[6] => Mux2.IN12
in1[7] => Mux1.IN12
in1[8] => Mux0.IN12
in2[0] => Mux8.IN13
in2[1] => Mux7.IN13
in2[2] => Mux6.IN13
in2[3] => Mux5.IN13
in2[4] => Mux4.IN13
in2[5] => Mux3.IN13
in2[6] => Mux2.IN13
in2[7] => Mux1.IN13
in2[8] => Mux0.IN13
in3[0] => Mux8.IN14
in3[1] => Mux7.IN14
in3[2] => Mux6.IN14
in3[3] => Mux5.IN14
in3[4] => Mux4.IN14
in3[5] => Mux3.IN14
in3[6] => Mux2.IN14
in3[7] => Mux1.IN14
in3[8] => Mux0.IN14
in4[0] => Mux8.IN15
in4[1] => Mux7.IN15
in4[2] => Mux6.IN15
in4[3] => Mux5.IN15
in4[4] => Mux4.IN15
in4[5] => Mux3.IN15
in4[6] => Mux2.IN15
in4[7] => Mux1.IN15
in4[8] => Mux0.IN15
choose[0] => Mux0.IN19
choose[0] => Mux1.IN19
choose[0] => Mux2.IN19
choose[0] => Mux3.IN19
choose[0] => Mux4.IN19
choose[0] => Mux5.IN19
choose[0] => Mux6.IN19
choose[0] => Mux7.IN19
choose[0] => Mux8.IN19
choose[1] => Mux0.IN18
choose[1] => Mux1.IN18
choose[1] => Mux2.IN18
choose[1] => Mux3.IN18
choose[1] => Mux4.IN18
choose[1] => Mux5.IN18
choose[1] => Mux6.IN18
choose[1] => Mux7.IN18
choose[1] => Mux8.IN18
choose[2] => Mux0.IN17
choose[2] => Mux1.IN17
choose[2] => Mux2.IN17
choose[2] => Mux3.IN17
choose[2] => Mux4.IN17
choose[2] => Mux5.IN17
choose[2] => Mux6.IN17
choose[2] => Mux7.IN17
choose[2] => Mux8.IN17
choose[3] => Mux0.IN16
choose[3] => Mux1.IN16
choose[3] => Mux2.IN16
choose[3] => Mux3.IN16
choose[3] => Mux4.IN16
choose[3] => Mux5.IN16
choose[3] => Mux6.IN16
choose[3] => Mux7.IN16
choose[3] => Mux8.IN16
out_x[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|tb_chooser_y:y
in1[0] => Mux7.IN12
in1[1] => Mux6.IN12
in1[2] => Mux5.IN12
in1[3] => Mux4.IN12
in1[4] => Mux3.IN12
in1[5] => Mux2.IN12
in1[6] => Mux1.IN12
in1[7] => Mux0.IN12
in2[0] => Mux7.IN13
in2[1] => Mux6.IN13
in2[2] => Mux5.IN13
in2[3] => Mux4.IN13
in2[4] => Mux3.IN13
in2[5] => Mux2.IN13
in2[6] => Mux1.IN13
in2[7] => Mux0.IN13
in3[0] => Mux7.IN14
in3[1] => Mux6.IN14
in3[2] => Mux5.IN14
in3[3] => Mux4.IN14
in3[4] => Mux3.IN14
in3[5] => Mux2.IN14
in3[6] => Mux1.IN14
in3[7] => Mux0.IN14
in4[0] => Mux7.IN15
in4[1] => Mux6.IN15
in4[2] => Mux5.IN15
in4[3] => Mux4.IN15
in4[4] => Mux3.IN15
in4[5] => Mux2.IN15
in4[6] => Mux1.IN15
in4[7] => Mux0.IN15
choose[0] => Mux0.IN19
choose[0] => Mux1.IN19
choose[0] => Mux2.IN19
choose[0] => Mux3.IN19
choose[0] => Mux4.IN19
choose[0] => Mux5.IN19
choose[0] => Mux6.IN19
choose[0] => Mux7.IN19
choose[1] => Mux0.IN18
choose[1] => Mux1.IN18
choose[1] => Mux2.IN18
choose[1] => Mux3.IN18
choose[1] => Mux4.IN18
choose[1] => Mux5.IN18
choose[1] => Mux6.IN18
choose[1] => Mux7.IN18
choose[2] => Mux0.IN17
choose[2] => Mux1.IN17
choose[2] => Mux2.IN17
choose[2] => Mux3.IN17
choose[2] => Mux4.IN17
choose[2] => Mux5.IN17
choose[2] => Mux6.IN17
choose[2] => Mux7.IN17
choose[3] => Mux0.IN16
choose[3] => Mux1.IN16
choose[3] => Mux2.IN16
choose[3] => Mux3.IN16
choose[3] => Mux4.IN16
choose[3] => Mux5.IN16
choose[3] => Mux6.IN16
choose[3] => Mux7.IN16
out_y[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|thunderbolt:attack_two|tb_chooser_colour:c
in1[0] => Mux2.IN12
in1[1] => Mux1.IN12
in1[2] => Mux0.IN12
in2[0] => Mux2.IN13
in2[1] => Mux1.IN13
in2[2] => Mux0.IN13
in3[0] => Mux2.IN14
in3[1] => Mux1.IN14
in3[2] => Mux0.IN14
in4[0] => Mux2.IN15
in4[1] => Mux1.IN15
in4[2] => Mux0.IN15
choose[0] => Mux0.IN19
choose[0] => Mux1.IN19
choose[0] => Mux2.IN19
choose[1] => Mux0.IN18
choose[1] => Mux1.IN18
choose[1] => Mux2.IN18
choose[2] => Mux0.IN17
choose[2] => Mux1.IN17
choose[2] => Mux2.IN17
choose[3] => Mux0.IN16
choose[3] => Mux1.IN16
choose[3] => Mux2.IN16
out_c[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_c[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_c[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three
clock => clock.IN6
reset_all => reset_all.IN5
enable_animate => enable_animate.IN2
enable_p_vt => enable_p_vt.IN1
enable_draw_pika_vt => enable_draw_pika_vt.IN1
enable_draw_hurt_meowth => enable_draw_hurt_meowth.IN1
choose => choose.IN3
done_animate_vt <= done_animate_vt.DB_MAX_OUTPUT_PORT_TYPE
done_pikachu_vt <= drawThunderPikachu:draw_t_pika.done
out_x[0] <= vt_chooser_x:x.out_x
out_x[1] <= vt_chooser_x:x.out_x
out_x[2] <= vt_chooser_x:x.out_x
out_x[3] <= vt_chooser_x:x.out_x
out_x[4] <= vt_chooser_x:x.out_x
out_x[5] <= vt_chooser_x:x.out_x
out_x[6] <= vt_chooser_x:x.out_x
out_x[7] <= vt_chooser_x:x.out_x
out_x[8] <= vt_chooser_x:x.out_x
out_y[0] <= vt_chooser_y:y.out_y
out_y[1] <= vt_chooser_y:y.out_y
out_y[2] <= vt_chooser_y:y.out_y
out_y[3] <= vt_chooser_y:y.out_y
out_y[4] <= vt_chooser_y:y.out_y
out_y[5] <= vt_chooser_y:y.out_y
out_y[6] <= vt_chooser_y:y.out_y
out_y[7] <= vt_chooser_y:y.out_y
out_colour[0] <= vt_chooser_colour:colour.out_c
out_colour[1] <= vt_chooser_colour:colour.out_c
out_colour[2] <= vt_chooser_colour:colour.out_c
done_shift <= done_vt_counter:done_vt_c.out1
done_vt <= done_vt_counter:done_vt_c.out
done_hurt_meowth <= drawVTMeowth:draw_hurt_meowth.done


|FinalProject|datapath:data|volt_tackle:attack_three|done_vt_counter:done_vt_c
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
reset => always0.IN0
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
enable => always0.IN1
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
out1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|animation_frame:animate
clock => clock.IN2
reset => reset.IN2
enable => enable.IN2
out_pulse <= fifteen_hz_counter:done_fifteen.out


|FinalProject|datapath:data|volt_tackle:attack_three|animation_frame:animate|fifteen_hz_counter:done_fifteen
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
reset => always0.IN0
reset => always0.IN0
enable_fifteen => always0.IN1
enable_fifteen => always0.IN1
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|animation_frame:animate|sixty_hz_clock:sixty_hz
clock => rate[0].CLK
clock => rate[1].CLK
clock => rate[2].CLK
clock => rate[3].CLK
clock => rate[4].CLK
clock => rate[5].CLK
clock => rate[6].CLK
clock => rate[7].CLK
clock => rate[8].CLK
clock => rate[9].CLK
clock => rate[10].CLK
clock => rate[11].CLK
clock => rate[12].CLK
clock => rate[13].CLK
clock => rate[14].CLK
reset => always0.IN0
reset => always0.IN0
enable_sixty => always0.IN1
enable_sixty => always0.IN1
pulse <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|pika_quick_attack_control:p_qa_control
clock => goRight~reg0.CLK
in_x[0] => Equal0.IN8
in_x[0] => Equal1.IN1
in_x[1] => Equal0.IN3
in_x[1] => Equal1.IN8
in_x[2] => Equal0.IN7
in_x[2] => Equal1.IN7
in_x[3] => Equal0.IN2
in_x[3] => Equal1.IN6
in_x[4] => Equal0.IN1
in_x[4] => Equal1.IN5
in_x[5] => Equal0.IN6
in_x[5] => Equal1.IN4
in_x[6] => Equal0.IN0
in_x[6] => Equal1.IN0
in_x[7] => Equal0.IN5
in_x[7] => Equal1.IN3
in_x[8] => Equal0.IN4
in_x[8] => Equal1.IN2
goRight <= goRight~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|pika_quick_attack:p_qa
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
enable => always0.IN0
reset => always0.IN1
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
goRight => out_x.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|adder_y:add_y
in1_y[0] => Add0.IN8
in1_y[1] => Add0.IN7
in1_y[2] => Add0.IN6
in1_y[3] => Add0.IN5
in1_y[4] => Add0.IN4
in1_y[5] => Add0.IN3
in1_y[6] => Add0.IN2
in1_y[7] => Add0.IN1
in2_y[0] => Add0.IN16
in2_y[1] => Add0.IN15
in2_y[2] => Add0.IN14
in2_y[3] => Add0.IN13
in2_y[4] => Add0.IN12
in2_y[5] => Add0.IN11
in2_y[6] => Add0.IN10
in2_y[7] => Add0.IN9
out_y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|adder_x:add_x
in1_x[0] => Add0.IN9
in1_x[1] => Add0.IN8
in1_x[2] => Add0.IN7
in1_x[3] => Add0.IN6
in1_x[4] => Add0.IN5
in1_x[5] => Add0.IN4
in1_x[6] => Add0.IN3
in1_x[7] => Add0.IN2
in1_x[8] => Add0.IN1
in2_x[0] => Add0.IN18
in2_x[1] => Add0.IN17
in2_x[2] => Add0.IN16
in2_x[3] => Add0.IN15
in2_x[4] => Add0.IN14
in2_x[5] => Add0.IN13
in2_x[6] => Add0.IN12
in2_x[7] => Add0.IN11
in2_x[8] => Add0.IN10
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= thpikachu53x57x3:thunderpikachu.q
out_colour[1] <= thpikachu53x57x3:thunderpikachu.q
out_colour[2] <= thpikachu53x57x3:thunderpikachu.q


|FinalProject|datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thunderpikachu_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thunderpikachu_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thpikachu53x57x3:thunderpikachu
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component
wren_a => altsyncram_mst1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mst1:auto_generated.data_a[0]
data_a[1] => altsyncram_mst1:auto_generated.data_a[1]
data_a[2] => altsyncram_mst1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mst1:auto_generated.address_a[0]
address_a[1] => altsyncram_mst1:auto_generated.address_a[1]
address_a[2] => altsyncram_mst1:auto_generated.address_a[2]
address_a[3] => altsyncram_mst1:auto_generated.address_a[3]
address_a[4] => altsyncram_mst1:auto_generated.address_a[4]
address_a[5] => altsyncram_mst1:auto_generated.address_a[5]
address_a[6] => altsyncram_mst1:auto_generated.address_a[6]
address_a[7] => altsyncram_mst1:auto_generated.address_a[7]
address_a[8] => altsyncram_mst1:auto_generated.address_a[8]
address_a[9] => altsyncram_mst1:auto_generated.address_a[9]
address_a[10] => altsyncram_mst1:auto_generated.address_a[10]
address_a[11] => altsyncram_mst1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mst1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mst1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mst1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mst1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component|altsyncram_mst1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= vtmeowth73x65x3:vtmeowth.q
out_colour[1] <= vtmeowth73x65x3:vtmeowth.q
out_colour[2] <= vtmeowth73x65x3:vtmeowth.q


|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth73x65x3:vtmeowth
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth73x65x3:vtmeowth|altsyncram:altsyncram_component
wren_a => altsyncram_50t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_50t1:auto_generated.data_a[0]
data_a[1] => altsyncram_50t1:auto_generated.data_a[1]
data_a[2] => altsyncram_50t1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_50t1:auto_generated.address_a[0]
address_a[1] => altsyncram_50t1:auto_generated.address_a[1]
address_a[2] => altsyncram_50t1:auto_generated.address_a[2]
address_a[3] => altsyncram_50t1:auto_generated.address_a[3]
address_a[4] => altsyncram_50t1:auto_generated.address_a[4]
address_a[5] => altsyncram_50t1:auto_generated.address_a[5]
address_a[6] => altsyncram_50t1:auto_generated.address_a[6]
address_a[7] => altsyncram_50t1:auto_generated.address_a[7]
address_a[8] => altsyncram_50t1:auto_generated.address_a[8]
address_a[9] => altsyncram_50t1:auto_generated.address_a[9]
address_a[10] => altsyncram_50t1:auto_generated.address_a[10]
address_a[11] => altsyncram_50t1:auto_generated.address_a[11]
address_a[12] => altsyncram_50t1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_50t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_50t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_50t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_50t1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth73x65x3:vtmeowth|altsyncram:altsyncram_component|altsyncram_50t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|volt_tackle:attack_three|vt_chooser_x:x
in1[0] => out_x.DATAA
in1[1] => out_x.DATAA
in1[2] => out_x.DATAA
in1[3] => out_x.DATAA
in1[4] => out_x.DATAA
in1[5] => out_x.DATAA
in1[6] => out_x.DATAA
in1[7] => out_x.DATAA
in1[8] => out_x.DATAA
in2[0] => out_x.DATAB
in2[1] => out_x.DATAB
in2[2] => out_x.DATAB
in2[3] => out_x.DATAB
in2[4] => out_x.DATAB
in2[5] => out_x.DATAB
in2[6] => out_x.DATAB
in2[7] => out_x.DATAB
in2[8] => out_x.DATAB
choose => Decoder0.IN0
out_x[0] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|vt_chooser_y:y
in1[0] => out_y.DATAA
in1[1] => out_y.DATAA
in1[2] => out_y.DATAA
in1[3] => out_y.DATAA
in1[4] => out_y.DATAA
in1[5] => out_y.DATAA
in1[6] => out_y.DATAA
in1[7] => out_y.DATAA
in2[0] => out_y.DATAB
in2[1] => out_y.DATAB
in2[2] => out_y.DATAB
in2[3] => out_y.DATAB
in2[4] => out_y.DATAB
in2[5] => out_y.DATAB
in2[6] => out_y.DATAB
in2[7] => out_y.DATAB
choose => Decoder0.IN0
out_y[0] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|volt_tackle:attack_three|vt_chooser_colour:colour
in1[0] => out_c.DATAA
in1[1] => out_c.DATAA
in1[2] => out_c.DATAA
in2[0] => out_c.DATAB
in2[1] => out_c.DATAB
in2[2] => out_c.DATAB
choose => Decoder0.IN0
out_c[0] <= out_c.DB_MAX_OUTPUT_PORT_TYPE
out_c[1] <= out_c.DB_MAX_OUTPUT_PORT_TYPE
out_c[2] <= out_c.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack
clock => clock.IN5
reset_all => reset_all.IN4
enable_animate => enable_animate.IN2
enable_m_qa => enable_m_qa.IN1
enable_draw_meowth => enable_draw_meowth.IN1
done_animate <= done_animate.DB_MAX_OUTPUT_PORT_TYPE
done_meowth <= drawMeowth:draw_meowth.done
m_qa_x[0] <= drawMeowth:draw_meowth.out_x
m_qa_x[1] <= drawMeowth:draw_meowth.out_x
m_qa_x[2] <= drawMeowth:draw_meowth.out_x
m_qa_x[3] <= drawMeowth:draw_meowth.out_x
m_qa_x[4] <= drawMeowth:draw_meowth.out_x
m_qa_x[5] <= drawMeowth:draw_meowth.out_x
m_qa_x[6] <= drawMeowth:draw_meowth.out_x
m_qa_x[7] <= drawMeowth:draw_meowth.out_x
m_qa_x[8] <= drawMeowth:draw_meowth.out_x
m_qa_y[0] <= drawMeowth:draw_meowth.out_y
m_qa_y[1] <= drawMeowth:draw_meowth.out_y
m_qa_y[2] <= drawMeowth:draw_meowth.out_y
m_qa_y[3] <= drawMeowth:draw_meowth.out_y
m_qa_y[4] <= drawMeowth:draw_meowth.out_y
m_qa_y[5] <= drawMeowth:draw_meowth.out_y
m_qa_y[6] <= drawMeowth:draw_meowth.out_y
m_qa_y[7] <= drawMeowth:draw_meowth.out_y
m_qa_colour[0] <= drawMeowth:draw_meowth.out_colour
m_qa_colour[1] <= drawMeowth:draw_meowth.out_colour
m_qa_colour[2] <= drawMeowth:draw_meowth.out_colour
done_quick_attack <= done_quick_attack_counter:done.out


|FinalProject|datapath:data|meowth_attack:enemy_attack|done_quick_attack_counter:done
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
reset => always0.IN0
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
enable => always0.IN1
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|animation_frame:animate
clock => clock.IN2
reset => reset.IN2
enable => enable.IN2
out_pulse <= fifteen_hz_counter:done_fifteen.out


|FinalProject|datapath:data|meowth_attack:enemy_attack|animation_frame:animate|fifteen_hz_counter:done_fifteen
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
pulse => counter.OUTPUTSELECT
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
reset => always0.IN0
reset => always0.IN0
enable_fifteen => always0.IN1
enable_fifteen => always0.IN1
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|animation_frame:animate|sixty_hz_clock:sixty_hz
clock => rate[0].CLK
clock => rate[1].CLK
clock => rate[2].CLK
clock => rate[3].CLK
clock => rate[4].CLK
clock => rate[5].CLK
clock => rate[6].CLK
clock => rate[7].CLK
clock => rate[8].CLK
clock => rate[9].CLK
clock => rate[10].CLK
clock => rate[11].CLK
clock => rate[12].CLK
clock => rate[13].CLK
clock => rate[14].CLK
reset => always0.IN0
reset => always0.IN0
enable_sixty => always0.IN1
enable_sixty => always0.IN1
pulse <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|meowth_quick_attack_control:m_qa_control
clock => goLeft~reg0.CLK
in_x[0] => Equal0.IN3
in_x[0] => Equal1.IN8
in_x[1] => Equal0.IN2
in_x[1] => Equal1.IN7
in_x[2] => Equal0.IN8
in_x[2] => Equal1.IN4
in_x[3] => Equal0.IN7
in_x[3] => Equal1.IN3
in_x[4] => Equal0.IN6
in_x[4] => Equal1.IN2
in_x[5] => Equal0.IN1
in_x[5] => Equal1.IN1
in_x[6] => Equal0.IN5
in_x[6] => Equal1.IN6
in_x[7] => Equal0.IN0
in_x[7] => Equal1.IN0
in_x[8] => Equal0.IN4
in_x[8] => Equal1.IN5
goLeft <= goLeft~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|meowth_quick_attack:m_qa
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
enable => always0.IN0
reset => always0.IN1
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
goLeft => out_x.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|adder_y:add_y
in1_y[0] => Add0.IN8
in1_y[1] => Add0.IN7
in1_y[2] => Add0.IN6
in1_y[3] => Add0.IN5
in1_y[4] => Add0.IN4
in1_y[5] => Add0.IN3
in1_y[6] => Add0.IN2
in1_y[7] => Add0.IN1
in2_y[0] => Add0.IN16
in2_y[1] => Add0.IN15
in2_y[2] => Add0.IN14
in2_y[3] => Add0.IN13
in2_y[4] => Add0.IN12
in2_y[5] => Add0.IN11
in2_y[6] => Add0.IN10
in2_y[7] => Add0.IN9
out_y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|adder_x:add_x
in1_x[0] => Add0.IN9
in1_x[1] => Add0.IN8
in1_x[2] => Add0.IN7
in1_x[3] => Add0.IN6
in1_x[4] => Add0.IN5
in1_x[5] => Add0.IN4
in1_x[6] => Add0.IN3
in1_x[7] => Add0.IN2
in1_x[8] => Add0.IN1
in2_x[0] => Add0.IN18
in2_x[1] => Add0.IN17
in2_x[2] => Add0.IN16
in2_x[3] => Add0.IN15
in2_x[4] => Add0.IN14
in2_x[5] => Add0.IN13
in2_x[6] => Add0.IN12
in2_x[7] => Add0.IN11
in2_x[8] => Add0.IN10
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= meowth3843x3:meowth.q
out_colour[1] <= meowth3843x3:meowth.q
out_colour[2] <= meowth3843x3:meowth.q


|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth3843x3:meowth
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth3843x3:meowth|altsyncram:altsyncram_component
wren_a => altsyncram_vgs1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vgs1:auto_generated.data_a[0]
data_a[1] => altsyncram_vgs1:auto_generated.data_a[1]
data_a[2] => altsyncram_vgs1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vgs1:auto_generated.address_a[0]
address_a[1] => altsyncram_vgs1:auto_generated.address_a[1]
address_a[2] => altsyncram_vgs1:auto_generated.address_a[2]
address_a[3] => altsyncram_vgs1:auto_generated.address_a[3]
address_a[4] => altsyncram_vgs1:auto_generated.address_a[4]
address_a[5] => altsyncram_vgs1:auto_generated.address_a[5]
address_a[6] => altsyncram_vgs1:auto_generated.address_a[6]
address_a[7] => altsyncram_vgs1:auto_generated.address_a[7]
address_a[8] => altsyncram_vgs1:auto_generated.address_a[8]
address_a[9] => altsyncram_vgs1:auto_generated.address_a[9]
address_a[10] => altsyncram_vgs1:auto_generated.address_a[10]
address_a[11] => altsyncram_vgs1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vgs1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vgs1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vgs1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vgs1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth3843x3:meowth|altsyncram:altsyncram_component|altsyncram_vgs1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|drawTitleScreen:title
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= title320x240:title.q
out_colour[1] <= title320x240:title.q
out_colour[2] <= title320x240:title.q


|FinalProject|datapath:data|drawTitleScreen:title|title_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTitleScreen:title|title_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTitleScreen:title|title320x240:title
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component
wren_a => altsyncram_jts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jts1:auto_generated.data_a[0]
data_a[1] => altsyncram_jts1:auto_generated.data_a[1]
data_a[2] => altsyncram_jts1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jts1:auto_generated.address_a[0]
address_a[1] => altsyncram_jts1:auto_generated.address_a[1]
address_a[2] => altsyncram_jts1:auto_generated.address_a[2]
address_a[3] => altsyncram_jts1:auto_generated.address_a[3]
address_a[4] => altsyncram_jts1:auto_generated.address_a[4]
address_a[5] => altsyncram_jts1:auto_generated.address_a[5]
address_a[6] => altsyncram_jts1:auto_generated.address_a[6]
address_a[7] => altsyncram_jts1:auto_generated.address_a[7]
address_a[8] => altsyncram_jts1:auto_generated.address_a[8]
address_a[9] => altsyncram_jts1:auto_generated.address_a[9]
address_a[10] => altsyncram_jts1:auto_generated.address_a[10]
address_a[11] => altsyncram_jts1:auto_generated.address_a[11]
address_a[12] => altsyncram_jts1:auto_generated.address_a[12]
address_a[13] => altsyncram_jts1:auto_generated.address_a[13]
address_a[14] => altsyncram_jts1:auto_generated.address_a[14]
address_a[15] => altsyncram_jts1:auto_generated.address_a[15]
address_a[16] => altsyncram_jts1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jts1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jts1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jts1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jts1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|FinalProject|datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|decode_nma:decode3
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|FinalProject|datapath:data|drawHP:meowth_HP
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= HP5069x3:HP.q
out_colour[1] <= HP5069x3:HP.q
out_colour[2] <= HP5069x3:HP.q


|FinalProject|datapath:data|drawHP:meowth_HP|HP_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawHP:meowth_HP|HP_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawHP:meowth_HP|HP5069x3:HP
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawHP:meowth_HP|HP5069x3:HP|altsyncram:altsyncram_component
wren_a => altsyncram_2qr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2qr1:auto_generated.data_a[0]
data_a[1] => altsyncram_2qr1:auto_generated.data_a[1]
data_a[2] => altsyncram_2qr1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2qr1:auto_generated.address_a[0]
address_a[1] => altsyncram_2qr1:auto_generated.address_a[1]
address_a[2] => altsyncram_2qr1:auto_generated.address_a[2]
address_a[3] => altsyncram_2qr1:auto_generated.address_a[3]
address_a[4] => altsyncram_2qr1:auto_generated.address_a[4]
address_a[5] => altsyncram_2qr1:auto_generated.address_a[5]
address_a[6] => altsyncram_2qr1:auto_generated.address_a[6]
address_a[7] => altsyncram_2qr1:auto_generated.address_a[7]
address_a[8] => altsyncram_2qr1:auto_generated.address_a[8]
address_a[9] => altsyncram_2qr1:auto_generated.address_a[9]
address_a[10] => altsyncram_2qr1:auto_generated.address_a[10]
address_a[11] => altsyncram_2qr1:auto_generated.address_a[11]
address_a[12] => altsyncram_2qr1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2qr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2qr1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2qr1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2qr1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawHP:meowth_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|drawHP:pikachu_HP
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= HP5069x3:HP.q
out_colour[1] <= HP5069x3:HP.q
out_colour[2] <= HP5069x3:HP.q


|FinalProject|datapath:data|drawHP:pikachu_HP|HP_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawHP:pikachu_HP|HP_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawHP:pikachu_HP|HP5069x3:HP
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawHP:pikachu_HP|HP5069x3:HP|altsyncram:altsyncram_component
wren_a => altsyncram_2qr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2qr1:auto_generated.data_a[0]
data_a[1] => altsyncram_2qr1:auto_generated.data_a[1]
data_a[2] => altsyncram_2qr1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2qr1:auto_generated.address_a[0]
address_a[1] => altsyncram_2qr1:auto_generated.address_a[1]
address_a[2] => altsyncram_2qr1:auto_generated.address_a[2]
address_a[3] => altsyncram_2qr1:auto_generated.address_a[3]
address_a[4] => altsyncram_2qr1:auto_generated.address_a[4]
address_a[5] => altsyncram_2qr1:auto_generated.address_a[5]
address_a[6] => altsyncram_2qr1:auto_generated.address_a[6]
address_a[7] => altsyncram_2qr1:auto_generated.address_a[7]
address_a[8] => altsyncram_2qr1:auto_generated.address_a[8]
address_a[9] => altsyncram_2qr1:auto_generated.address_a[9]
address_a[10] => altsyncram_2qr1:auto_generated.address_a[10]
address_a[11] => altsyncram_2qr1:auto_generated.address_a[11]
address_a[12] => altsyncram_2qr1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2qr1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2qr1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2qr1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2qr1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawHP:pikachu_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|drawTeamRocket:team_rocket
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= teamrocket4970x3:teamrocket.q
out_colour[1] <= teamrocket4970x3:teamrocket.q
out_colour[2] <= teamrocket4970x3:teamrocket.q


|FinalProject|datapath:data|drawTeamRocket:team_rocket|teamrocket_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTeamRocket:team_rocket|teamrocket_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTeamRocket:team_rocket|teamrocket4970x3:teamrocket
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawTeamRocket:team_rocket|teamrocket4970x3:teamrocket|altsyncram:altsyncram_component
wren_a => altsyncram_tus1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tus1:auto_generated.data_a[0]
data_a[1] => altsyncram_tus1:auto_generated.data_a[1]
data_a[2] => altsyncram_tus1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tus1:auto_generated.address_a[0]
address_a[1] => altsyncram_tus1:auto_generated.address_a[1]
address_a[2] => altsyncram_tus1:auto_generated.address_a[2]
address_a[3] => altsyncram_tus1:auto_generated.address_a[3]
address_a[4] => altsyncram_tus1:auto_generated.address_a[4]
address_a[5] => altsyncram_tus1:auto_generated.address_a[5]
address_a[6] => altsyncram_tus1:auto_generated.address_a[6]
address_a[7] => altsyncram_tus1:auto_generated.address_a[7]
address_a[8] => altsyncram_tus1:auto_generated.address_a[8]
address_a[9] => altsyncram_tus1:auto_generated.address_a[9]
address_a[10] => altsyncram_tus1:auto_generated.address_a[10]
address_a[11] => altsyncram_tus1:auto_generated.address_a[11]
address_a[12] => altsyncram_tus1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tus1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tus1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tus1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tus1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawTeamRocket:team_rocket|teamrocket4970x3:teamrocket|altsyncram:altsyncram_component|altsyncram_tus1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|drawTrainer:trainer
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= trainer3717x3:trainer.q
out_colour[1] <= trainer3717x3:trainer.q
out_colour[2] <= trainer3717x3:trainer.q


|FinalProject|datapath:data|drawTrainer:trainer|trainer_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTrainer:trainer|trainer_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTrainer:trainer|trainer3717x3:trainer
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawTrainer:trainer|trainer3717x3:trainer|altsyncram:altsyncram_component
wren_a => altsyncram_ubt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ubt1:auto_generated.data_a[0]
data_a[1] => altsyncram_ubt1:auto_generated.data_a[1]
data_a[2] => altsyncram_ubt1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ubt1:auto_generated.address_a[0]
address_a[1] => altsyncram_ubt1:auto_generated.address_a[1]
address_a[2] => altsyncram_ubt1:auto_generated.address_a[2]
address_a[3] => altsyncram_ubt1:auto_generated.address_a[3]
address_a[4] => altsyncram_ubt1:auto_generated.address_a[4]
address_a[5] => altsyncram_ubt1:auto_generated.address_a[5]
address_a[6] => altsyncram_ubt1:auto_generated.address_a[6]
address_a[7] => altsyncram_ubt1:auto_generated.address_a[7]
address_a[8] => altsyncram_ubt1:auto_generated.address_a[8]
address_a[9] => altsyncram_ubt1:auto_generated.address_a[9]
address_a[10] => altsyncram_ubt1:auto_generated.address_a[10]
address_a[11] => altsyncram_ubt1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ubt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ubt1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ubt1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ubt1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawTrainer:trainer|trainer3717x3:trainer|altsyncram:altsyncram_component|altsyncram_ubt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|FinalProject|datapath:data|drawAttackMenu:Menu
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= attackmenu13430x3:attackmenu.q
out_colour[1] <= attackmenu13430x3:attackmenu.q
out_colour[2] <= attackmenu13430x3:attackmenu.q


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component
wren_a => altsyncram_30t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_30t1:auto_generated.data_a[0]
data_a[1] => altsyncram_30t1:auto_generated.data_a[1]
data_a[2] => altsyncram_30t1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_30t1:auto_generated.address_a[0]
address_a[1] => altsyncram_30t1:auto_generated.address_a[1]
address_a[2] => altsyncram_30t1:auto_generated.address_a[2]
address_a[3] => altsyncram_30t1:auto_generated.address_a[3]
address_a[4] => altsyncram_30t1:auto_generated.address_a[4]
address_a[5] => altsyncram_30t1:auto_generated.address_a[5]
address_a[6] => altsyncram_30t1:auto_generated.address_a[6]
address_a[7] => altsyncram_30t1:auto_generated.address_a[7]
address_a[8] => altsyncram_30t1:auto_generated.address_a[8]
address_a[9] => altsyncram_30t1:auto_generated.address_a[9]
address_a[10] => altsyncram_30t1:auto_generated.address_a[10]
address_a[11] => altsyncram_30t1:auto_generated.address_a[11]
address_a[12] => altsyncram_30t1:auto_generated.address_a[12]
address_a[13] => altsyncram_30t1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_30t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_30t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_30t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_30t1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode3.data[0]
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
q_a[1] <= mux_gfb:mux2.result[1]
q_a[2] <= mux_gfb:mux2.result[2]
wren_a => decode_5la:decode3.enable


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|mux_gfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|FinalProject|datapath:data|drawTeam:team_menu
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= team13430x3:team.q
out_colour[1] <= team13430x3:team.q
out_colour[2] <= team13430x3:team.q


|FinalProject|datapath:data|drawTeam:team_menu|team_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTeam:team_menu|team_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTeam:team_menu|team13430x3:team
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component
wren_a => altsyncram_tas1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tas1:auto_generated.data_a[0]
data_a[1] => altsyncram_tas1:auto_generated.data_a[1]
data_a[2] => altsyncram_tas1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tas1:auto_generated.address_a[0]
address_a[1] => altsyncram_tas1:auto_generated.address_a[1]
address_a[2] => altsyncram_tas1:auto_generated.address_a[2]
address_a[3] => altsyncram_tas1:auto_generated.address_a[3]
address_a[4] => altsyncram_tas1:auto_generated.address_a[4]
address_a[5] => altsyncram_tas1:auto_generated.address_a[5]
address_a[6] => altsyncram_tas1:auto_generated.address_a[6]
address_a[7] => altsyncram_tas1:auto_generated.address_a[7]
address_a[8] => altsyncram_tas1:auto_generated.address_a[8]
address_a[9] => altsyncram_tas1:auto_generated.address_a[9]
address_a[10] => altsyncram_tas1:auto_generated.address_a[10]
address_a[11] => altsyncram_tas1:auto_generated.address_a[11]
address_a[12] => altsyncram_tas1:auto_generated.address_a[12]
address_a[13] => altsyncram_tas1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tas1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tas1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tas1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tas1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode3.data[0]
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
q_a[0] <= mux_gfb:mux2.result[0]
q_a[1] <= mux_gfb:mux2.result[1]
q_a[2] <= mux_gfb:mux2.result[2]
wren_a => decode_5la:decode3.enable


|FinalProject|datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|mux_gfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|FinalProject|datapath:data|damage_pika:pika_damage
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
clock => clock.IN5
reset => reset.IN4
enable_HP_calc => enable_HP_calc.IN1
enable_DMG_reg => enable_DMG_reg.IN1
enable_DMG_calc => enable_DMG_calc.IN1
enable_draw_decrease => enable_draw_decrease.IN1
enable_decrement_control => enable_decrement_control.IN1
done_damage <= drawWhite:white.done
done_decrement <= decrement_control:d_control.done_decrement
game_over <= DMG_calculator:d_calc.game_over
out_x[0] <= drawWhite:white.out_x
out_x[1] <= drawWhite:white.out_x
out_x[2] <= drawWhite:white.out_x
out_x[3] <= drawWhite:white.out_x
out_x[4] <= drawWhite:white.out_x
out_x[5] <= drawWhite:white.out_x
out_x[6] <= drawWhite:white.out_x
out_x[7] <= drawWhite:white.out_x
out_x[8] <= drawWhite:white.out_x
out_y[0] <= drawWhite:white.out_y
out_y[1] <= drawWhite:white.out_y
out_y[2] <= drawWhite:white.out_y
out_y[3] <= drawWhite:white.out_y
out_y[4] <= drawWhite:white.out_y
out_y[5] <= drawWhite:white.out_y
out_y[6] <= drawWhite:white.out_y
out_y[7] <= drawWhite:white.out_y


|FinalProject|datapath:data|damage_pika:pika_damage|out_DMG:DMG
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
enable_DMG_reg => enable_DMG_reg.IN1
clock => clock.IN1
DMG_dealing[0] <= DMG_reg:DMG.out
DMG_dealing[1] <= DMG_reg:DMG.out
DMG_dealing[2] <= DMG_reg:DMG.out
DMG_dealing[3] <= DMG_reg:DMG.out
DMG_dealing[4] <= DMG_reg:DMG.out
DMG_dealing[5] <= DMG_reg:DMG.out
DMG_dealing[6] <= DMG_reg:DMG.out
DMG_dealing[7] <= DMG_reg:DMG.out
DMG_dealing[8] <= DMG_reg:DMG.out


|FinalProject|datapath:data|damage_pika:pika_damage|out_DMG:DMG|DMG_chooser:choose_DMG
in[0] => Decoder0.IN2
in[1] => Decoder0.IN1
in[2] => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_pika:pika_damage|out_DMG:DMG|DMG_reg:DMG
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
enable => out[0]~reg0.ENA
enable => out[1]~reg0.ENA
enable => out[2]~reg0.ENA
enable => out[3]~reg0.ENA
enable => out[4]~reg0.ENA
enable => out[5]~reg0.ENA
enable => out[6]~reg0.ENA
enable => out[7]~reg0.ENA
enable => out[8]~reg0.ENA
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_pika:pika_damage|out_DMG:DMG|DMG_LUT:lut
choose[0] => Decoder0.IN1
choose[1] => Decoder0.IN0
choose[1] => out[2].DATAIN
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= choose[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= <GND>


|FinalProject|datapath:data|damage_pika:pika_damage|HP_calc:HP
in[0] => current_HP.DATAB
in[1] => current_HP.DATAB
in[2] => current_HP.DATAB
in[3] => current_HP.DATAB
in[4] => current_HP.DATAB
in[5] => current_HP.DATAB
in[6] => current_HP.DATAB
in[7] => current_HP.DATAB
in[8] => current_HP.DATAB
enable => always0.IN0
reset => always0.IN1
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
clock => current_HP[0].CLK
clock => current_HP[1].CLK
clock => current_HP[2].CLK
clock => current_HP[3].CLK
clock => current_HP[4].CLK
clock => current_HP[5].CLK
clock => current_HP[6].CLK
clock => current_HP[7].CLK
clock => current_HP[8].CLK
out[0] <= current_HP[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= current_HP[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= current_HP[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= current_HP[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= current_HP[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= current_HP[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= current_HP[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= current_HP[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= current_HP[8].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_pika:pika_damage|DMG_calculator:d_calc
current_HP[0] => LessThan0.IN9
current_HP[0] => LessThan1.IN9
current_HP[0] => Add0.IN18
current_HP[1] => LessThan0.IN8
current_HP[1] => LessThan1.IN8
current_HP[1] => Add0.IN17
current_HP[2] => LessThan0.IN7
current_HP[2] => LessThan1.IN7
current_HP[2] => Add0.IN16
current_HP[3] => LessThan0.IN6
current_HP[3] => LessThan1.IN6
current_HP[3] => Add0.IN15
current_HP[4] => LessThan0.IN5
current_HP[4] => LessThan1.IN5
current_HP[4] => Add0.IN14
current_HP[5] => LessThan0.IN4
current_HP[5] => LessThan1.IN4
current_HP[5] => Add0.IN13
current_HP[6] => LessThan0.IN3
current_HP[6] => LessThan1.IN3
current_HP[6] => Add0.IN12
current_HP[7] => LessThan0.IN2
current_HP[7] => LessThan1.IN2
current_HP[7] => Add0.IN11
current_HP[8] => LessThan0.IN1
current_HP[8] => LessThan1.IN1
current_HP[8] => Add0.IN10
DMG[0] => LessThan0.IN18
DMG[0] => LessThan1.IN18
DMG[0] => Add0.IN9
DMG[1] => LessThan0.IN17
DMG[1] => LessThan1.IN17
DMG[1] => Add0.IN8
DMG[2] => LessThan0.IN16
DMG[2] => LessThan1.IN16
DMG[2] => Add0.IN7
DMG[3] => LessThan0.IN15
DMG[3] => LessThan1.IN15
DMG[3] => Add0.IN6
DMG[4] => LessThan0.IN14
DMG[4] => LessThan1.IN14
DMG[4] => Add0.IN5
DMG[5] => LessThan0.IN13
DMG[5] => LessThan1.IN13
DMG[5] => Add0.IN4
DMG[6] => LessThan0.IN12
DMG[6] => LessThan1.IN12
DMG[6] => Add0.IN3
DMG[7] => LessThan0.IN11
DMG[7] => LessThan1.IN11
DMG[7] => Add0.IN2
DMG[8] => LessThan0.IN10
DMG[8] => LessThan1.IN10
DMG[8] => Add0.IN1
enable => always0.IN1
enable => always0.IN1
reset => game_over.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
clock => DMG_dealt[0]~reg0.CLK
clock => DMG_dealt[1]~reg0.CLK
clock => DMG_dealt[2]~reg0.CLK
clock => DMG_dealt[3]~reg0.CLK
clock => DMG_dealt[4]~reg0.CLK
clock => DMG_dealt[5]~reg0.CLK
clock => DMG_dealt[6]~reg0.CLK
clock => DMG_dealt[7]~reg0.CLK
clock => DMG_dealt[8]~reg0.CLK
clock => game_over~reg0.CLK
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[0] <= DMG_dealt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[1] <= DMG_dealt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[2] <= DMG_dealt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[3] <= DMG_dealt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[4] <= DMG_dealt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[5] <= DMG_dealt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[6] <= DMG_dealt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[7] <= DMG_dealt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[8] <= DMG_dealt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_pika:pika_damage|decrement_control:d_control
in[0] => LessThan0.IN9
in[0] => Equal0.IN8
in[1] => Add1.IN16
in[2] => Add1.IN15
in[3] => Add1.IN14
in[4] => Add1.IN13
in[5] => Add1.IN12
in[6] => Add1.IN11
in[7] => Add1.IN10
in[8] => Add1.IN9
default_x_position[0] => out_x.DATAB
default_x_position[1] => out_x.DATAB
default_x_position[2] => out_x.DATAB
default_x_position[3] => out_x.DATAB
default_x_position[4] => out_x.DATAB
default_x_position[5] => out_x.DATAB
default_x_position[6] => out_x.DATAB
default_x_position[7] => out_x.DATAB
default_x_position[8] => out_x.DATAB
x_position[0] => LessThan0.IN18
x_position[0] => Equal0.IN17
x_position[1] => LessThan0.IN17
x_position[1] => Equal0.IN16
x_position[2] => LessThan0.IN16
x_position[2] => Equal0.IN15
x_position[3] => LessThan0.IN15
x_position[3] => Equal0.IN14
x_position[4] => LessThan0.IN14
x_position[4] => Equal0.IN13
x_position[5] => LessThan0.IN13
x_position[5] => Equal0.IN12
x_position[6] => LessThan0.IN12
x_position[6] => Equal0.IN11
x_position[7] => LessThan0.IN11
x_position[7] => Equal0.IN10
x_position[8] => LessThan0.IN10
x_position[8] => Equal0.IN9
clock => done_decrement~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => done_decrement.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => done_decrement.OUTPUTSELECT
done_decrement <= done_decrement~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_pika:pika_damage|drawWhite:white
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN1
enable_all => enable_all.IN1
reset_all => reset_all.IN1
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_pika:pika_damage|drawWhite:white|white_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_x[5]~reg0.ENA
reset_c => out_x[4]~reg0.ENA
reset_c => out_x[3]~reg0.ENA
reset_c => out_x[2]~reg0.ENA
reset_c => out_x[1]~reg0.ENA
reset_c => out_x[0]~reg0.ENA
reset_c => out_x[6]~reg0.ENA
reset_c => out_x[7]~reg0.ENA
reset_c => out_x[8]~reg0.ENA
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_meowth:meowth_damage
clock => clock.IN4
reset => reset.IN4
enable_HP_calc => enable_HP_calc.IN1
enable_DMG_calc => enable_DMG_calc.IN1
enable_draw_decrease => enable_draw_decrease.IN1
enable_decrement_control => enable_decrement_control.IN1
done_damage <= drawWhite:white.done
done_decrement <= decrement_control_m:d_control.done_decrement
game_over <= DMG_calculator:d_calc.game_over
out_x[0] <= drawWhite:white.out_x
out_x[1] <= drawWhite:white.out_x
out_x[2] <= drawWhite:white.out_x
out_x[3] <= drawWhite:white.out_x
out_x[4] <= drawWhite:white.out_x
out_x[5] <= drawWhite:white.out_x
out_x[6] <= drawWhite:white.out_x
out_x[7] <= drawWhite:white.out_x
out_x[8] <= drawWhite:white.out_x
out_y[0] <= drawWhite:white.out_y
out_y[1] <= drawWhite:white.out_y
out_y[2] <= drawWhite:white.out_y
out_y[3] <= drawWhite:white.out_y
out_y[4] <= drawWhite:white.out_y
out_y[5] <= drawWhite:white.out_y
out_y[6] <= drawWhite:white.out_y
out_y[7] <= drawWhite:white.out_y


|FinalProject|datapath:data|damage_meowth:meowth_damage|HP_calc:HP
in[0] => current_HP.DATAB
in[1] => current_HP.DATAB
in[2] => current_HP.DATAB
in[3] => current_HP.DATAB
in[4] => current_HP.DATAB
in[5] => current_HP.DATAB
in[6] => current_HP.DATAB
in[7] => current_HP.DATAB
in[8] => current_HP.DATAB
enable => always0.IN0
reset => always0.IN1
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
reset => current_HP.OUTPUTSELECT
clock => current_HP[0].CLK
clock => current_HP[1].CLK
clock => current_HP[2].CLK
clock => current_HP[3].CLK
clock => current_HP[4].CLK
clock => current_HP[5].CLK
clock => current_HP[6].CLK
clock => current_HP[7].CLK
clock => current_HP[8].CLK
out[0] <= current_HP[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= current_HP[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= current_HP[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= current_HP[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= current_HP[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= current_HP[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= current_HP[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= current_HP[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= current_HP[8].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_meowth:meowth_damage|DMG_calculator:d_calc
current_HP[0] => LessThan0.IN9
current_HP[0] => LessThan1.IN9
current_HP[0] => Add0.IN18
current_HP[1] => LessThan0.IN8
current_HP[1] => LessThan1.IN8
current_HP[1] => Add0.IN17
current_HP[2] => LessThan0.IN7
current_HP[2] => LessThan1.IN7
current_HP[2] => Add0.IN16
current_HP[3] => LessThan0.IN6
current_HP[3] => LessThan1.IN6
current_HP[3] => Add0.IN15
current_HP[4] => LessThan0.IN5
current_HP[4] => LessThan1.IN5
current_HP[4] => Add0.IN14
current_HP[5] => LessThan0.IN4
current_HP[5] => LessThan1.IN4
current_HP[5] => Add0.IN13
current_HP[6] => LessThan0.IN3
current_HP[6] => LessThan1.IN3
current_HP[6] => Add0.IN12
current_HP[7] => LessThan0.IN2
current_HP[7] => LessThan1.IN2
current_HP[7] => Add0.IN11
current_HP[8] => LessThan0.IN1
current_HP[8] => LessThan1.IN1
current_HP[8] => Add0.IN10
DMG[0] => LessThan0.IN18
DMG[0] => LessThan1.IN18
DMG[0] => Add0.IN9
DMG[1] => LessThan0.IN17
DMG[1] => LessThan1.IN17
DMG[1] => Add0.IN8
DMG[2] => LessThan0.IN16
DMG[2] => LessThan1.IN16
DMG[2] => Add0.IN7
DMG[3] => LessThan0.IN15
DMG[3] => LessThan1.IN15
DMG[3] => Add0.IN6
DMG[4] => LessThan0.IN14
DMG[4] => LessThan1.IN14
DMG[4] => Add0.IN5
DMG[5] => LessThan0.IN13
DMG[5] => LessThan1.IN13
DMG[5] => Add0.IN4
DMG[6] => LessThan0.IN12
DMG[6] => LessThan1.IN12
DMG[6] => Add0.IN3
DMG[7] => LessThan0.IN11
DMG[7] => LessThan1.IN11
DMG[7] => Add0.IN2
DMG[8] => LessThan0.IN10
DMG[8] => LessThan1.IN10
DMG[8] => Add0.IN1
enable => always0.IN1
enable => always0.IN1
reset => game_over.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
reset => DMG_dealt.OUTPUTSELECT
clock => DMG_dealt[0]~reg0.CLK
clock => DMG_dealt[1]~reg0.CLK
clock => DMG_dealt[2]~reg0.CLK
clock => DMG_dealt[3]~reg0.CLK
clock => DMG_dealt[4]~reg0.CLK
clock => DMG_dealt[5]~reg0.CLK
clock => DMG_dealt[6]~reg0.CLK
clock => DMG_dealt[7]~reg0.CLK
clock => DMG_dealt[8]~reg0.CLK
clock => game_over~reg0.CLK
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[0] <= DMG_dealt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[1] <= DMG_dealt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[2] <= DMG_dealt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[3] <= DMG_dealt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[4] <= DMG_dealt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[5] <= DMG_dealt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[6] <= DMG_dealt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[7] <= DMG_dealt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMG_dealt[8] <= DMG_dealt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_meowth:meowth_damage|decrement_control_m:d_control
in[0] => LessThan0.IN9
in[0] => Equal0.IN8
in[1] => Add1.IN16
in[2] => Add1.IN15
in[3] => Add1.IN14
in[4] => Add1.IN13
in[5] => Add1.IN12
in[6] => Add1.IN11
in[7] => Add1.IN10
in[8] => Add1.IN9
default_x_position[0] => out_x.DATAB
default_x_position[1] => out_x.DATAB
default_x_position[2] => out_x.DATAB
default_x_position[3] => out_x.DATAB
default_x_position[4] => out_x.DATAB
default_x_position[5] => out_x.DATAB
default_x_position[6] => out_x.DATAB
default_x_position[7] => out_x.DATAB
default_x_position[8] => out_x.DATAB
x_position[0] => LessThan0.IN18
x_position[0] => Equal0.IN17
x_position[1] => LessThan0.IN17
x_position[1] => Equal0.IN16
x_position[2] => LessThan0.IN16
x_position[2] => Equal0.IN15
x_position[3] => LessThan0.IN15
x_position[3] => Equal0.IN14
x_position[4] => LessThan0.IN14
x_position[4] => Equal0.IN13
x_position[5] => LessThan0.IN13
x_position[5] => Equal0.IN12
x_position[6] => LessThan0.IN12
x_position[6] => Equal0.IN11
x_position[7] => LessThan0.IN11
x_position[7] => Equal0.IN10
x_position[8] => LessThan0.IN10
x_position[8] => Equal0.IN9
clock => done_decrement~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => done_decrement.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => done_decrement.OUTPUTSELECT
done_decrement <= done_decrement~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_meowth:meowth_damage|drawWhite:white
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN1
enable_all => enable_all.IN1
reset_all => reset_all.IN1
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|damage_meowth:meowth_damage|drawWhite:white|white_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_x[5]~reg0.ENA
reset_c => out_x[4]~reg0.ENA
reset_c => out_x[3]~reg0.ENA
reset_c => out_x[2]~reg0.ENA
reset_c => out_x[1]~reg0.ENA
reset_c => out_x[0]~reg0.ENA
reset_c => out_x[6]~reg0.ENA
reset_c => out_x[7]~reg0.ENA
reset_c => out_x[8]~reg0.ENA
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|white_out:clear_screen
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_x.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
reset => out_y.OUTPUTSELECT
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
done <= done.DB_MAX_OUTPUT_PORT_TYPE
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawWin:win
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= gamewin320x240:win.q
out_colour[1] <= gamewin320x240:win.q
out_colour[2] <= gamewin320x240:win.q


|FinalProject|datapath:data|drawWin:win|win_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawWin:win|win_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawWin:win|gamewin320x240:win
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component
wren_a => altsyncram_21t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_21t1:auto_generated.data_a[0]
data_a[1] => altsyncram_21t1:auto_generated.data_a[1]
data_a[2] => altsyncram_21t1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_21t1:auto_generated.address_a[0]
address_a[1] => altsyncram_21t1:auto_generated.address_a[1]
address_a[2] => altsyncram_21t1:auto_generated.address_a[2]
address_a[3] => altsyncram_21t1:auto_generated.address_a[3]
address_a[4] => altsyncram_21t1:auto_generated.address_a[4]
address_a[5] => altsyncram_21t1:auto_generated.address_a[5]
address_a[6] => altsyncram_21t1:auto_generated.address_a[6]
address_a[7] => altsyncram_21t1:auto_generated.address_a[7]
address_a[8] => altsyncram_21t1:auto_generated.address_a[8]
address_a[9] => altsyncram_21t1:auto_generated.address_a[9]
address_a[10] => altsyncram_21t1:auto_generated.address_a[10]
address_a[11] => altsyncram_21t1:auto_generated.address_a[11]
address_a[12] => altsyncram_21t1:auto_generated.address_a[12]
address_a[13] => altsyncram_21t1:auto_generated.address_a[13]
address_a[14] => altsyncram_21t1:auto_generated.address_a[14]
address_a[15] => altsyncram_21t1:auto_generated.address_a[15]
address_a[16] => altsyncram_21t1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_21t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_21t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_21t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_21t1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|FinalProject|datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|decode_nma:decode3
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|FinalProject|datapath:data|drawLose:lose
x_[0] => Add0.IN9
x_[1] => Add0.IN8
x_[2] => Add0.IN7
x_[3] => Add0.IN6
x_[4] => Add0.IN5
x_[5] => Add0.IN4
x_[6] => Add0.IN3
x_[7] => Add0.IN2
x_[8] => Add0.IN1
y_[0] => Add1.IN8
y_[1] => Add1.IN7
y_[2] => Add1.IN6
y_[3] => Add1.IN5
y_[4] => Add1.IN4
y_[5] => Add1.IN3
y_[6] => Add1.IN2
y_[7] => Add1.IN1
clock_all => clock_all.IN3
enable_all => enable_all.IN2
reset_all => reset_all.IN2
done <= done.DB_MAX_OUTPUT_PORT_TYPE
out_x[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_colour[0] <= gamelose320x240:lose.q
out_colour[1] <= gamelose320x240:lose.q
out_colour[2] <= gamelose320x240:lose.q


|FinalProject|datapath:data|drawLose:lose|lose_address_counter:testCount
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
reset_c => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawLose:lose|lose_counter_x_y:testCountX_Y
clock => out_y[0]~reg0.CLK
clock => out_y[1]~reg0.CLK
clock => out_y[2]~reg0.CLK
clock => out_y[3]~reg0.CLK
clock => out_y[4]~reg0.CLK
clock => out_y[5]~reg0.CLK
clock => out_y[6]~reg0.CLK
clock => out_y[7]~reg0.CLK
clock => out_x[0]~reg0.CLK
clock => out_x[1]~reg0.CLK
clock => out_x[2]~reg0.CLK
clock => out_x[3]~reg0.CLK
clock => out_x[4]~reg0.CLK
clock => out_x[5]~reg0.CLK
clock => out_x[6]~reg0.CLK
clock => out_x[7]~reg0.CLK
clock => out_x[8]~reg0.CLK
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_x.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
reset_c => out_y.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_x.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
enable => out_y.OUTPUTSELECT
out_x[0] <= out_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= out_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= out_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= out_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= out_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= out_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= out_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= out_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= out_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[0] <= out_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= out_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= out_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= out_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= out_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= out_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= out_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= out_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawLose:lose|gamelose320x240:lose
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FinalProject|datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component
wren_a => altsyncram_kls1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kls1:auto_generated.data_a[0]
data_a[1] => altsyncram_kls1:auto_generated.data_a[1]
data_a[2] => altsyncram_kls1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kls1:auto_generated.address_a[0]
address_a[1] => altsyncram_kls1:auto_generated.address_a[1]
address_a[2] => altsyncram_kls1:auto_generated.address_a[2]
address_a[3] => altsyncram_kls1:auto_generated.address_a[3]
address_a[4] => altsyncram_kls1:auto_generated.address_a[4]
address_a[5] => altsyncram_kls1:auto_generated.address_a[5]
address_a[6] => altsyncram_kls1:auto_generated.address_a[6]
address_a[7] => altsyncram_kls1:auto_generated.address_a[7]
address_a[8] => altsyncram_kls1:auto_generated.address_a[8]
address_a[9] => altsyncram_kls1:auto_generated.address_a[9]
address_a[10] => altsyncram_kls1:auto_generated.address_a[10]
address_a[11] => altsyncram_kls1:auto_generated.address_a[11]
address_a[12] => altsyncram_kls1:auto_generated.address_a[12]
address_a[13] => altsyncram_kls1:auto_generated.address_a[13]
address_a[14] => altsyncram_kls1:auto_generated.address_a[14]
address_a[15] => altsyncram_kls1:auto_generated.address_a[15]
address_a[16] => altsyncram_kls1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kls1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kls1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kls1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kls1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FinalProject|datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_nma:decode3.data[0]
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_nma:decode3.data[1]
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_nma:decode3.data[2]
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_nma:decode3.data[3]
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
wren_a => decode_nma:decode3.enable


|FinalProject|datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|decode_nma:decode3
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|FinalProject|datapath:data|choose_y:y
in1[0] => Mux7.IN0
in1[0] => Mux7.IN1
in1[0] => Mux7.IN2
in1[0] => Mux7.IN3
in1[0] => Mux7.IN4
in1[0] => Mux7.IN5
in1[0] => Mux7.IN6
in1[0] => Mux7.IN7
in1[0] => Mux7.IN8
in1[0] => Mux7.IN9
in1[0] => Mux7.IN10
in1[0] => Mux7.IN11
in1[0] => Mux7.IN12
in1[0] => Mux7.IN13
in1[0] => Mux7.IN14
in1[0] => Mux7.IN15
in1[0] => Mux7.IN16
in1[1] => Mux6.IN0
in1[1] => Mux6.IN1
in1[1] => Mux6.IN2
in1[1] => Mux6.IN3
in1[1] => Mux6.IN4
in1[1] => Mux6.IN5
in1[1] => Mux6.IN6
in1[1] => Mux6.IN7
in1[1] => Mux6.IN8
in1[1] => Mux6.IN9
in1[1] => Mux6.IN10
in1[1] => Mux6.IN11
in1[1] => Mux6.IN12
in1[1] => Mux6.IN13
in1[1] => Mux6.IN14
in1[1] => Mux6.IN15
in1[1] => Mux6.IN16
in1[2] => Mux5.IN0
in1[2] => Mux5.IN1
in1[2] => Mux5.IN2
in1[2] => Mux5.IN3
in1[2] => Mux5.IN4
in1[2] => Mux5.IN5
in1[2] => Mux5.IN6
in1[2] => Mux5.IN7
in1[2] => Mux5.IN8
in1[2] => Mux5.IN9
in1[2] => Mux5.IN10
in1[2] => Mux5.IN11
in1[2] => Mux5.IN12
in1[2] => Mux5.IN13
in1[2] => Mux5.IN14
in1[2] => Mux5.IN15
in1[2] => Mux5.IN16
in1[3] => Mux4.IN0
in1[3] => Mux4.IN1
in1[3] => Mux4.IN2
in1[3] => Mux4.IN3
in1[3] => Mux4.IN4
in1[3] => Mux4.IN5
in1[3] => Mux4.IN6
in1[3] => Mux4.IN7
in1[3] => Mux4.IN8
in1[3] => Mux4.IN9
in1[3] => Mux4.IN10
in1[3] => Mux4.IN11
in1[3] => Mux4.IN12
in1[3] => Mux4.IN13
in1[3] => Mux4.IN14
in1[3] => Mux4.IN15
in1[3] => Mux4.IN16
in1[4] => Mux3.IN0
in1[4] => Mux3.IN1
in1[4] => Mux3.IN2
in1[4] => Mux3.IN3
in1[4] => Mux3.IN4
in1[4] => Mux3.IN5
in1[4] => Mux3.IN6
in1[4] => Mux3.IN7
in1[4] => Mux3.IN8
in1[4] => Mux3.IN9
in1[4] => Mux3.IN10
in1[4] => Mux3.IN11
in1[4] => Mux3.IN12
in1[4] => Mux3.IN13
in1[4] => Mux3.IN14
in1[4] => Mux3.IN15
in1[4] => Mux3.IN16
in1[5] => Mux2.IN0
in1[5] => Mux2.IN1
in1[5] => Mux2.IN2
in1[5] => Mux2.IN3
in1[5] => Mux2.IN4
in1[5] => Mux2.IN5
in1[5] => Mux2.IN6
in1[5] => Mux2.IN7
in1[5] => Mux2.IN8
in1[5] => Mux2.IN9
in1[5] => Mux2.IN10
in1[5] => Mux2.IN11
in1[5] => Mux2.IN12
in1[5] => Mux2.IN13
in1[5] => Mux2.IN14
in1[5] => Mux2.IN15
in1[5] => Mux2.IN16
in1[6] => Mux1.IN0
in1[6] => Mux1.IN1
in1[6] => Mux1.IN2
in1[6] => Mux1.IN3
in1[6] => Mux1.IN4
in1[6] => Mux1.IN5
in1[6] => Mux1.IN6
in1[6] => Mux1.IN7
in1[6] => Mux1.IN8
in1[6] => Mux1.IN9
in1[6] => Mux1.IN10
in1[6] => Mux1.IN11
in1[6] => Mux1.IN12
in1[6] => Mux1.IN13
in1[6] => Mux1.IN14
in1[6] => Mux1.IN15
in1[6] => Mux1.IN16
in1[7] => Mux0.IN0
in1[7] => Mux0.IN1
in1[7] => Mux0.IN2
in1[7] => Mux0.IN3
in1[7] => Mux0.IN4
in1[7] => Mux0.IN5
in1[7] => Mux0.IN6
in1[7] => Mux0.IN7
in1[7] => Mux0.IN8
in1[7] => Mux0.IN9
in1[7] => Mux0.IN10
in1[7] => Mux0.IN11
in1[7] => Mux0.IN12
in1[7] => Mux0.IN13
in1[7] => Mux0.IN14
in1[7] => Mux0.IN15
in1[7] => Mux0.IN16
in2[0] => Mux7.IN17
in2[1] => Mux6.IN17
in2[2] => Mux5.IN17
in2[3] => Mux4.IN17
in2[4] => Mux3.IN17
in2[5] => Mux2.IN17
in2[6] => Mux1.IN17
in2[7] => Mux0.IN17
in3[0] => Mux7.IN18
in3[1] => Mux6.IN18
in3[2] => Mux5.IN18
in3[3] => Mux4.IN18
in3[4] => Mux3.IN18
in3[5] => Mux2.IN18
in3[6] => Mux1.IN18
in3[7] => Mux0.IN18
in4[0] => Mux7.IN19
in4[1] => Mux6.IN19
in4[2] => Mux5.IN19
in4[3] => Mux4.IN19
in4[4] => Mux3.IN19
in4[5] => Mux2.IN19
in4[6] => Mux1.IN19
in4[7] => Mux0.IN19
in5[0] => Mux7.IN20
in5[1] => Mux6.IN20
in5[2] => Mux5.IN20
in5[3] => Mux4.IN20
in5[4] => Mux3.IN20
in5[5] => Mux2.IN20
in5[6] => Mux1.IN20
in5[7] => Mux0.IN20
in6[0] => Mux7.IN21
in6[1] => Mux6.IN21
in6[2] => Mux5.IN21
in6[3] => Mux4.IN21
in6[4] => Mux3.IN21
in6[5] => Mux2.IN21
in6[6] => Mux1.IN21
in6[7] => Mux0.IN21
in7[0] => Mux7.IN22
in7[1] => Mux6.IN22
in7[2] => Mux5.IN22
in7[3] => Mux4.IN22
in7[4] => Mux3.IN22
in7[5] => Mux2.IN22
in7[6] => Mux1.IN22
in7[7] => Mux0.IN22
in8[0] => Mux7.IN23
in8[1] => Mux6.IN23
in8[2] => Mux5.IN23
in8[3] => Mux4.IN23
in8[4] => Mux3.IN23
in8[5] => Mux2.IN23
in8[6] => Mux1.IN23
in8[7] => Mux0.IN23
in9[0] => Mux7.IN24
in9[1] => Mux6.IN24
in9[2] => Mux5.IN24
in9[3] => Mux4.IN24
in9[4] => Mux3.IN24
in9[5] => Mux2.IN24
in9[6] => Mux1.IN24
in9[7] => Mux0.IN24
in10[0] => Mux7.IN25
in10[1] => Mux6.IN25
in10[2] => Mux5.IN25
in10[3] => Mux4.IN25
in10[4] => Mux3.IN25
in10[5] => Mux2.IN25
in10[6] => Mux1.IN25
in10[7] => Mux0.IN25
in11[0] => Mux7.IN26
in11[1] => Mux6.IN26
in11[2] => Mux5.IN26
in11[3] => Mux4.IN26
in11[4] => Mux3.IN26
in11[5] => Mux2.IN26
in11[6] => Mux1.IN26
in11[7] => Mux0.IN26
in12[0] => Mux7.IN27
in12[1] => Mux6.IN27
in12[2] => Mux5.IN27
in12[3] => Mux4.IN27
in12[4] => Mux3.IN27
in12[5] => Mux2.IN27
in12[6] => Mux1.IN27
in12[7] => Mux0.IN27
in13[0] => Mux7.IN28
in13[1] => Mux6.IN28
in13[2] => Mux5.IN28
in13[3] => Mux4.IN28
in13[4] => Mux3.IN28
in13[5] => Mux2.IN28
in13[6] => Mux1.IN28
in13[7] => Mux0.IN28
in14[0] => Mux7.IN29
in14[1] => Mux6.IN29
in14[2] => Mux5.IN29
in14[3] => Mux4.IN29
in14[4] => Mux3.IN29
in14[5] => Mux2.IN29
in14[6] => Mux1.IN29
in14[7] => Mux0.IN29
in15[0] => Mux7.IN30
in15[1] => Mux6.IN30
in15[2] => Mux5.IN30
in15[3] => Mux4.IN30
in15[4] => Mux3.IN30
in15[5] => Mux2.IN30
in15[6] => Mux1.IN30
in15[7] => Mux0.IN30
in16[0] => Mux7.IN31
in16[1] => Mux6.IN31
in16[2] => Mux5.IN31
in16[3] => Mux4.IN31
in16[4] => Mux3.IN31
in16[5] => Mux2.IN31
in16[6] => Mux1.IN31
in16[7] => Mux0.IN31
choose[0] => Mux0.IN36
choose[0] => Mux1.IN36
choose[0] => Mux2.IN36
choose[0] => Mux3.IN36
choose[0] => Mux4.IN36
choose[0] => Mux5.IN36
choose[0] => Mux6.IN36
choose[0] => Mux7.IN36
choose[1] => Mux0.IN35
choose[1] => Mux1.IN35
choose[1] => Mux2.IN35
choose[1] => Mux3.IN35
choose[1] => Mux4.IN35
choose[1] => Mux5.IN35
choose[1] => Mux6.IN35
choose[1] => Mux7.IN35
choose[2] => Mux0.IN34
choose[2] => Mux1.IN34
choose[2] => Mux2.IN34
choose[2] => Mux3.IN34
choose[2] => Mux4.IN34
choose[2] => Mux5.IN34
choose[2] => Mux6.IN34
choose[2] => Mux7.IN34
choose[3] => Mux0.IN33
choose[3] => Mux1.IN33
choose[3] => Mux2.IN33
choose[3] => Mux3.IN33
choose[3] => Mux4.IN33
choose[3] => Mux5.IN33
choose[3] => Mux6.IN33
choose[3] => Mux7.IN33
choose[4] => Mux0.IN32
choose[4] => Mux1.IN32
choose[4] => Mux2.IN32
choose[4] => Mux3.IN32
choose[4] => Mux4.IN32
choose[4] => Mux5.IN32
choose[4] => Mux6.IN32
choose[4] => Mux7.IN32
out_y[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_y[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_y[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_y[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_y[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_y[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_y[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_y[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|choose_x:x
in1[0] => Mux8.IN0
in1[0] => Mux8.IN1
in1[0] => Mux8.IN2
in1[0] => Mux8.IN3
in1[0] => Mux8.IN4
in1[0] => Mux8.IN5
in1[0] => Mux8.IN6
in1[0] => Mux8.IN7
in1[0] => Mux8.IN8
in1[0] => Mux8.IN9
in1[0] => Mux8.IN10
in1[0] => Mux8.IN11
in1[0] => Mux8.IN12
in1[0] => Mux8.IN13
in1[0] => Mux8.IN14
in1[0] => Mux8.IN15
in1[0] => Mux8.IN16
in1[1] => Mux7.IN0
in1[1] => Mux7.IN1
in1[1] => Mux7.IN2
in1[1] => Mux7.IN3
in1[1] => Mux7.IN4
in1[1] => Mux7.IN5
in1[1] => Mux7.IN6
in1[1] => Mux7.IN7
in1[1] => Mux7.IN8
in1[1] => Mux7.IN9
in1[1] => Mux7.IN10
in1[1] => Mux7.IN11
in1[1] => Mux7.IN12
in1[1] => Mux7.IN13
in1[1] => Mux7.IN14
in1[1] => Mux7.IN15
in1[1] => Mux7.IN16
in1[2] => Mux6.IN0
in1[2] => Mux6.IN1
in1[2] => Mux6.IN2
in1[2] => Mux6.IN3
in1[2] => Mux6.IN4
in1[2] => Mux6.IN5
in1[2] => Mux6.IN6
in1[2] => Mux6.IN7
in1[2] => Mux6.IN8
in1[2] => Mux6.IN9
in1[2] => Mux6.IN10
in1[2] => Mux6.IN11
in1[2] => Mux6.IN12
in1[2] => Mux6.IN13
in1[2] => Mux6.IN14
in1[2] => Mux6.IN15
in1[2] => Mux6.IN16
in1[3] => Mux5.IN0
in1[3] => Mux5.IN1
in1[3] => Mux5.IN2
in1[3] => Mux5.IN3
in1[3] => Mux5.IN4
in1[3] => Mux5.IN5
in1[3] => Mux5.IN6
in1[3] => Mux5.IN7
in1[3] => Mux5.IN8
in1[3] => Mux5.IN9
in1[3] => Mux5.IN10
in1[3] => Mux5.IN11
in1[3] => Mux5.IN12
in1[3] => Mux5.IN13
in1[3] => Mux5.IN14
in1[3] => Mux5.IN15
in1[3] => Mux5.IN16
in1[4] => Mux4.IN0
in1[4] => Mux4.IN1
in1[4] => Mux4.IN2
in1[4] => Mux4.IN3
in1[4] => Mux4.IN4
in1[4] => Mux4.IN5
in1[4] => Mux4.IN6
in1[4] => Mux4.IN7
in1[4] => Mux4.IN8
in1[4] => Mux4.IN9
in1[4] => Mux4.IN10
in1[4] => Mux4.IN11
in1[4] => Mux4.IN12
in1[4] => Mux4.IN13
in1[4] => Mux4.IN14
in1[4] => Mux4.IN15
in1[4] => Mux4.IN16
in1[5] => Mux3.IN0
in1[5] => Mux3.IN1
in1[5] => Mux3.IN2
in1[5] => Mux3.IN3
in1[5] => Mux3.IN4
in1[5] => Mux3.IN5
in1[5] => Mux3.IN6
in1[5] => Mux3.IN7
in1[5] => Mux3.IN8
in1[5] => Mux3.IN9
in1[5] => Mux3.IN10
in1[5] => Mux3.IN11
in1[5] => Mux3.IN12
in1[5] => Mux3.IN13
in1[5] => Mux3.IN14
in1[5] => Mux3.IN15
in1[5] => Mux3.IN16
in1[6] => Mux2.IN0
in1[6] => Mux2.IN1
in1[6] => Mux2.IN2
in1[6] => Mux2.IN3
in1[6] => Mux2.IN4
in1[6] => Mux2.IN5
in1[6] => Mux2.IN6
in1[6] => Mux2.IN7
in1[6] => Mux2.IN8
in1[6] => Mux2.IN9
in1[6] => Mux2.IN10
in1[6] => Mux2.IN11
in1[6] => Mux2.IN12
in1[6] => Mux2.IN13
in1[6] => Mux2.IN14
in1[6] => Mux2.IN15
in1[6] => Mux2.IN16
in1[7] => Mux1.IN0
in1[7] => Mux1.IN1
in1[7] => Mux1.IN2
in1[7] => Mux1.IN3
in1[7] => Mux1.IN4
in1[7] => Mux1.IN5
in1[7] => Mux1.IN6
in1[7] => Mux1.IN7
in1[7] => Mux1.IN8
in1[7] => Mux1.IN9
in1[7] => Mux1.IN10
in1[7] => Mux1.IN11
in1[7] => Mux1.IN12
in1[7] => Mux1.IN13
in1[7] => Mux1.IN14
in1[7] => Mux1.IN15
in1[7] => Mux1.IN16
in1[8] => Mux0.IN0
in1[8] => Mux0.IN1
in1[8] => Mux0.IN2
in1[8] => Mux0.IN3
in1[8] => Mux0.IN4
in1[8] => Mux0.IN5
in1[8] => Mux0.IN6
in1[8] => Mux0.IN7
in1[8] => Mux0.IN8
in1[8] => Mux0.IN9
in1[8] => Mux0.IN10
in1[8] => Mux0.IN11
in1[8] => Mux0.IN12
in1[8] => Mux0.IN13
in1[8] => Mux0.IN14
in1[8] => Mux0.IN15
in1[8] => Mux0.IN16
in2[0] => Mux8.IN17
in2[1] => Mux7.IN17
in2[2] => Mux6.IN17
in2[3] => Mux5.IN17
in2[4] => Mux4.IN17
in2[5] => Mux3.IN17
in2[6] => Mux2.IN17
in2[7] => Mux1.IN17
in2[8] => Mux0.IN17
in3[0] => Mux8.IN18
in3[1] => Mux7.IN18
in3[2] => Mux6.IN18
in3[3] => Mux5.IN18
in3[4] => Mux4.IN18
in3[5] => Mux3.IN18
in3[6] => Mux2.IN18
in3[7] => Mux1.IN18
in3[8] => Mux0.IN18
in4[0] => Mux8.IN19
in4[1] => Mux7.IN19
in4[2] => Mux6.IN19
in4[3] => Mux5.IN19
in4[4] => Mux4.IN19
in4[5] => Mux3.IN19
in4[6] => Mux2.IN19
in4[7] => Mux1.IN19
in4[8] => Mux0.IN19
in5[0] => Mux8.IN20
in5[1] => Mux7.IN20
in5[2] => Mux6.IN20
in5[3] => Mux5.IN20
in5[4] => Mux4.IN20
in5[5] => Mux3.IN20
in5[6] => Mux2.IN20
in5[7] => Mux1.IN20
in5[8] => Mux0.IN20
in6[0] => Mux8.IN21
in6[1] => Mux7.IN21
in6[2] => Mux6.IN21
in6[3] => Mux5.IN21
in6[4] => Mux4.IN21
in6[5] => Mux3.IN21
in6[6] => Mux2.IN21
in6[7] => Mux1.IN21
in6[8] => Mux0.IN21
in7[0] => Mux8.IN22
in7[1] => Mux7.IN22
in7[2] => Mux6.IN22
in7[3] => Mux5.IN22
in7[4] => Mux4.IN22
in7[5] => Mux3.IN22
in7[6] => Mux2.IN22
in7[7] => Mux1.IN22
in7[8] => Mux0.IN22
in8[0] => Mux8.IN23
in8[1] => Mux7.IN23
in8[2] => Mux6.IN23
in8[3] => Mux5.IN23
in8[4] => Mux4.IN23
in8[5] => Mux3.IN23
in8[6] => Mux2.IN23
in8[7] => Mux1.IN23
in8[8] => Mux0.IN23
in9[0] => Mux8.IN24
in9[1] => Mux7.IN24
in9[2] => Mux6.IN24
in9[3] => Mux5.IN24
in9[4] => Mux4.IN24
in9[5] => Mux3.IN24
in9[6] => Mux2.IN24
in9[7] => Mux1.IN24
in9[8] => Mux0.IN24
in10[0] => Mux8.IN25
in10[1] => Mux7.IN25
in10[2] => Mux6.IN25
in10[3] => Mux5.IN25
in10[4] => Mux4.IN25
in10[5] => Mux3.IN25
in10[6] => Mux2.IN25
in10[7] => Mux1.IN25
in10[8] => Mux0.IN25
in11[0] => Mux8.IN26
in11[1] => Mux7.IN26
in11[2] => Mux6.IN26
in11[3] => Mux5.IN26
in11[4] => Mux4.IN26
in11[5] => Mux3.IN26
in11[6] => Mux2.IN26
in11[7] => Mux1.IN26
in11[8] => Mux0.IN26
in12[0] => Mux8.IN27
in12[1] => Mux7.IN27
in12[2] => Mux6.IN27
in12[3] => Mux5.IN27
in12[4] => Mux4.IN27
in12[5] => Mux3.IN27
in12[6] => Mux2.IN27
in12[7] => Mux1.IN27
in12[8] => Mux0.IN27
in13[0] => Mux8.IN28
in13[1] => Mux7.IN28
in13[2] => Mux6.IN28
in13[3] => Mux5.IN28
in13[4] => Mux4.IN28
in13[5] => Mux3.IN28
in13[6] => Mux2.IN28
in13[7] => Mux1.IN28
in13[8] => Mux0.IN28
in14[0] => Mux8.IN29
in14[1] => Mux7.IN29
in14[2] => Mux6.IN29
in14[3] => Mux5.IN29
in14[4] => Mux4.IN29
in14[5] => Mux3.IN29
in14[6] => Mux2.IN29
in14[7] => Mux1.IN29
in14[8] => Mux0.IN29
in15[0] => Mux8.IN30
in15[1] => Mux7.IN30
in15[2] => Mux6.IN30
in15[3] => Mux5.IN30
in15[4] => Mux4.IN30
in15[5] => Mux3.IN30
in15[6] => Mux2.IN30
in15[7] => Mux1.IN30
in15[8] => Mux0.IN30
in16[0] => Mux8.IN31
in16[1] => Mux7.IN31
in16[2] => Mux6.IN31
in16[3] => Mux5.IN31
in16[4] => Mux4.IN31
in16[5] => Mux3.IN31
in16[6] => Mux2.IN31
in16[7] => Mux1.IN31
in16[8] => Mux0.IN31
choose[0] => Mux0.IN36
choose[0] => Mux1.IN36
choose[0] => Mux2.IN36
choose[0] => Mux3.IN36
choose[0] => Mux4.IN36
choose[0] => Mux5.IN36
choose[0] => Mux6.IN36
choose[0] => Mux7.IN36
choose[0] => Mux8.IN36
choose[1] => Mux0.IN35
choose[1] => Mux1.IN35
choose[1] => Mux2.IN35
choose[1] => Mux3.IN35
choose[1] => Mux4.IN35
choose[1] => Mux5.IN35
choose[1] => Mux6.IN35
choose[1] => Mux7.IN35
choose[1] => Mux8.IN35
choose[2] => Mux0.IN34
choose[2] => Mux1.IN34
choose[2] => Mux2.IN34
choose[2] => Mux3.IN34
choose[2] => Mux4.IN34
choose[2] => Mux5.IN34
choose[2] => Mux6.IN34
choose[2] => Mux7.IN34
choose[2] => Mux8.IN34
choose[3] => Mux0.IN33
choose[3] => Mux1.IN33
choose[3] => Mux2.IN33
choose[3] => Mux3.IN33
choose[3] => Mux4.IN33
choose[3] => Mux5.IN33
choose[3] => Mux6.IN33
choose[3] => Mux7.IN33
choose[3] => Mux8.IN33
choose[4] => Mux0.IN32
choose[4] => Mux1.IN32
choose[4] => Mux2.IN32
choose[4] => Mux3.IN32
choose[4] => Mux4.IN32
choose[4] => Mux5.IN32
choose[4] => Mux6.IN32
choose[4] => Mux7.IN32
choose[4] => Mux8.IN32
out_x[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out_x[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_x[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_x[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_x[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_x[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_x[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_x[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_x[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|datapath:data|choose_c:colour
in1[0] => Mux2.IN0
in1[0] => Mux2.IN1
in1[0] => Mux2.IN2
in1[0] => Mux2.IN3
in1[0] => Mux2.IN4
in1[0] => Mux2.IN5
in1[0] => Mux2.IN6
in1[0] => Mux2.IN7
in1[0] => Mux2.IN8
in1[0] => Mux2.IN9
in1[0] => Mux2.IN10
in1[0] => Mux2.IN11
in1[0] => Mux2.IN12
in1[0] => Mux2.IN13
in1[0] => Mux2.IN14
in1[0] => Mux2.IN15
in1[0] => Mux2.IN16
in1[0] => Mux2.IN17
in1[0] => Mux2.IN18
in1[1] => Mux1.IN0
in1[1] => Mux1.IN1
in1[1] => Mux1.IN2
in1[1] => Mux1.IN3
in1[1] => Mux1.IN4
in1[1] => Mux1.IN5
in1[1] => Mux1.IN6
in1[1] => Mux1.IN7
in1[1] => Mux1.IN8
in1[1] => Mux1.IN9
in1[1] => Mux1.IN10
in1[1] => Mux1.IN11
in1[1] => Mux1.IN12
in1[1] => Mux1.IN13
in1[1] => Mux1.IN14
in1[1] => Mux1.IN15
in1[1] => Mux1.IN16
in1[1] => Mux1.IN17
in1[1] => Mux1.IN18
in1[2] => Mux0.IN0
in1[2] => Mux0.IN1
in1[2] => Mux0.IN2
in1[2] => Mux0.IN3
in1[2] => Mux0.IN4
in1[2] => Mux0.IN5
in1[2] => Mux0.IN6
in1[2] => Mux0.IN7
in1[2] => Mux0.IN8
in1[2] => Mux0.IN9
in1[2] => Mux0.IN10
in1[2] => Mux0.IN11
in1[2] => Mux0.IN12
in1[2] => Mux0.IN13
in1[2] => Mux0.IN14
in1[2] => Mux0.IN15
in1[2] => Mux0.IN16
in1[2] => Mux0.IN17
in1[2] => Mux0.IN18
in2[0] => Mux2.IN19
in2[1] => Mux1.IN19
in2[2] => Mux0.IN19
in3[0] => Mux2.IN20
in3[1] => Mux1.IN20
in3[2] => Mux0.IN20
in4[0] => Mux2.IN21
in4[1] => Mux1.IN21
in4[2] => Mux0.IN21
in5[0] => Mux2.IN22
in5[1] => Mux1.IN22
in5[2] => Mux0.IN22
in6[0] => Mux2.IN23
in6[1] => Mux1.IN23
in6[2] => Mux0.IN23
in7[0] => Mux2.IN24
in7[1] => Mux1.IN24
in7[2] => Mux0.IN24
in8[0] => Mux2.IN25
in8[1] => Mux1.IN25
in8[2] => Mux0.IN25
in9[0] => Mux2.IN26
in9[1] => Mux1.IN26
in9[2] => Mux0.IN26
in10[0] => Mux2.IN27
in10[1] => Mux1.IN27
in10[2] => Mux0.IN27
in11[0] => Mux2.IN28
in11[1] => Mux1.IN28
in11[2] => Mux0.IN28
in12[0] => Mux2.IN29
in12[1] => Mux1.IN29
in12[2] => Mux0.IN29
in13[0] => Mux2.IN30
in13[1] => Mux1.IN30
in13[2] => Mux0.IN30
in14[0] => Mux2.IN31
in14[1] => Mux1.IN31
in14[2] => Mux0.IN31
choose[0] => Mux0.IN36
choose[0] => Mux1.IN36
choose[0] => Mux2.IN36
choose[1] => Mux0.IN35
choose[1] => Mux1.IN35
choose[1] => Mux2.IN35
choose[2] => Mux0.IN34
choose[2] => Mux1.IN34
choose[2] => Mux2.IN34
choose[3] => Mux0.IN33
choose[3] => Mux1.IN33
choose[3] => Mux2.IN33
choose[4] => Mux0.IN32
choose[4] => Mux1.IN32
choose[4] => Mux2.IN32
out[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


