{"vcs1":{"timestamp_begin":1737547093.475073781, "rt":0.22, "ut":0.08, "st":0.11}}
{"vcselab":{"timestamp_begin":1737547093.777427712, "rt":0.19, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1737547094.026557199, "rt":0.20, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737547093.217897720}
{"VCS_COMP_START_TIME": 1737547093.217897720}
{"VCS_COMP_END_TIME": 1737547094.291114122}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261840}}
{"vcselab": {"peak_mem": 133952}}
