<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—el2_mem.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    02-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff7c00;">
        24.4%
    </td>
    <td class="headerCovSummaryEntry">
        11
    </td>
    <td class="headerCovSummaryEntry">
        45
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    ahb_hello_world_iccm
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : //********************************************************************************</span>
<span id="L2"><span class="lineNum">       2</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L3"><span class="lineNum">       3</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L4"><span class="lineNum">       4</span>              : // Copyright (c) 2023 Antmicro &lt;www.antmicro.com&gt;</span>
<span id="L5"><span class="lineNum">       5</span>              : //</span>
<span id="L6"><span class="lineNum">       6</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L7"><span class="lineNum">       7</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L8"><span class="lineNum">       8</span>              : // You may obtain a copy of the License at</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L11"><span class="lineNum">      11</span>              : //</span>
<span id="L12"><span class="lineNum">      12</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L13"><span class="lineNum">      13</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L14"><span class="lineNum">      14</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L15"><span class="lineNum">      15</span>              : // See the License for the specific language governing permissions and</span>
<span id="L16"><span class="lineNum">      16</span>              : // limitations under the License.</span>
<span id="L17"><span class="lineNum">      17</span>              : //********************************************************************************</span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              : module el2_mem</span>
<span id="L20"><span class="lineNum">      20</span>              : import el2_pkg::*;</span>
<span id="L21"><span class="lineNum">      21</span>              : #(</span>
<span id="L22"><span class="lineNum">      22</span>              : `include "el2_param.vh"</span>
<span id="L23"><span class="lineNum">      23</span>              :  )</span>
<span id="L24"><span class="lineNum">      24</span>              : (</span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaGNC tlaBgGNC">        4556 :    input logic         clk,</span></span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaGNC">           2 :    input logic         rst_l,</span></span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic         dccm_clk_override,</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaUNC">           0 :    input logic         icm_clk_override,</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaUNC">           0 :    input logic         dec_tlu_core_ecc_disable,</span></span>
<span id="L30"><span class="lineNum">      30</span>              : </span>
<span id="L31"><span class="lineNum">      31</span>              :    //DCCM ports</span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC">           0 :    input logic         dccm_wren,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC">           0 :    input logic         dccm_rden,</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_lo,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_hi,</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_lo,</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_hi,</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo,</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi,</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span>              : </span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_lo,</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_hi,</span></span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              :    //ICCM ports</span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC">           0 :    input logic [pt.ICCM_BITS-1:1]  iccm_rw_addr,</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC">           0 :    input logic                                        iccm_buf_correct_ecc,                    // ICCM is doing a single bit error correct cycle</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC">           0 :    input logic                                        iccm_correction_state,               // ICCM is doing a single bit error correct cycle</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC">           0 :    input logic         iccm_wren,</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC tlaBgGNC">           8 :    input logic         iccm_rden,</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [2:0]   iccm_wr_size,</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC">           0 :    input logic [77:0]  iccm_wr_data,</span></span>
<span id="L53"><span class="lineNum">      53</span>              : </span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC">           0 :    output logic [63:0] iccm_rd_data,</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC">           0 :    output logic [77:0] iccm_rd_data_ecc,</span></span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span>              :    // Icache and Itag Ports</span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    input  logic [31:1]  ic_rw_addr,</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC tlaBgGNC">         302 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]   ic_tag_valid,</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaGNC">         256 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]   ic_wr_en,</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">         390 :    input  logic         ic_rd_en,</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">           4 :    input  logic [63:0] ic_premux_data,      // Premux data to be muxed with each way of the Icache.</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC">         176 :    input  logic         ic_sel_premux_data, // Premux data sel</span></span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">         120 :    input  logic [pt.ICACHE_BANKS_WAY-1:0][70:0]               ic_wr_data,         // Data to fill to the Icache. With ECC</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [70:0]               ic_debug_wr_data,   // Debug wr cache.</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    output logic [70:0]               ic_debug_rd_data ,  // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :    input  logic                      ic_debug_rd_en,     // Icache debug rd</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    input  logic                      ic_debug_wr_en,     // Icache debug wr</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    input  logic                      ic_debug_tag_array, // Debug tag array</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</span></span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [63:0]              ic_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [25:0]               ictag_debug_rd_data,// Debug icache tag.</span></span>
<span id="L77"><span class="lineNum">      77</span>              : </span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,    // ecc error per bank</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,          // parity error per bank</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]   ic_rd_hit,</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :    output logic         ic_tag_perr,        // Icache Tag parity error</span></span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              :    el2_mem_if.veer_sram_src   mem_export,</span>
<span id="L85"><span class="lineNum">      85</span>              :    el2_mem_if.veer_icache_src icache_export,</span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L88"><span class="lineNum">      88</span>              :    /*verilator coverage_off*/</span>
<span id="L89"><span class="lineNum">      89</span>              :    input  logic         scan_mode</span>
<span id="L90"><span class="lineNum">      90</span>              :    /*verilator coverage_on*/</span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span>              : );</span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC tlaBgGNC">        4556 :    logic active_clk;</span></span>
<span id="L95"><span class="lineNum">      95</span>              :    rvoclkhdr active_cg   ( .en(1'b1),         .l1clk(active_clk), .* );</span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              :    el2_mem_if mem_export_local ();</span>
<span id="L98"><span class="lineNum">      98</span>              : </span>
<span id="L99"><span class="lineNum">      99</span>              :    assign mem_export      .clk = clk;</span>
<span id="L100"><span class="lineNum">     100</span>              :    assign icache_export   .clk = clk;</span>
<span id="L101"><span class="lineNum">     101</span>              :    assign mem_export_local.clk = clk;</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              :    assign mem_export      .iccm_clken         = mem_export_local.iccm_clken;</span>
<span id="L104"><span class="lineNum">     104</span>              :    assign mem_export      .iccm_wren_bank     = mem_export_local.iccm_wren_bank;</span>
<span id="L105"><span class="lineNum">     105</span>              :    assign mem_export      .iccm_addr_bank     = mem_export_local.iccm_addr_bank;</span>
<span id="L106"><span class="lineNum">     106</span>              :    assign mem_export      .iccm_bank_wr_data  = mem_export_local.iccm_bank_wr_data;</span>
<span id="L107"><span class="lineNum">     107</span>              :    assign mem_export      .iccm_bank_wr_ecc   = mem_export_local.iccm_bank_wr_ecc;</span>
<span id="L108"><span class="lineNum">     108</span>              :    assign mem_export_local.iccm_bank_dout     = mem_export.      iccm_bank_dout;</span>
<span id="L109"><span class="lineNum">     109</span>              :    assign mem_export_local.iccm_bank_ecc      = mem_export.      iccm_bank_ecc;</span>
<span id="L110"><span class="lineNum">     110</span>              : </span>
<span id="L111"><span class="lineNum">     111</span>              :    assign mem_export      .dccm_clken         = mem_export_local.dccm_clken;</span>
<span id="L112"><span class="lineNum">     112</span>              :    assign mem_export      .dccm_wren_bank     = mem_export_local.dccm_wren_bank;</span>
<span id="L113"><span class="lineNum">     113</span>              :    assign mem_export      .dccm_addr_bank     = mem_export_local.dccm_addr_bank;</span>
<span id="L114"><span class="lineNum">     114</span>              :    assign mem_export      .dccm_wr_data_bank  = mem_export_local.dccm_wr_data_bank;</span>
<span id="L115"><span class="lineNum">     115</span>              :    assign mem_export      .dccm_wr_ecc_bank   = mem_export_local.dccm_wr_ecc_bank;</span>
<span id="L116"><span class="lineNum">     116</span>              :    assign mem_export_local.dccm_bank_dout     = mem_export      .dccm_bank_dout;</span>
<span id="L117"><span class="lineNum">     117</span>              :    assign mem_export_local.dccm_bank_ecc      = mem_export      .dccm_bank_ecc;</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              :    // icache data</span>
<span id="L120"><span class="lineNum">     120</span>              :    assign icache_export   .ic_b_sb_wren               = mem_export_local.ic_b_sb_wren;</span>
<span id="L121"><span class="lineNum">     121</span>              :    assign icache_export   .ic_b_sb_bit_en_vec         = mem_export_local.ic_b_sb_bit_en_vec;</span>
<span id="L122"><span class="lineNum">     122</span>              :    assign icache_export   .ic_sb_wr_data              = mem_export_local.ic_sb_wr_data;</span>
<span id="L123"><span class="lineNum">     123</span>              :    assign icache_export   .ic_rw_addr_bank_q          = mem_export_local.ic_rw_addr_bank_q;</span>
<span id="L124"><span class="lineNum">     124</span>              :    assign icache_export   .ic_bank_way_clken_final    = mem_export_local.ic_bank_way_clken_final;</span>
<span id="L125"><span class="lineNum">     125</span>              :    assign icache_export   .ic_bank_way_clken_final_up = mem_export_local.ic_bank_way_clken_final_up;</span>
<span id="L126"><span class="lineNum">     126</span>              :    assign mem_export_local.wb_packeddout_pre          = icache_export   .wb_packeddout_pre;</span>
<span id="L127"><span class="lineNum">     127</span>              :    assign mem_export_local.wb_dout_pre_up             = icache_export   .wb_dout_pre_up;</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              :    // icache tag</span>
<span id="L130"><span class="lineNum">     130</span>              :    assign icache_export   .ic_tag_clken_final         = mem_export_local.ic_tag_clken_final;</span>
<span id="L131"><span class="lineNum">     131</span>              :    assign icache_export   .ic_tag_wren_q              = mem_export_local.ic_tag_wren_q;</span>
<span id="L132"><span class="lineNum">     132</span>              :    assign icache_export   .ic_tag_wren_biten_vec      = mem_export_local.ic_tag_wren_biten_vec;</span>
<span id="L133"><span class="lineNum">     133</span>              :    assign icache_export   .ic_tag_wr_data             = mem_export_local.ic_tag_wr_data;</span>
<span id="L134"><span class="lineNum">     134</span>              :    assign icache_export   .ic_rw_addr_q               = mem_export_local.ic_rw_addr_q;</span>
<span id="L135"><span class="lineNum">     135</span>              :    assign mem_export_local.ic_tag_data_raw_packed_pre = icache_export   .ic_tag_data_raw_packed_pre;</span>
<span id="L136"><span class="lineNum">     136</span>              :    assign mem_export_local.ic_tag_data_raw_pre        = icache_export   .ic_tag_data_raw_pre;</span>
<span id="L137"><span class="lineNum">     137</span>              : </span>
<span id="L138"><span class="lineNum">     138</span>              :    // DCCM Instantiation</span>
<span id="L139"><span class="lineNum">     139</span>              :    if (pt.DCCM_ENABLE == 1) begin: Gen_dccm_enable</span>
<span id="L140"><span class="lineNum">     140</span>              :       el2_lsu_dccm_mem #(.pt(pt)) dccm (</span>
<span id="L141"><span class="lineNum">     141</span>              :          .clk_override(dccm_clk_override),</span>
<span id="L142"><span class="lineNum">     142</span>              :          .dccm_mem_export(mem_export_local.veer_dccm),</span>
<span id="L143"><span class="lineNum">     143</span>              :          .*</span>
<span id="L144"><span class="lineNum">     144</span>              :       );</span>
<span id="L145"><span class="lineNum">     145</span>              :    end else begin: Gen_dccm_disable</span>
<span id="L146"><span class="lineNum">     146</span>              :       assign dccm_rd_data_lo = '0;</span>
<span id="L147"><span class="lineNum">     147</span>              :       assign dccm_rd_data_hi = '0;</span>
<span id="L148"><span class="lineNum">     148</span>              :    end</span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              : if ( pt.ICACHE_ENABLE ) begin: icache</span>
<span id="L151"><span class="lineNum">     151</span>              :    el2_ifu_ic_mem #(.pt(pt)) icm  (</span>
<span id="L152"><span class="lineNum">     152</span>              :       .clk_override(icm_clk_override),</span>
<span id="L153"><span class="lineNum">     153</span>              :       .icache_export(mem_export_local.veer_icache_src),</span>
<span id="L154"><span class="lineNum">     154</span>              :       .*</span>
<span id="L155"><span class="lineNum">     155</span>              :    );</span>
<span id="L156"><span class="lineNum">     156</span>              : end</span>
<span id="L157"><span class="lineNum">     157</span>              : else  begin</span>
<span id="L158"><span class="lineNum">     158</span>              :    assign   ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0] = '0;</span>
<span id="L159"><span class="lineNum">     159</span>              :    assign   ic_tag_perr    = '0 ;</span>
<span id="L160"><span class="lineNum">     160</span>              :    assign   ic_rd_data  = '0 ;</span>
<span id="L161"><span class="lineNum">     161</span>              :    assign   ictag_debug_rd_data  = '0 ;</span>
<span id="L162"><span class="lineNum">     162</span>              :    assign   ic_debug_rd_data  = '0 ;</span>
<span id="L163"><span class="lineNum">     163</span>              :    assign   ic_eccerr      = '0;</span>
<span id="L164"><span class="lineNum">     164</span>              : end // else: !if( pt.ICACHE_ENABLE )</span>
<span id="L165"><span class="lineNum">     165</span>              : </span>
<span id="L166"><span class="lineNum">     166</span>              : </span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : if (pt.ICCM_ENABLE) begin : iccm</span>
<span id="L169"><span class="lineNum">     169</span>              :    el2_ifu_iccm_mem  #(.pt(pt)) iccm (.*,</span>
<span id="L170"><span class="lineNum">     170</span>              :                   .clk_override(icm_clk_override),</span>
<span id="L171"><span class="lineNum">     171</span>              :                   .iccm_rw_addr(iccm_rw_addr[pt.ICCM_BITS-1:1]),</span>
<span id="L172"><span class="lineNum">     172</span>              :                   .iccm_rd_data(iccm_rd_data[63:0]),</span>
<span id="L173"><span class="lineNum">     173</span>              :                   .iccm_mem_export(mem_export_local.veer_iccm)</span>
<span id="L174"><span class="lineNum">     174</span>              :                    );</span>
<span id="L175"><span class="lineNum">     175</span>              : end</span>
<span id="L176"><span class="lineNum">     176</span>              : else  begin</span>
<span id="L177"><span class="lineNum">     177</span>              :    assign  iccm_rd_data    = '0 ;</span>
<span id="L178"><span class="lineNum">     178</span>              :    assign iccm_rd_data_ecc = '0 ;</span>
<span id="L179"><span class="lineNum">     179</span>              : end</span>
<span id="L180"><span class="lineNum">     180</span>              : </span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
