
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Sun Jun  7 23:23:23 2020

##### DESIGN INFO #######################################################

Top View:                "SHIFT_RESISTER"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                 Ending                   |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock     SHIFT_RESISTER|clock     |     6.285            |     6.285            |     3.142            |     3.142                            
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:digitalOutputPins[0]
p:digitalOutputPins[1]
p:digitalOutputPins[2]
p:digitalOutputPins[3]
p:segmentOutputPins[0]
p:segmentOutputPins[1]
p:segmentOutputPins[2]
p:segmentOutputPins[3]
p:segmentOutputPins[4]
p:segmentOutputPins[5]
p:segmentOutputPins[6]
p:segmentOutputPins[7]
p:serialClockLedOut


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
