// Seed: 1536566951
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wand id_7,
    output wor id_8,
    id_23,
    output wor id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    output uwire id_13,
    output wire id_14,
    input tri1 id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    input tri1 id_19,
    output uwire id_20,
    input supply1 id_21
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_0,
      id_0,
      id_3,
      id_0,
      id_5,
      id_4,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_7 = 0;
  wire id_8, id_9, id_10;
  uwire id_11;
  assign id_0 = id_11;
endmodule
