 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 03:49:40 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 25.97%

  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg
            (positive level-sensitive latch clocked by gclk')
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        0.59       0.59
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1)        0.00       0.59 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1)         0.30 @     0.89 r
  U1575/Z (NBUFFX8)                                       0.24 @     1.12 r
  U1754/QN (NOR3X0)                                       0.10 @     1.23 f
  U1755/Q (AO21X1)                                        0.09 &     1.32 f
  U1763/Q (MUX21X1)                                       0.15 @     1.47 f
  U1764/QN (NOR4X0)                                       0.17 @     1.64 r
  fpu_add/fadd_clken_l (fpu_add)                          0.00       1.64 r
  fpu_add/fpu_add_frac_dp/fadd_clken_l (fpu_add_frac_dp)
                                                          0.00       1.64 r
  fpu_add/fpu_add_frac_dp/U534/QN (NAND2X0)               0.07 &     1.71 f
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/D (LATCHX1)
                                                          0.00 &     1.71 f
  data arrival time                                                  1.71

  clock gclk' (rise edge)                                 1.00       1.00
  clock network delay (propagated)                        0.56       1.56
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK (LATCHX1)
                                                          0.00       1.56 r
  time borrowed from endpoint                             0.15       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  gclk' nominal pulse width                               1.00   
  clock latency difference                                0.01   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         0.92   
  actual time borrow                                      0.15   
  --------------------------------------------------------------


1
