# FAB Frontend Process
> Make the first layer of wafer, aka transistor layer.

## Wafer
8" or 12"

## Lithography (光刻机)
- Light source  
- Mask  
- Projection optics (40% cost)  
- Diffraction‑based overlay & alignment  
- Wafer platform (twin scan enables measurement & exposure at the same time)

- Rayleigh's Criterion: `CD = k(λ/NA)`  
  Numerical Aperture (NA) is the lens size; λ is the light source wavelength; k accounts for other influences.

## Photoresist（光刻胶）
- Positive  
- Negative  

## Etching (刻蚀)
Slow, uses many materials:
- Wet `by liquid`  
- Dry `by gas`

**Measurement:**
  - Depth measurement: how fast does it dissolve?  
  - Sidewall angle measurement  
  - Selectivity measurement: different dissolution rates for different materials

## Deposition （沉积）
Chemical Vapor Deposition (CVD)

## Ion Implantation (离子注入)

## Chemical‑Mechanical Polishing (化学机械打磨)

### Single Cycle Steps
1. Wafer clean & vapor prime  
2. Spin coat  
3. Soft bake  
4. Alignment & exposure  
5. Post‑exposure bake  
6. Develop & rinse  
7. Hard bake  
8. Inspection  

# FAB Backend Process
> aka wire transistors. Supports power & signal.

## Metal Stack

- Central Sculpta  

装焊 (Flip Chip)、晶圆级封装 (WLP)

2.5D 封装（Interposer）`aka stack same components`

3D 封装 (TSV) `aka stack different components`

## QA
