// Seed: 1576776440
module module_0 (
    input wor id_0
);
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    inout wire id_2,
    output supply1 id_3,
    input supply1 id_4
    , id_10,
    output tri id_5,
    output uwire id_6
    , id_11,
    input tri0 id_7,
    input tri1 id_8
    , id_12
);
  tri0 id_13 = 1, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  module_0(
      id_2
  ); id_25(
      {id_13++, id_8}, 1'h0, id_7
  );
endmodule
