# FIFO_Verilog
Async Write/Read FIFO Implementation on the Verilog with custom Depth/Width.
There is a different memory spaces for write and read operations.
