INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/8x1 Mux/8x1 Mux.srcs/sources_1/new/mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/8x1 Mux/8x1 Mux.srcs/sim_1/new/mux_8x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/8x1 Mux/8x1 Mux.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
