`timescale 1 ps / 1 ps

module tb_design_ID_wrapper;

  // ?????????? ?????
  reg clk_0;
  reg rst_0;
  reg [31:0] branchAddress_0 = 32'd0;
  reg branchTaken_0 = 0;
  reg freeze_0 = 0;

  // ?????????? ?????
  wire [23:0] Imm24Out_0;
  wire [31:0] PCOut_0;

  // ?????????? ?? ????? ???? ???
  design_ID_wrapper uut (
    .clk_0(clk_0),
    .rst_0(rst_0),
    .branchAddress_0(branchAddress_0),
    .branchTaken_0(branchTaken_0),
    .freeze_0(freeze_0),
    .Imm24Out_0(Imm24Out_0),
    .PCOut_0(PCOut_0)
  );

  // ????? ???? ?? ????? 10 ns
  initial clk_0 = 0;
  always #5 clk_0 = ~clk_0;

  // ?????????? ???
  initial begin
    // ????? ???? ?? ?????? ?????????
    rst_0 = 1;

    // ??? ???? ???? ???? ???? ????
    #20;
    rst_0 = 0;

    // ????? ????? ????????? ???? ????? ??????
    #1000;

    $finish;
  end

endmodule
