// Seed: 1893777441
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12 = id_4;
  wire id_13 = id_4;
  always @* begin
    if (1) begin
      id_2 = id_13;
    end
  end
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri1 id_6
);
  assign id_4 = id_3 ^ id_3;
  module_0();
endmodule
