
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0base2_14.v" into library work
Parsing module <shape0base2_14>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_base_13.v" into library work
Parsing module <selector_base_13>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v" into library work
Parsing module <hvsync_generator_1>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/stateCounter_5.v" into library work
Parsing module <stateCounter_5>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" into library work
Parsing module <shape0draw_6>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" into library work
Parsing module <selector_draw_4>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword4_12.v" into library work
Parsing module <bannerword4_12>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword3_11.v" into library work
Parsing module <bannerword3_11>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword2_10.v" into library work
Parsing module <bannerword2_10>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword1_9.v" into library work
Parsing module <bannerword1_9>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart2_8.v" into library work
Parsing module <bannerpart2_8>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart1_7.v" into library work
Parsing module <bannerpart1_7>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tilesort_2.v" into library work
Parsing module <tilesort_2>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" into library work
Parsing module <bannerdraw_3>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.
WARNING:HDLCompiler:751 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 30: Redeclaration of ansi port vga_R is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <hvsync_generator_1>.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v" Line 17: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v" Line 20: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 20: Assignment to CounterX ignored, since the identifier is never used

Elaborating module <tilesort_2>.

Elaborating module <selector_draw_4>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 23: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 24: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 25: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <selector_base_13>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_base_13.v" Line 84: Assignment to address_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 47: Result of 9-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 51: Result of 10-bit expression is truncated to fit in 7-bit target.

Elaborating module <stateCounter_5>.

Elaborating module <shape0draw_6>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" Line 24: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" Line 25: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" Line 26: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <shape0base2_14>.
WARNING:HDLCompiler:91 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0base2_14.v" Line 21: Signal <en> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" Line 69: Result of 9-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" Line 73: Result of 10-bit expression is truncated to fit in 6-bit target.

Elaborating module <bannerdraw_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 21: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 22: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 23: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <bannerpart1_7>.

Elaborating module <bannerpart2_8>.

Elaborating module <bannerword1_9>.

Elaborating module <bannerword2_10>.

Elaborating module <bannerword3_11>.

Elaborating module <bannerword4_12>.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 84: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 99: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 104: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 115: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 126: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 137: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 23: Assignment to out ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 23. All outputs of instance <banner> of block <bannerdraw_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 19: Output port <CounterX> of the instance <syncgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 19: Output port <CounterY> of the instance <syncgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 23: Output port <out> of the instance <banner> is unconnected or connected to loadless signal.
    Register <vga_B> equivalent to <vga_R> has been removed
    Register <vga_G> equivalent to <vga_R> has been removed
    Found 1-bit register for signal <vga_R>.
    Found 9-bit register for signal <io_led>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <hvsync_generator_1>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 11-bit register for signal <CounterX>.
    Found 11-bit adder for signal <CounterX[10]_GND_2_o_add_2_OUT> created at line 17.
    Found 9-bit adder for signal <CounterY[8]_GND_2_o_add_6_OUT> created at line 20.
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_15_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hvsync_generator_1> synthesized.

Synthesizing Unit <tilesort_2>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tilesort_2.v".
    Found 5-bit register for signal <M_selected_tile_q>.
    Found 3-bit register for signal <M_tile1_orientation_q>.
    Found finite state machine <FSM_0> for signal <M_selected_tile_q>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 150                                            |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_tile1_orientation_q[2]_GND_3_o_add_2_OUT> created at line 106.
    Found 3-bit comparator lessequal for signal <PWR_3_o_M_tile1_orientation_q[2]_LessThan_1_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tilesort_2> synthesized.

Synthesizing Unit <selector_draw_4>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" line 21: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" line 21: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_draw_4.v" line 21: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 9-bit subtractor for signal <M_hvsync_CounterY[8]_verticaloffset[8]_sub_9_OUT> created at line 47.
    Found 12-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT> created at line 49.
    Found 32-bit subtractor for signal <n0036> created at line 49.
    Found 11-bit adder for signal <n0039> created at line 46.
    Found 11-bit adder for signal <n0040> created at line 46.
    Found 9-bit adder for signal <GND_4_o_verticaloffset[8]_add_4_OUT> created at line 46.
    Found 9-bit adder for signal <GND_4_o_verticaloffset[8]_add_6_OUT> created at line 46.
    Found 7-bit subtractor for signal <M_hvsync_CounterY[8]_GND_4_o_sub_10_OUT<6:0>> created at line 47.
    Found 6-bit subtractor for signal <GND_4_o_GND_4_o_sub_13_OUT<5:0>> created at line 49.
    Found 117-bit shifter logical right for signal <n0038> created at line 49
    Found 11-bit comparator lessequal for signal <n0001> created at line 46
    Found 11-bit comparator lessequal for signal <n0004> created at line 46
    Found 9-bit comparator lessequal for signal <n0008> created at line 46
    Found 9-bit comparator lessequal for signal <n0011> created at line 46
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <selector_draw_4> synthesized.

Synthesizing Unit <selector_base_13>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/selector_base_13.v".
    Set property "rom_style = block" for signal <address_reg>.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  25 Latch(s).
Unit <selector_base_13> synthesized.

Synthesizing Unit <stateCounter_5>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/stateCounter_5.v".
    Found 24-bit register for signal <M_stateCounter_q>.
    Found 24-bit adder for signal <M_stateCounter_q[23]_GND_65_o_add_0_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <stateCounter_5> synthesized.

Synthesizing Unit <shape0draw_6>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" line 22: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" line 22: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0draw_6.v" line 22: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 12-bit subtractor for signal <GND_66_o_GND_66_o_sub_24_OUT> created at line 71.
    Found 6-bit subtractor for signal <M_hvsync_CounterY[8]_GND_66_o_sub_23_OUT<5:0>> created at line 69.
    Found 6-bit subtractor for signal <GND_66_o_GND_66_o_sub_26_OUT<5:0>> created at line 71.
    Found 101-bit shifter logical right for signal <n0056> created at line 71
    Found 11-bit comparator lessequal for signal <n0001> created at line 54
    Found 11-bit comparator lessequal for signal <n0004> created at line 54
    Found 9-bit comparator lessequal for signal <n0008> created at line 54
    Found 9-bit comparator lessequal for signal <n0011> created at line 54
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <shape0draw_6> synthesized.

Synthesizing Unit <shape0base2_14>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/shape0base2_14.v".
    Found 3-bit register for signal <orient_reg>.
    Found 9-bit register for signal <raddr>.
    Found 6-bit register for signal <address_reg>.
    Found 256x51-bit Read Only RAM for signal <_n0607>
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bitmap<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred  18 D-type flip-flop(s).
	inferred  51 Latch(s).
	inferred   1 Multiplexer(s).
Unit <shape0base2_14> synthesized.

Synthesizing Unit <bannerpart1_7>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart1_7.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<7>>.
    Found 1-bit register for signal <address_reg<6>>.
    Found 1-bit register for signal <address_reg<5>>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <bannerpart1_7> synthesized.

Synthesizing Unit <bannerpart2_8>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart2_8.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<7>>.
    Found 1-bit register for signal <address_reg<6>>.
    Found 1-bit register for signal <address_reg<5>>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <bannerpart2_8> synthesized.

Synthesizing Unit <bannerword1_9>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword1_9.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword1_9> synthesized.

Synthesizing Unit <bannerword2_10>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword2_10.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword2_10> synthesized.

Synthesizing Unit <bannerword3_11>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword3_11.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword3_11> synthesized.

Synthesizing Unit <bannerword4_12>.
    Related source file is "C:/Users/Joel/Desktop/pype-old/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword4_12.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword4_12> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x51-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 20
 11-bit adder                                          : 5
 12-bit subtractor                                     : 2
 24-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 3
 7-bit subtractor                                      : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 1
# Registers                                            : 22
 1-bit register                                        : 10
 11-bit register                                       : 3
 24-bit register                                       : 1
 3-bit register                                        : 2
 6-bit register                                        : 1
 9-bit register                                        : 5
# Latches                                              : 76
 1-bit latch                                           : 76
# Comparators                                          : 12
 11-bit comparator lessequal                           : 4
 3-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 5
 51-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 101-bit shifter logical right                         : 1
 117-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hvsync_generator_1>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <shape0base2_14>.
INFO:Xst:3226 - The RAM <Mram__n0607> will be implemented as a BLOCK RAM, absorbing the following register(s): <raddr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 51-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(orient_reg<1:0>,address_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <shape0base2_14> synthesized (advanced).

Synthesizing (advanced) Unit <stateCounter_5>.
The following registers are absorbed into counter <M_stateCounter_q>: 1 register on signal <M_stateCounter_q>.
Unit <stateCounter_5> synthesized (advanced).
WARNING:Xst:2677 - Node <raddr_0> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_1> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_2> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_3> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_4> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_5> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_6> of sequential type is unconnected in block <shape0base2_14>.
WARNING:Xst:2677 - Node <raddr_7> of sequential type is unconnected in block <shape0base2_14>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x51-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 13
 11-bit adder                                          : 2
 3-bit adder                                           : 1
 6-bit subtractor                                      : 3
 7-bit subtractor                                      : 5
 9-bit adder                                           : 2
# Counters                                             : 7
 11-bit up counter                                     : 3
 24-bit up counter                                     : 1
 9-bit up counter                                      : 3
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 12
 11-bit comparator lessequal                           : 4
 3-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 5
 51-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 101-bit shifter logical right                         : 1
 117-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <hvsync/vga_VS> of sequential type is unconnected in block <selector_draw_4>.
WARNING:Xst:2677 - Node <hvsync/vga_HS> of sequential type is unconnected in block <selector_draw_4>.
WARNING:Xst:2677 - Node <hvsync/inDisplayArea> of sequential type is unconnected in block <selector_draw_4>.
WARNING:Xst:2677 - Node <hvsync/vga_VS> of sequential type is unconnected in block <shape0draw_6>.
WARNING:Xst:2677 - Node <hvsync/vga_HS> of sequential type is unconnected in block <shape0draw_6>.
WARNING:Xst:2677 - Node <hvsync/inDisplayArea> of sequential type is unconnected in block <shape0draw_6>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tiles/FSM_0> on signal <M_selected_tile_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 11000 | 11000
 00001 | 00001
 10100 | 10100
 00101 | 00101
 00010 | 00010
 10101 | 10101
 00110 | 00110
 00011 | 00011
 10110 | 10110
 00111 | 00111
 00100 | 00100
 10111 | 10111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <tilesort_2> ...

Optimizing unit <selector_draw_4> ...

Optimizing unit <selector_base_13> ...

Optimizing unit <shape0draw_6> ...

Optimizing unit <shape0base2_14> ...
WARNING:Xst:1710 - FF/Latch <io_led_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <io_led_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <io_led_8> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/shape0/base/orient_reg_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/shape0/base/raddr_8> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tiles/counter/M_stateCounter_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_10> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_10> <tiles/shape0/hvsync/CounterX_10> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_0> <tiles/shape0/hvsync/CounterX_0> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_1> <tiles/shape0/hvsync/CounterX_1> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_2> <tiles/shape0/hvsync/CounterX_2> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_3> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_3> <tiles/shape0/hvsync/CounterX_3> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_4> <tiles/shape0/hvsync/CounterX_4> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_5> <tiles/shape0/hvsync/CounterX_5> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_6> <tiles/shape0/hvsync/CounterX_6> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_7> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_7> <tiles/shape0/hvsync/CounterX_7> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_8> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_8> <tiles/shape0/hvsync/CounterX_8> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_9> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_9> <tiles/shape0/hvsync/CounterX_9> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_0> <tiles/shape0/hvsync/CounterY_0> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_1> <tiles/shape0/hvsync/CounterY_1> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_2> <tiles/shape0/hvsync/CounterY_2> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_3> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_3> <tiles/shape0/hvsync/CounterY_3> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_4> <tiles/shape0/hvsync/CounterY_4> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_5> <tiles/shape0/hvsync/CounterY_5> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_6> <tiles/shape0/hvsync/CounterY_6> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_7> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_7> <tiles/shape0/hvsync/CounterY_7> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_8> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_8> <tiles/shape0/hvsync/CounterY_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.
FlipFlop syncgen/CounterX_0 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_1 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_2 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_3 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_4 has been replicated 1 time(s)
FlipFlop tiles/M_selected_tile_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop tiles/M_selected_tile_q_FSM_FFd2 has been replicated 3 time(s)
FlipFlop tiles/M_selected_tile_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop tiles/M_selected_tile_q_FSM_FFd4 has been replicated 3 time(s)
FlipFlop tiles/M_selected_tile_q_FSM_FFd5 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)                  | Load  |
---------------------------------------------------------------------------------------+----------------------------------------+-------+
clk                                                                                    | BUFGP                                  | 91    |
tiles/selector/base/_n0215<1>(tiles/selector/base/_n0215<1>1:O)                        | BUFG(*)(tiles/selector/base/outdata_32)| 25    |
tiles/shape0/BUS_0003_GND_66_o_AND_189_o2(tiles/shape0/BUS_0003_GND_66_o_AND_189_o24:O)| BUFG(*)(tiles/shape0/base/bitmap_0)    | 51    |
---------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.325ns (Maximum Frequency: 136.519MHz)
   Minimum input arrival time before clock: 6.332ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

=========================================================================
