{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648087382865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648087382866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 13:03:02 2022 " "Processing started: Thu Mar 24 13:03:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648087382866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087382866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087382866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648087383330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648087383330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/lab3_p1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_TB " "Found entity 1: lab3_p1_TB" {  } { { "Lab 3 Part 1 templates/lab3_p1_TB.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/lab3_p1_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/lab3_p1_instantiate.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_instantiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_instantiate " "Found entity 1: lab3_p1_instantiate" {  } { { "Lab 3 Part 1 templates/lab3_p1_instantiate.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/lab3_p1_instantiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/binary_to_7seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/binary_to_7seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg2 " "Found entity 1: binary_to_7Seg2" {  } { { "Lab 3 Part 1 templates/binary_to_7Seg2.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "Lab 3 Part 1 templates/binary_to_7Seg.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390358 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "binary binary_to_7Seg2.v(1) " "Verilog HDL error at binary_to_7Seg2.v(1): object \"binary\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab 3 Part 1 templates/binary_to_7Seg2.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg2.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1648087390361 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sevenSeg binary_to_7Seg2.v(1) " "Verilog HDL error at binary_to_7Seg2.v(1): object \"sevenSeg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab 3 Part 1 templates/binary_to_7Seg2.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg2.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1648087390361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648087390397 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 24 13:03:10 2022 " "Processing ended: Thu Mar 24 13:03:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648087390397 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648087390397 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648087390397 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390397 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648087382865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648087382866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 13:03:02 2022 " "Processing started: Thu Mar 24 13:03:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648087382866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087382866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087382866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648087383330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648087383330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/lab3_p1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_TB " "Found entity 1: lab3_p1_TB" {  } { { "Lab 3 Part 1 templates/lab3_p1_TB.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/lab3_p1_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/lab3_p1_instantiate.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_instantiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_instantiate " "Found entity 1: lab3_p1_instantiate" {  } { { "Lab 3 Part 1 templates/lab3_p1_instantiate.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/lab3_p1_instantiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/binary_to_7seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/binary_to_7seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg2 " "Found entity 1: binary_to_7Seg2" {  } { { "Lab 3 Part 1 templates/binary_to_7Seg2.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "Lab 3 Part 1 templates/binary_to_7Seg.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648087390358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390358 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "binary binary_to_7Seg2.v(1) " "Verilog HDL error at binary_to_7Seg2.v(1): object \"binary\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab 3 Part 1 templates/binary_to_7Seg2.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg2.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1648087390361 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sevenSeg binary_to_7Seg2.v(1) " "Verilog HDL error at binary_to_7Seg2.v(1): object \"sevenSeg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab 3 Part 1 templates/binary_to_7Seg2.v" "" { Text "C:/Users/rmuh5776/Downloads/ELEC2602/lab3/Lab 3 Part 1 templates/binary_to_7Seg2.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1648087390361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648087390397 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 24 13:03:10 2022 " "Processing ended: Thu Mar 24 13:03:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648087390397 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648087390397 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648087390397 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648087390397 ""}
