#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 14 08:49:04 2022
# Process ID: 16048
# Current directory: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15880 D:\WHUT\SocCompetition\ov5640x2_udp_ddr3_hdmi\ov5640x2_udp_ddr3_hdmi.xpr
# Log file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/vivado.log
# Journal file: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 754.223 ; gain = 133.078
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {42} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.MMCM_CLKOUT4_DIVIDE {8} CONFIG.NUM_OUT_CLKS {5} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {154.207} CONFIG.CLKOUT2_PHASE_ERROR {164.985} CONFIG.CLKOUT3_JITTER {240.354} CONFIG.CLKOUT3_PHASE_ERROR {164.985} CONFIG.CLKOUT4_JITTER {162.035} CONFIG.CLKOUT4_PHASE_ERROR {164.985} CONFIG.CLKOUT5_JITTER {154.207} CONFIG.CLKOUT5_PHASE_ERROR {164.985}] [get_ips pll]
generate_target all [get_files  D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 4 pll_synth_1
[Mon Feb 14 08:53:14 2022] Launched pll_synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name dvi_pll -dir d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dvi_pll} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {371.25} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {337.616} CONFIG.CLKOUT1_PHASE_ERROR {322.999} CONFIG.CLKOUT2_JITTER {258.703} CONFIG.CLKOUT2_PHASE_ERROR {322.999}] [get_ips dvi_pll]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dvi_pll' to 'dvi_pll' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi_pll'...
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'dvi_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dvi_pll'...
catch { config_ip_cache -export [get_ips -all dvi_pll] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci]
launch_runs -jobs 4 dvi_pll_synth_1
[Mon Feb 14 08:56:11 2022] Launched dvi_pll_synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/dvi_pll_synth_1/runme.log
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 14 08:59:34 2022] Launched synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/synth_1/runme.log
[Mon Feb 14 08:59:34 2022] Launched impl_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT4_DIVIDE {5} CONFIG.CLKOUT5_JITTER {142.107}] [get_ips pll]
generate_target all [get_files  D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 4 pll_synth_1
[Mon Feb 14 09:03:13 2022] Launched pll_synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 14 09:03:45 2022] Launched synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/synth_1/runme.log
[Mon Feb 14 09:03:45 2022] Launched impl_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241064839
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241064839
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
add_files -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/disp_parameter_cfg.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/disp_driver.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/div_encoder.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/encode.v D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v}
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name wr_ddr3_fifo -dir d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {wr_ddr3_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {64} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {6} CONFIG.Full_Threshold_Assert_Value {511} CONFIG.Full_Threshold_Negate_Value {510} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips wr_ddr3_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'wr_ddr3_fifo' to 'wr_ddr3_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_ddr3_fifo'...
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wr_ddr3_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wr_ddr3_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wr_ddr3_fifo'...
catch { config_ip_cache -export [get_ips -all wr_ddr3_fifo] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci]
launch_runs -jobs 4 wr_ddr3_fifo_synth_1
[Mon Feb 14 09:31:04 2022] Launched wr_ddr3_fifo_synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/wr_ddr3_fifo_synth_1/runme.log
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name rd_ddr3_fifo -dir d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rd_ddr3_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {512} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {6} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {61} CONFIG.Full_Threshold_Negate_Value {60} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips rd_ddr3_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rd_ddr3_fifo' to 'rd_ddr3_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rd_ddr3_fifo'...
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rd_ddr3_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rd_ddr3_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rd_ddr3_fifo'...
catch { config_ip_cache -export [get_ips -all rd_ddr3_fifo] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci]
launch_runs -jobs 4 rd_ddr3_fifo_synth_1
[Mon Feb 14 09:32:00 2022] Launched rd_ddr3_fifo_synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/rd_ddr3_fifo_synth_1/runme.log
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs -jobs 4 mig_7series_0_synth_1
[Mon Feb 14 09:34:34 2022] Launched mig_7series_0_synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/mig_7series_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files -ipstatic_source_dir D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MCU/Vivado/ModelSim/vivado_lib} {questa=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/questa} {riviera=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/fifo2mig_axi.v
update_compile_order -fileset sources_1
add_files -norecurse D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ddr3_ctrl_2port.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb 14 09:54:41 2022] Launched synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.dcp' for cell 'dvi_pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.dcp' for cell 'ddr3_ctrl_2port/rd_ddr3_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'ddr3_ctrl_2port/u_mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.dcp' for cell 'ddr3_ctrl_2port/wr_ddr3_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.dcp' for cell 'eth_tx_ctrl_inst/eth_tx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.dcp' for cell 'image_stitche_x/correct_set_pro.image1_buffer'
INFO: [Netlist 29-17] Analyzing 529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dvi_pll/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dvi_pll/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3220.305 ; gain = 570.504
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_board.xdc] for cell 'dvi_pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_board.xdc] for cell 'dvi_pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc] for cell 'dvi_pll/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc:57]
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc] for cell 'dvi_pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
Parsing XDC File [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/constrs_1/new/io.xdc]
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_clocks.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_clocks.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3265.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 109 instances

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 3276.738 ; gain = 827.594
set_property IOSTANDARD TMDS_33 [get_ports [list {hdmi1_dat_p[2]} {hdmi1_dat_p[1]} {hdmi1_dat_p[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {hdmi2_dat_p[2]} {hdmi2_dat_p[1]} {hdmi2_dat_p[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list hdmi1_clk_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi1_oe]]
set_property IOSTANDARD TMDS_33 [get_ports [list hdmi2_clk_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi2_oe]]
set_property package_pin "" [get_ports [list  hdmi1_clk_p]]
place_ports hdmi1_clk_p K4
place_ports {hdmi1_dat_p[0]} L3
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3284.316 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.dcp' for cell 'dvi_pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.dcp' for cell 'ddr3_ctrl_2port/rd_ddr3_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'ddr3_ctrl_2port/u_mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.dcp' for cell 'ddr3_ctrl_2port/wr_ddr3_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.dcp' for cell 'eth_tx_ctrl_inst/eth_tx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.dcp' for cell 'image_stitche_x/correct_set_pro.image1_buffer'
INFO: [Netlist 29-17] Analyzing 529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dvi_pll/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dvi_pll/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc:57]
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_board.xdc] for cell 'dvi_pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_board.xdc] for cell 'dvi_pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc] for cell 'dvi_pll/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc:57]
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc] for cell 'dvi_pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
Parsing XDC File [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/constrs_1/new/io.xdc]
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_clocks.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_clocks.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3377.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS: 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 109 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.320 ; gain = 93.004
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 14 10:00:10 2022] Launched synth_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/synth_1/runme.log
[Mon Feb 14 10:00:10 2022] Launched impl_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: ov5640_udp_ddr3_hdmi
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3554.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov5640_udp_ddr3_hdmi' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ov5640_udp_ddr3_hdmi.v:9]
	Parameter IMAGE_WIDTH bound to: 1280 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
	Parameter DST_MAC bound to: 48'b111110001110010000111011010111010110110101001111 
	Parameter SRC_MAC bound to: 48'b000000000000101000110101000000011111111011000000 
	Parameter DST_IP bound to: -1062731773 - type: integer 
	Parameter SRC_IP bound to: -1062731774 - type: integer 
	Parameter DST_PORT bound to: 16'b0001011111010110 
	Parameter SRC_PORT bound to: 16'b0001001110001000 
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'camera_init' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/camera_init.v:9]
	Parameter device_id bound to: 8'b01111000 
	Parameter addr_mode bound to: 1'b1 
	Parameter RGB bound to: 0 - type: integer 
	Parameter JPEG bound to: 1 - type: integer 
	Parameter IMAGE_TYPE bound to: 0 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
	Parameter IMAGE_FLIP bound to: 0 - type: integer 
	Parameter IMAGE_MIRROR bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ov5640_init_table_rgb' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ov5640_init_table_rgb.v:9]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
	Parameter IMAGE_FLIP bound to: 8'b01000000 
	Parameter IMAGE_MIRROR bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_init_table_rgb' (2#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ov5640_init_table_rgb.v:9]
INFO: [Synth 8-6157] synthesizing module 'iic_control' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_control.v:1]
	Parameter WR bound to: 6'b000001 
	Parameter STA bound to: 6'b000010 
	Parameter RD bound to: 6'b000100 
	Parameter STO bound to: 6'b001000 
	Parameter ACK bound to: 6'b010000 
	Parameter NACK bound to: 6'b100000 
	Parameter IDLE bound to: 7'b0000001 
	Parameter WR_REG bound to: 7'b0000010 
	Parameter WAIT_WR_DONE bound to: 7'b0000100 
	Parameter WR_REG_DONE bound to: 7'b0001000 
	Parameter RD_REG bound to: 7'b0010000 
	Parameter WAIT_RD_DONE bound to: 7'b0100000 
	Parameter RD_REG_DONE bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'iic_bit_shift' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_bit_shift.v:10]
	Parameter SYS_CLOCK bound to: 50000000 - type: integer 
	Parameter SCL_CLOCK bound to: 400000 - type: integer 
	Parameter SCL_CNT_M bound to: 30 - type: integer 
	Parameter WR bound to: 6'b000001 
	Parameter STA bound to: 6'b000010 
	Parameter RD bound to: 6'b000100 
	Parameter STO bound to: 6'b001000 
	Parameter ACK bound to: 6'b010000 
	Parameter NACK bound to: 6'b100000 
	Parameter IDLE bound to: 8'b00000001 
	Parameter GEN_STA bound to: 8'b00000010 
	Parameter WR_DATA bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00001000 
	Parameter CHECK_ACK bound to: 8'b00010000 
	Parameter GEN_ACK bound to: 8'b00100000 
	Parameter GEN_STO bound to: 8'b01000000 
INFO: [Synth 8-226] default block is never used [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_bit_shift.v:131]
INFO: [Synth 8-226] default block is never used [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_bit_shift.v:152]
WARNING: [Synth 8-5788] Register iic_sclk_reg in module iic_bit_shift is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_bit_shift.v:109]
INFO: [Synth 8-6155] done synthesizing module 'iic_bit_shift' (3#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_bit_shift.v:10]
WARNING: [Synth 8-5788] Register cnt_reg in module iic_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_control.v:70]
WARNING: [Synth 8-5788] Register rw_done_reg in module iic_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_control.v:72]
INFO: [Synth 8-6155] done synthesizing module 'iic_control' (4#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/iic_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'camera_init' (5#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/camera_init.v:9]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (6#1) [D:/MCU/Vivado/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'DVP_Capture' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/DVP_Capture.v:8]
INFO: [Synth 8-6155] done synthesizing module 'DVP_Capture' (7#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/DVP_Capture.v:8]
INFO: [Synth 8-6157] synthesizing module 'image_stitche_x' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/image_stitche_x.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IMAGE1_WIDTH_IN bound to: 640 - type: integer 
	Parameter IMAGE1_HEIGHT_IN bound to: 720 - type: integer 
	Parameter IMAGE2_WIDTH_IN bound to: 640 - type: integer 
	Parameter IMAGE2_HEIGHT_IN bound to: 720 - type: integer 
	Parameter IMAGE_WIDTH_OUT bound to: 1280 - type: integer 
	Parameter IMAGE_HEIGHT_OUT bound to: 720 - type: integer 
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_ARB bound to: 4'b0010 
	Parameter S_RD_IMG1 bound to: 4'b0100 
	Parameter S_RD_IMG2 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'image_buffer' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/image_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_buffer' (8#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/image_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_stitche_x' (9#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/image_stitche_x.v:13]
INFO: [Synth 8-6157] synthesizing module 'eth_tx_ctrl' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_tx_ctrl.v:8]
	Parameter PAYLOAD_DATA_BYTE bound to: 2 - type: integer 
	Parameter PAYLOAD_LENGTH bound to: 1281 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter TX_START bound to: 4'b0010 
	Parameter WAIT_DONE bound to: 4'b0100 
	Parameter DELAY bound to: 4'b1000 
	Parameter TX_DATA_BYTE bound to: 2560 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_tx_fifo' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/eth_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_tx_fifo' (10#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/eth_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_tx_ctrl' (11#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_tx_ctrl.v:8]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_tx_gmii' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_udp_tx_gmii.v:11]
	Parameter ETH_type bound to: 16'b0000100000000000 
	Parameter IP_ver bound to: 4'b0100 
	Parameter IP_hdr_len bound to: 4'b0101 
	Parameter IP_tos bound to: 8'b00000000 
	Parameter IP_id bound to: 16'b0000000000000000 
	Parameter IP_rsv bound to: 1'b0 
	Parameter IP_df bound to: 1'b0 
	Parameter IP_mf bound to: 1'b0 
	Parameter IP_frag_offset bound to: 13'b0000000000000 
	Parameter IP_ttl bound to: 8'b01000000 
	Parameter IP_protocol bound to: 8'b00010001 
	Parameter IDLE bound to: 8'b00000001 
	Parameter TX_PREAMBLE bound to: 8'b00000010 
	Parameter TX_ETH_HEADER bound to: 8'b00000100 
	Parameter TX_IP_HEADER bound to: 8'b00001000 
	Parameter TX_UDP_HEADER bound to: 8'b00010000 
	Parameter TX_DATA bound to: 8'b00100000 
	Parameter TX_FILL_DATA bound to: 8'b01000000 
	Parameter TX_CRC bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* IOB = "TRUE" *) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_udp_tx_gmii.v:27]
INFO: [Synth 8-5534] Detected attribute (* IOB = "TRUE" *) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_udp_tx_gmii.v:28]
INFO: [Synth 8-6157] synthesizing module 'ip_checksum' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ip_checksum.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ip_checksum' (12#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ip_checksum.v:18]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/crc32_d8.v:20]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (13#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/crc32_d8.v:20]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_tx_gmii' (14#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/eth_udp_tx_gmii.v:11]
INFO: [Synth 8-6157] synthesizing module 'dvi_pll' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/dvi_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dvi_pll' (15#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/dvi_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'disp_driver' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/disp_driver.v:3]
	Parameter hdat_begin bound to: 12'b000100000011 
	Parameter hdat_end bound to: 12'b011000000011 
	Parameter vdat_begin bound to: 12'b000000011000 
	Parameter vdat_end bound to: 12'b001011101000 
INFO: [Synth 8-6155] done synthesizing module 'disp_driver' (16#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/disp_driver.v:3]
INFO: [Synth 8-6157] synthesizing module 'div_encoder' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/div_encoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/encode.v:11]
	Parameter CTL0 bound to: 10'b1101010100 
	Parameter CTL1 bound to: 10'b0010101011 
	Parameter CTL2 bound to: 10'b0101010100 
	Parameter CTL3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (17#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/encode.v:11]
INFO: [Synth 8-6157] synthesizing module 'serdes_4b_10to1' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v:9]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (18#1) [D:/MCU/Vivado/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (19#1) [D:/MCU/Vivado/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6155] done synthesizing module 'serdes_4b_10to1' (20#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/serdes_4b_10to1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'div_encoder' (21#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/div_encoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'ddr3_ctrl_2port' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ddr3_ctrl_2port.v:9]
	Parameter WR_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter WR_DDR_ADDR_END bound to: 1843200 - type: integer 
	Parameter RD_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter RD_DDR_ADDR_END bound to: 1843200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wr_ddr3_fifo' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/wr_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wr_ddr3_fifo' (22#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/wr_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rd_ddr3_fifo' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/rd_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rd_ddr3_fifo' (23#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/rd_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo2mig_axi' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/fifo2mig_axi.v:1]
	Parameter WR_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter WR_DDR_ADDR_END bound to: 1843200 - type: integer 
	Parameter RD_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter RD_DDR_ADDR_END bound to: 1843200 - type: integer 
	Parameter AXI_ID bound to: 4'b0000 
	Parameter AXI_LEN bound to: 8'b00011111 
	Parameter S_IDLE bound to: 7'b0000001 
	Parameter S_ARB bound to: 7'b0000010 
	Parameter S_WR_ADDR bound to: 7'b0000100 
	Parameter S_WR_DATA bound to: 7'b0001000 
	Parameter S_WR_RESP bound to: 7'b0010000 
	Parameter S_RD_ADDR bound to: 7'b0100000 
	Parameter S_RD_RESP bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo2mig_axi' (24#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/fifo2mig_axi.v:1]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (25#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/.Xil/Vivado-16048-DESKTOP-GIRNF59/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 66 connections, but only 65 given [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ddr3_ctrl_2port.v:240]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_ctrl_2port' (26#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ddr3_ctrl_2port.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_udp_ddr3_hdmi' (27#1) [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/new/ov5640_udp_ddr3_hdmi.v:9]
WARNING: [Synth 8-3917] design ov5640_udp_ddr3_hdmi has port hdmi1_oe driven by constant 1
WARNING: [Synth 8-3917] design ov5640_udp_ddr3_hdmi has port hdmi2_oe driven by constant 1
WARNING: [Synth 8-3331] design fifo2mig_axi has unconnected port wr_fifo_empty
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.484 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3554.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.dcp' for cell 'dvi_pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.dcp' for cell 'image_stitche_x/correct_set_pro.image1_buffer'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.dcp' for cell 'eth_tx_ctrl_inst/eth_tx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.dcp' for cell 'ddr3_ctrl_2port/wr_ddr3_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.dcp' for cell 'ddr3_ctrl_2port/rd_ddr3_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'ddr3_ctrl_2port/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. dvi_pll/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dvi_pll/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/pll/pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_board.xdc] for cell 'dvi_pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll_board.xdc] for cell 'dvi_pll/inst'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc] for cell 'dvi_pll/inst'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc] for cell 'dvi_pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/dvi_pll/dvi_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:344]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:351]
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3664.523 ; gain = 0.000
Parsing XDC File [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/constrs_1/new/io.xdc]
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/image_buffer/image_buffer_clocks.xdc] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_clocks.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo_clocks.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0'
Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Finished Parsing XDC File [d:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo_clocks.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'rtl_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'rtl_1' [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_udp_ddr3_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_tx_ctrl_inst/eth_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image1_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'image_stitche_x_hdmi/correct_set_pro.image2_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/MCU/Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3664.523 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3664.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS: 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 109 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3664.523 ; gain = 110.039
83 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3664.523 ; gain = 110.332
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241064839
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241064839
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Feb 14 10:09:21 2022] Launched impl_1...
Run output will be captured here: D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241064839
set_property PROGRAM.FILE {D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/WHUT/SocCompetition/ov5640x2_udp_ddr3_hdmi/ov5640x2_udp_ddr3_hdmi.runs/impl_1/ov5640_udp_ddr3_hdmi.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 3664.523 ; gain = 0.000
endgroup
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 10:18:32 2022...
