Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Mon Oct  5 18:06:02 2020
| Host         : LAPTOP-D1KU5EN8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.025        0.000                      0                  120        0.237        0.000                      0                  120        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.025        0.000                      0                  120        0.237        0.000                      0                  120        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.766ns (20.510%)  route 2.969ns (79.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  FSM_onehot_M_state_q_reg[7]/Q
                         net (fo=5, routed)           1.412     7.137    FSM_onehot_M_state_q_reg_n_0_[7]
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     7.261 r  FSM_onehot_M_state_q[9]_i_2/O
                         net (fo=2, routed)           0.466     7.727    FSM_onehot_M_state_q[9]_i_2_n_0
    SLICE_X64Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.851 r  M_counter_q[0]_i_1/O
                         net (fo=29, routed)          1.090     8.942    M_counter_d
    SLICE_X64Y72         FDRE                                         r  M_counter_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  M_counter_q_reg[28]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.967    M_counter_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.994ns (27.011%)  route 2.686ns (72.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.553     8.886    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[5]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    FSM_onehot_M_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.994ns (27.011%)  route 2.686ns (72.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.553     8.886    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[6]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    FSM_onehot_M_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.994ns (27.011%)  route 2.686ns (72.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.553     8.886    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[7]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    FSM_onehot_M_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.994ns (27.011%)  route 2.686ns (72.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.553     8.886    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  FSM_onehot_M_state_q_reg[8]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.978    FSM_onehot_M_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.994ns (27.085%)  route 2.676ns (72.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.543     8.876    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  FSM_onehot_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.909    clk_IBUF_BUFG
    SLICE_X64Y62         FDSE                                         r  FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X64Y62         FDSE (Setup_fdse_C_CE)      -0.169    15.002    FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.994ns (27.085%)  route 2.676ns (72.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.543     8.876    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.909    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.002    FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.994ns (27.085%)  route 2.676ns (72.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.543     8.876    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.909    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.002    FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.994ns (27.085%)  route 2.676ns (72.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.543     8.876    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.909    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.002    FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.994ns (27.085%)  route 2.676ns (72.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.206    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=5, routed)           1.027     6.751    FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.148     6.899 r  FSM_onehot_M_state_q[9]_i_3/O
                         net (fo=1, routed)           1.106     8.005    FSM_onehot_M_state_q[9]_i_3_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.328     8.333 r  FSM_onehot_M_state_q[9]_i_1/O
                         net (fo=10, routed)          0.543     8.876    FSM_onehot_M_state_q[9]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.909    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[9]/C
                         clock pessimism              0.297    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X64Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.002    FSM_onehot_M_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.534    clk_IBUF_BUFG
    SLICE_X64Y62         FDSE                                         r  FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.164     1.698 r  FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=2, routed)           0.163     1.861    FSM_onehot_M_state_q_reg_n_0_[0]
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.049    clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.090     1.624    FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.534    reset_cond/CLK
    SLICE_X65Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.199     1.874    reset_cond/M_stage_d[1]
    SLICE_X65Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.049    reset_cond/CLK
    SLICE_X65Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X65Y62         FDSE (Hold_fdse_C_D)         0.066     1.600    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.531    clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.137     1.832    M_counter_q_reg_n_0_[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  M_counter_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.877    M_counter_q[8]_i_2_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.941 r  M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    M_counter_q_reg[8]_i_1_n_4
    SLICE_X64Y67         FDRE                                         r  M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     2.045    clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  M_counter_q_reg[11]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.134     1.665    M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  M_counter_q_reg[27]/Q
                         net (fo=1, routed)           0.137     1.828    M_counter_q_reg_n_0_[27]
    SLICE_X64Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  M_counter_q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.873    M_counter_q[24]_i_2_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    M_counter_q_reg[24]_i_1_n_4
    SLICE_X64Y71         FDRE                                         r  M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  M_counter_q_reg[27]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.134     1.661    M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.532    clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  M_counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  M_counter_q_reg[7]/Q
                         net (fo=1, routed)           0.137     1.833    M_counter_q_reg_n_0_[7]
    SLICE_X64Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  M_counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.878    M_counter_q[4]_i_2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.942 r  M_counter_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    M_counter_q_reg[4]_i_1_n_4
    SLICE_X64Y66         FDRE                                         r  M_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  M_counter_q_reg[7]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134     1.666    M_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.529    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  M_counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  M_counter_q_reg[19]/Q
                         net (fo=1, routed)           0.137     1.830    M_counter_q_reg_n_0_[19]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  M_counter_q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.875    M_counter_q[16]_i_2_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    M_counter_q_reg[16]_i_1_n_4
    SLICE_X64Y69         FDRE                                         r  M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     2.043    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  M_counter_q_reg[19]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.134     1.663    M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.137     1.829    M_counter_q_reg_n_0_[23]
    SLICE_X64Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  M_counter_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.874    M_counter_q[20]_i_2_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    M_counter_q_reg[20]_i_1_n_4
    SLICE_X64Y70         FDRE                                         r  M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     2.042    clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  M_counter_q_reg[23]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.134     1.662    M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.137     1.834    M_counter_q_reg_n_0_[3]
    SLICE_X64Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  M_counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     1.879    M_counter_q[0]_i_4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  M_counter_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.943    M_counter_q_reg[0]_i_2_n_4
    SLICE_X64Y65         FDRE                                         r  M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.047    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  M_counter_q_reg[3]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.134     1.667    M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.530    clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  M_counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  M_counter_q_reg[15]/Q
                         net (fo=1, routed)           0.137     1.831    M_counter_q_reg_n_0_[15]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  M_counter_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.876    M_counter_q[12]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    M_counter_q_reg[12]_i_1_n_4
    SLICE_X64Y68         FDRE                                         r  M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     2.044    clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  M_counter_q_reg[15]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.134     1.664    M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.534    reset_cond/CLK
    SLICE_X65Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.220     1.895    reset_cond/M_stage_d[3]
    SLICE_X65Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.047    reset_cond/CLK
    SLICE_X65Y65         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X65Y65         FDSE (Hold_fdse_C_D)         0.070     1.617    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   FSM_onehot_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   FSM_onehot_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   FSM_onehot_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   FSM_onehot_M_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   FSM_onehot_M_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   FSM_onehot_M_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   FSM_onehot_M_state_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   FSM_onehot_M_state_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   FSM_onehot_M_state_q_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   FSM_onehot_M_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   FSM_onehot_M_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   FSM_onehot_M_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   FSM_onehot_M_state_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   FSM_onehot_M_state_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   M_counter_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_counter_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_counter_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_counter_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   M_counter_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   M_counter_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   M_counter_q_reg[21]/C



