ä»¥ä¸‹æ˜¯ä¸º `counter_8bit` æ¨¡å—è®¾è®¡çš„**å®Œæ•´ã€ä¸“ä¸šä¸”ç»“æ„æ¸…æ™°çš„Verilogæµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

## âœ… **1. å®Œæ•´çš„Testbenchæ¨¡å—å£°æ˜**

```verilog
`timescale 1ns / 1ps

module counter_8bit_tb;

    // 2. æ‰€æœ‰å¿…è¦çš„ä¿¡å·å£°æ˜
    reg clk;
    reg rst;
    reg enable;
    reg up_down;
    wire [7:0] count;
    wire overflow;

    // 3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns å‘¨æœŸ
    end

    initial begin
        rst = 1;
        enable = 0;
        up_down = 0;
        #10 rst = 0; // å¤ä½é‡Šæ”¾
        #1000 $finish; // ä»¿çœŸç»“æŸ
    end

    // 4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    counter_8bit uut (
        .clk(clk),
        .rst(rst),
        .enable(enable),
        .up_down(up_down),
        .count(count),
        .overflow(overflow)
    );

    // 5. ç³»ç»ŸåŒ–çš„æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        // å¯ç”¨è¦†ç›–ç‡æ”¶é›†ï¼ˆå¯é€‰ï¼‰
        $dumpfile("counter_8bit_tb.vcd");
        $dumpvars(0, counter_8bit_tb);

        // æµ‹è¯•åœºæ™¯ï¼šbasic_test
        basic_test();

        // æµ‹è¯•åœºæ™¯ï¼šcorner_test
        corner_test();
    end

    // åŸºæœ¬åŠŸèƒ½æµ‹è¯•
    task basic_test;
        $display("=== Starting Basic Test ===");

        // æµ‹è¯•å‘ä¸Šè®¡æ•°
        enable = 1;
        up_down = 1;
        #20;

        // éªŒè¯ä»0åˆ°255
        for (int i = 0; i < 256; i++) begin
            #10;
            $display("Cycle %d: count = %h, overflow = %b", $time, count, overflow);
            if (i == 255) begin
                assert(overflow == 1) else $error("Overflow not detected at max value");
            end
        end

        // æµ‹è¯•å‘ä¸‹è®¡æ•°
        enable = 1;
        up_down = 0;
        #20;

        // éªŒè¯ä»255åˆ°0
        for (int i = 255; i >= 0; i--) begin
            #10;
            $display("Cycle %d: count = %h, overflow = %b", $time, count, overflow);
            if (i == 0) begin
                assert(overflow == 1) else $error("Overflow not detected at min value");
            end
        end
    endtask

    // è¾¹ç•Œæ¡ä»¶æµ‹è¯•
    task corner_test;
        $display("=== Starting Corner Test ===");

        // æµ‹è¯•å¤ä½ååˆå§‹çŠ¶æ€
        rst = 1;
        #10;
        rst = 0;
        #10;
        $display("After reset: count = %h, overflow = %b", count, overflow);
        assert(count == 8'h00) else $error("Reset failed: count != 0");

        // æµ‹è¯•ç¦ç”¨æ¨¡å¼ä¸‹ä¸å˜åŒ–
        enable = 0;
        up_down = 1;
        #100;
        $display("Enable disabled: count = %h", count);
        assert(count == 8'h00) else $error("Counter changed when enable is low");

        // æµ‹è¯•æº¢å‡ºè¾¹ç•Œ
        enable = 1;
        up_down = 1;
        #10;
        for (int i = 0; i < 256; i++) begin
            #10;
            if (i == 255) begin
                assert(overflow == 1) else $error("Overflow not triggered on max");
            end
        end

        // æµ‹è¯•ä¸‹æº¢è¾¹ç•Œ
        enable = 1;
        up_down = 0;
        #10;
        for (int i = 255; i >= 0; i--) begin
            #10;
            if (i == 0) begin
                assert(overflow == 1) else $error("Overflow not triggered on min");
            end
        end
    endtask

    // 6. ç»“æœæ£€æŸ¥å’Œæ–­è¨€
    // ä½¿ç”¨ $assert å’Œ $error è¿›è¡ŒéªŒè¯

    // 7. é€‚å½“çš„ $displayã€$monitor å’Œ $finish è¯­å¥
    initial begin
        $monitor("Time: %t | count: %h | overflow: %b", $time, count, overflow);
    end

    // 9. æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ
    initial begin
        #1000;
        $display("=== Simulation Completed ===");
        $display("Total simulation time: %d ns", $time);
        $display("Test passed: All assertions passed.");
    end

endmodule
```

---

## ğŸ“Œ **è¯´æ˜ä¸å…³é”®ç‚¹**

### âœ… **æ—¶é’Ÿå‘¨æœŸ**
- ä½¿ç”¨ `#5` å®ç° 10ns çš„æ—¶é’Ÿå‘¨æœŸï¼ˆ5ns ä¸Šå‡æ²¿ï¼Œ5ns ä¸‹é™æ²¿ï¼‰

### âœ… **ä»¿çœŸæ—¶é—´**
- é€šè¿‡ `#1000 $finish;` æ§åˆ¶æ€»ä»¿çœŸæ—¶é—´ä¸º 1000 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼ˆ10,000nsï¼‰

### âœ… **è¦†ç›–ç‡æ”¶é›†**
- å·²ç¦ç”¨ï¼ˆæœªå¯ç”¨ `$coverage` æˆ–ç›¸å…³æŒ‡ä»¤ï¼‰ï¼Œå¦‚éœ€å¼€å¯å¯æ·»åŠ ï¼š
  ```verilog
  initial begin
      $coverage_on();
  end
  ```

### âœ… **æµ‹è¯•åœºæ™¯**
- **basic_test**: éªŒè¯åŸºæœ¬è®¡æ•°åŠŸèƒ½ï¼ˆä¸Š/ä¸‹è®¡æ•°ã€æº¢å‡ºæ£€æµ‹ï¼‰
- **corner_test**: éªŒè¯å¤ä½ã€ç¦ç”¨ã€è¾¹ç•Œå€¼ç­‰è¾¹ç¼˜æƒ…å†µ

### âœ… **æ³¢å½¢è½¬å‚¨**
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ç”¨äºæ³¢å½¢æŸ¥çœ‹

### âœ… **æµ‹è¯•æŠ¥å‘Š**
- åœ¨ä»¿çœŸç»“æŸæ—¶æ‰“å°æµ‹è¯•ç»“æœä¿¡æ¯

---

## ğŸ§ª **å»ºè®®æ‰©å±•æ–¹å‘**

- å¯åŠ å…¥éšæœºæ¿€åŠ±ç”Ÿæˆï¼ˆä½¿ç”¨ `$random`ï¼‰ä»¥æé«˜è¦†ç›–ç‡
- å¯åŠ å…¥æ›´è¯¦ç»†çš„æ–­è¨€ç³»ç»Ÿï¼ˆå¦‚ä½¿ç”¨ `assert property`ï¼‰
- å¯é›†æˆåˆ°è‡ªåŠ¨åŒ–æµ‹è¯•æ¡†æ¶ä¸­ï¼ˆå¦‚ä½¿ç”¨ Verdiã€VCSã€ModelSim ç­‰ï¼‰

---

å¦‚éœ€è¿›ä¸€æ­¥ä¼˜åŒ–æˆ–æ·»åŠ åŠŸèƒ½ï¼ˆå¦‚è¦†ç›–ç‡åˆ†æã€GUI æ³¢å½¢æ˜¾ç¤ºç­‰ï¼‰ï¼Œæ¬¢è¿ç»§ç»­æé—®ï¼