

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sq_sum_loop'
================================================================
* Date:           Sun May 14 17:33:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  23.745 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    188|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|       0|    105|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|     166|    329|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_80s_80s_160_1_1_U24  |mul_80s_80s_160_1_1  |        0|  15|  0|  91|    0|
    |mux_32_80_1_1_U23        |mux_32_80_1_1        |        0|   0|  0|  14|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  15|  0| 105|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |add_ln75_fu_92_p2   |         +|   0|  0|   10|           2|           1|
    |p_Val2_s_fu_124_p2  |         +|   0|  0|  168|         161|         161|
    |icmp_ln75_fu_86_p2  |      icmp|   0|  0|    8|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|    2|           1|           2|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  188|         166|         166|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_2_fu_44                |   9|          2|    2|          4|
    |p_Result_s_fu_40         |   9|          2|  161|        322|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  165|        330|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_2_fu_44                |    2|   0|    2|          0|
    |p_Result_s_fu_40         |  161|   0|  161|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|r_in_V_0_01_reload  |   in|   80|     ap_none|            r_in_V_0_01_reload|        scalar|
|r_in_V_1_02_reload  |   in|   80|     ap_none|            r_in_V_1_02_reload|        scalar|
|r_in_V_2_03_reload  |   in|   80|     ap_none|            r_in_V_2_03_reload|        scalar|
|X_V_4_out           |  out|  161|      ap_vld|                     X_V_4_out|       pointer|
|X_V_4_out_ap_vld    |  out|    1|      ap_vld|                     X_V_4_out|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

