name: aimc_rram # Modelling A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91 to 195.7TOPS/W for Tiny AI Edge Devices

memories:
  cells:
    size: 8 # per "cell" 8 BIT (can be more) (for the fx*fy array)
    r_bw: 8
    w_bw: 8
    r_cost: 0 #nj # is together in the multiplication etc?
    w_cost: 0.095 # from normal register?
    area: 0.000010 # in mm^2 -> THIS ONE REPRESENTS THE CIM CELL SIZE
    r_port: 0
    w_port: 0
    rw_port: 1
    latency: 0
    operands: [I2] #weights
    ports:
      - fh: rw_port_1
        tl: rw_port_1
    served_dimensions: [] # Fully unrolled over all multipliers

  rf_1B:
    size: 8
    r_bw: 8
    w_bw: 8
    r_cost: 0.021 # why different? #same as tpu_like
    w_cost: 0.021 #same as tpu_like
    area: 0 # 0 means OFF-CHIP
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    operands: [I1]
    ports:
      - fh: w_port_1
        tl: r_port_1
    served_dimensions: [D1,D3]

  rf_2B:
    size: 16
    r_bw: 16
    w_bw: 16
    r_cost: 0.021 #same as tpu_like
    w_cost: 0.021 #same as tpu_like
    area: 0
    r_port: 2
    w_port: 2
    rw_port: 0
    latency: 1
    operands: [O]
    ports:
      - fh: w_port_1
        tl: r_port_1
        fl: w_port_2
        th: r_port_2
    served_dimensions: [D2,D3]

  sram_256KB:
    size: 262144
    r_bw: 512
    w_bw: 512
    r_cost: 416.16 #same as tpu_like
    w_cost: 378.4 #same as tpu_like
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    min_r_granularity: 64
    min_w_granularity: 64
    operands: [I1, O]
    ports:
      - fh: w_port_1
        tl: r_port_1
      - fh: w_port_1
        tl: r_port_1
        fl: w_port_1
        th: r_port_1
    served_dimensions: [D1, D2, D3]

  dram:
    size: 10000000000
    r_bw: 64
    w_bw: 64
    r_cost: 700 #same as tpu_like
    w_cost: 750 #same as tpu_like
    area: 0
    r_port: 0
    w_port: 0
    rw_port: 1
    latency: 1
    operands: [I1, I2, O]
    ports:
      - fh: rw_port_1
        tl: rw_port_1
      - fh: rw_port_1
        tl: rw_port_1
      - fh: rw_port_1
        tl: rw_port_1
        fl: rw_port_1
        th: rw_port_1
    served_dimensions: [D1, D2, D3]

operational_array:
  is_imc: True
  is_nvm: True
  imc_type: analog
  input_precision: [8, 8] # unit: bit
  bit_serial_precision: 2 # unit: bit
  adc_resolution: 14 # unit: bit, OUTPUT
  dimensions: [D1, D2, D3]
  sizes: [128, 512, 8] #1024x512 (1 bit per cell, and we see it as 8 bits per cell). This is per subarray, and thus 8 macros
