# Microprocessors Unit (MPU)

[TOC]



## Res
â†— [Embedded Hardwares (Processors)](../../../../../../Embedded%20&%20Internet%20of%20Things/ðŸšŸ%20Embedded%20Computer%20Systems/Embedded%20Hardwares%20(Processors)/Embedded%20Hardwares%20(Processors).md)
â†— [Systems on a Chip (SOCs)](../../../../../../Embedded%20&%20Internet%20of%20Things/ðŸšŸ%20Embedded%20Computer%20Systems/Embedded%20Hardwares%20(Processors)/Systems%20on%20a%20Chip%20(SOCs).md)



## Intro
> ðŸ’¡ The design of a microprocessor (or simple processor) heavily relies on the â†— [Instruction Set Architecture (ISA)](../../../Instruction%20Set%20Architecture%20(ISA)/Instruction%20Set%20Architecture%20(ISA).md) and â†— [Computer Microarchitectures (Computer Organization)](../../Computer%20Microarchitectures%20(Computer%20Organization).md).
> 
> This article gives an overview of some essentials of a microprocessor.
> 
> Though it varies on different computer architectures, the main microprocessor architectures are CPU (a general purpose processors unit), GPU, DSP, or the latest SoC (System on a Chip).
> 
> Other processors at â†— [Computer Processors](../Computer%20Processors.md)

### CPU
â†— [CPU (Central Processing Unit)](CPU%20(Central%20Processing%20Unit)/CPU%20(Central%20Processing%20Unit).md)
â†— [von Neumann Based Architectures /CPU](../../ðŸ§ðŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/Processors%20&%20CPU/Processors%20&%20CPU.md)


### GPU
#### TPU
> ðŸ”— https://www.kaggle.com/general/221800
> 
> - **Tensor Processing Unit abbreviation TPU** is a custom-built integrated circuit developed specifically for machine learning and tailored for TensorFlow, Google's open-source machine learning framework. TPUâ€™s have been powering Google data centers since 2015, however Google still uses CPUs and GPUs for other types of machine learning.  
> - TPU can handleÂ **upto 128000 operations**Â per cycle  
> - A co-processor designed to accelerate deep learning tasks develop using TensorFlow (a programming framework); Compilers have not been developed for TPU which could be used for general purpose programming; hence, it requires significant effort to do general programming on TPU
> 
> https://iq.opengenus.org/cpu-vs-gpu-vs-tpu/
> https://www.quora.com/What-is-the-difference-between-GPUs-CPUs-and-TPUs


### DSP
AÂ **digital signal processor**Â (**DSP**) is a specializedÂ microprocessorÂ chip, with its architecture optimized for the operational needs ofÂ [digital signal processing](https://en.wikipedia.org/wiki/Digital_signal_processing "Digital signal processing").

DSPs areÂ fabricatedÂ onÂ [MOS integrated circuit](https://en.wikipedia.org/wiki/Integrated_circuit "Integrated circuit")Â chips.

DSPs are widely used inÂ [audio signal processing](https://en.wikipedia.org/wiki/Audio_signal_processing "Audio signal processing"),Â [telecommunications](https://en.wikipedia.org/wiki/Telecommunications "Telecommunications"),Â [digital image processing](https://en.wikipedia.org/wiki/Digital_image_processing "Digital image processing"),Â [radar](https://en.wikipedia.org/wiki/Radar "Radar"),Â [sonar](https://en.wikipedia.org/wiki/Sonar "Sonar")andÂ [speech recognition](https://en.wikipedia.org/wiki/Speech_recognition "Speech recognition")Â systems, and in commonÂ [consumer electronic](https://en.wikipedia.org/wiki/Consumer_electronic "Consumer electronic")Â devices such asÂ [mobile phones](https://en.wikipedia.org/wiki/Mobile_phones "Mobile phones"),Â [disk drives](https://en.wikipedia.org/wiki/Disk_drives "Disk drives")Â andÂ [high-definition television](https://en.wikipedia.org/wiki/High-definition_television "High-definition television")Â (HDTV) products.



## Evolution of Microprocessor
#TODO 

```notion-like-tables
table-id-UsDPYe
```
<small>In March 2021, MIPS announced that the development of the MIPS architecture had ended as the company is making the transition to RISC-V</small>

> ðŸ”— [Comparision of ISAs](https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures)

â†— [Development History of ISA](../../../Instruction%20Set%20Architecture%20(ISA)/ðŸ“Œ%20ISA%20Basics/Development%20History%20of%20ISA.md)
â†— [Instruction Set Architecture (ISA)](../../../Instruction%20Set%20Architecture%20(ISA)/Instruction%20Set%20Architecture%20(ISA).md)



## Ref
[List of Intel CPU microarchitectures]: https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures#Miscellaneous
[List of AMD CPU microarchitectures]: https://en.wikipedia.org/wiki/List_of_AMD_CPU_microarchitectures
[RISC-V]: https://en.wikipedia.org/wiki/RISC-V
[MIPS architecture]: https://en.wikipedia.org/wiki/MIPS_architecture#MIPS_V
[ARM architecture family]: https://en.wikipedia.org/wiki/ARM_architecture_family#64/32-bit_architecture
[x86 architecture family]: https://en.wikipedia.org/wiki/X86
[Instruction Set Architecture]: https://en.wikipedia.org/wiki/Instruction_set_architecture#Classification_of_ISAs
[CISC and RISC architectures]: https://en.wikipedia.org/wiki/Instruction_set_architecture#Classification_of_ISAs
[Modified Harcard Architecture]: https://en.wikipedia.org/wiki/Modified_Harvard_architecture
