% Encoding: UTF-8

@PhdThesis{Akram2017,
  author = {Akram, Ayaz},
  title  = {{A Study on the Impact of Instruction Set Architectures on Processor’s Performance}},
  school = {Western Michigan University},
  year   = {2017},
  month  = {08},
}

@InProceedings{HeuiLee2001,
  author    = {{Heui Lee} and P. {Beckett} and B. {Appelbe}},
  booktitle = {Proceedings 6th Australasian Computer Systems Architecture Conference. ACSAC 2001},
  title     = {{High-performance extendable instruction set computing}},
  year      = {2001},
  pages     = {89-94},
  doi       = {10.1109/ACAC.2001.903365},
}

@Conference{Perotti2020,
  author    = {Matteo Perotti and Pasquale Davide Schiavone and Giuseppe Tagliavini and Davide Rossi and Tariq Kurd and Mark Hill and Liu Yingying and Luca Benini},
  booktitle = {Workshop on Computer Architecture Research with RISC-V. CARRV 2020},
  title     = {{HW/SW Approaches for RISC-V Code Size Reduction}},
  year      = {2020},
}

@Manual{Shore2015,
  title        = {ARMv8-A Architecture Overview},
  author       = {Shore, Chris},
  month        = sep,
  organization = {ARM Limited},
  year         = {2015},
}

@Manual{Arm2005,
  title        = {ARM Architecture Reference Manual Thumb-2 Supplement},
  author       = {ARM},
  month        = dec,
  year         = {2005},
}

@Misc{Patterson2019,
  author       = {David Patterson and Jeremy Bennett and Palmer Dabbelt and Cesare Garlati and Ofer Shinaar},
  url          = {https://riscv.org//wp-content/uploads/2019/12/12.10-12.50a-Code-Size-of-RISC-V-versus-ARM-using-the-Embench%E2%84%A2-0.5-Benchmark-Suite-What-is-the-Cost-of-ISA-Simplicity.pdf},
  title        = {{Initial Evaluation of Multiple RISC ISAs using the Embench™ Benchmark Suite}},
  month        = dec,
  year         = {2019},
  note		   = {accessed on 2020-10-24}
}

@article{Patterson1980,
  author = {Patterson, David A. and Ditzel, David R.},
  title = {{The Case for the Reduced Instruction Set Computer}},
  year = {1980},
  issue_date = {October 1980},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {8},
  number = {6},
  issn = {0163-5964},
  url = {https://doi.org/10.1145/641914.641917},
  doi = {10.1145/641914.641917},
  journal = {SIGARCH Comput. Archit. News},
  month = oct,
  pages = {25–33},
  numpages = {9}
}

@TechReport{Asanovic2014,
  author = {Krste Asanović and David A. Patterson},
  title  = {{Instruction Sets Should Be Free: The Case For RISC-V}},
  institution = {University of California, Berkeley}, 
  year   = {2014},
  number = {UCB/EECS-2014-146},
  file   = {:../PDFs/2014 Instruction Sets Should Be Free The Case For RISC-V.pdf:PDF},
}

@InProceedings{Xu2003,
  author    = {X. H. {Xu} and S. R. {Jones} and C. T. {Clarke}},
  booktitle = {Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)},
  title     = {{ARM/THUMB code compression for embedded systems}},
  year      = {2003},
  pages     = {32-35},
  doi       = {10.1109/ICM.2003.238300},
}

@Manual{Arm2020,
  title        = {{Arm® Architecture Reference Manual. Armv8, for Armv8-A architecture profile}},
  edition      = {{Issue F.c}},
  month        = jul,
  organization = {ARM},
  year         = {2020},
}

@Misc{Tang2011,
  author  =      {Greg Tang and Ian Wildgoose Brown},
  title   =      {{Intel and the x86 Architecture: A Legal Perspective}},
  howpublished = {{Harvard Journal of Law \& Technology Digest}},
  year         = {2011},
  url          = {https://jolt.law.harvard.edu/digest/intel-and-the-x86-architecture-a-legal-perspective},
  note         = {accessed on 2020-11-02}
}

@INPROCEEDINGS{Blem2013,
  author={E. {Blem} and J. {Menon} and K. {Sankaralingam}},
  booktitle={{2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)}}, 
  title={{Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures}}, 
  year={2013},
  volume={},
  number={},
  pages={1-12},
  doi={10.1109/HPCA.2013.6522302}}

@PhdThesis{Waterman2016,
  author = {Andrew Shell Waterman},
  school = {University of California, Berkeley},
  title  = {{Design of the RISC-V Instruction Set Architecture}},
  year   = {2016},
  file   = {:../PDFs/2016 Design of the RISC-V ISA.pdf:PDF},
}

@TechReport{Ryzhyk2006,
  author = {Leonid Ryzhyk},
  title  = {{The ARM Architecture}},
  year   = {2006},
  file   = {:../PDFs/2006 The ARM Architecture.pdf:PDF},
}

@manual{Arm2015,
  title        = {ARM® Cortex®-A53 MPCore Processor Cryptography Extension},
  author       = {ARM},
  edition      = {F},
  year         = {2015},
  month        = {12},
  day          = {16}
}


@Book{Furber2000,
  author = {Steve Furber},
  title  = {{ARM System-on-Chip Architecture}},
  year   = {2000},
  number = {a},
  file   = {:../PDFs/2000 ARM System-on-Chip Architecture (2nd Edition) by Steve Furber.pdf:PDF},
}

@Misc{Greenwaves2020,
  author = {{Greenwaves Technologies}},
  title  = {{Arm® Mbed™ OS Porting Manual for GAP8 }},
  url    = {https://greenwaves-technologies.com/manuals/BUILD/MBED-OS/html/index.html},
  note	 = {accessed on 2020-10-28}
}

@Misc{Aws2020,
  author = {{Amazon Web Services}},
  title  = {{Using FreeRTOS on RISC-V Microcontrollers}},
  url    = {https://www.freertos.org/Using-FreeRTOS-on-RISC-V.html},
  note	 = {accessed on 2020-10-28}
}

@Misc{Microsoft2020,
  author = {Microsoft},
  title  = {{Windows 10 on ARM}},
  year   = {2020},
  url    = {https://docs.microsoft.com/en-us/windows/uwp/porting/apps-on-arm},
}
@INPROCEEDINGS{50years,
  author={D. {Patterson}},
  booktitle={2018 IEEE International Solid - State Circuits Conference - (ISSCC)}, 
  title={{50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set}}, 
  year={2018},
  volume={},
  number={},
  pages={27-31},
  doi={10.1109/ISSCC.2018.8310168}
}

@Book{hennessy2012computer,
  author    = {Hennessy, John},
  publisher = {Morgan Kaufmann},
  title     = {{Computer architecture : a quantitative approach}},
  year      = {2012},
  address   = {Waltham, MA},
  isbn      = {9780123838728},
  file      = {:C\:/GIT/OTH/WIS-2020-2021-RISCV-ARMv8-CMP/PDFs/Computer Architecture A Quantitative Approach (5th edition).pdf:PDF},
}

@Book{drechsler2020enhanced,
  author    = {Vladimir Herdt, Daniel Große, Rolf Drechsler},
  publisher = {SPRINGER NATURE},
  title     = {{Enhanced virtual prototyping featuring risc-v case studies}},
  year      = {2020},
  address   = {S.l},
  isbn      = {9783030548285},
  file      = {:C\:/GIT/OTH/WIS-2020-2021-RISCV-ARMv8-CMP/PDFs/Herdt2021_Chapter_AnOpen-SourceRISC-VEvaluationP.pdf:PDF},
}

@Article{WisconsinMadison2016,
  author  = {Mark D. HillUniversity of Wisconsin-Madison; Dave Christie; David Patterson; Joshua J. Yi; Derek Chiou; Resit Sendag},
  journal = {IEEE Micro},
  title   = {{Proprietary versus Open Instruction Sets}},
  year    = {2016},
  issn    = {1937-4143},
  file    = {:C\:/GIT/OTH/WIS-2020-2021-RISCV-ARMv8-CMP/PDFs/Proprietary versus open instruction sets.pdf:PDF},
}

@Article{IEEE2018,
  author  = {Staces Higginbotham},
  journal = {IEEE Spectrum},
  title   = {{The Rise of RISC}},
  year    = {2018},
  issn    = {1939-9340},
  file    = {:C\:/GIT/OTH/WIS-2020-2021-RISCV-ARMv8-CMP/PDFs/TheRiseOfRisc.pdf:PDF},
}

@Misc{Dirvin2019,
  author    = {Rhonda Dirvin},
  month     = {April},
  title     = {The Arm Ecosystem: More than Just an Ecosystem, it’s Oxygen for SoC Design Teams},
  year      = {2019},
  url       = {https://www.arm.com/company/news/2019/04/the-arm-ecosystem-more-than-just-an-ecosystem},
  note      = {accessed on 2020-10-25}
}

@Misc{Bandic2019,
  author       = {Zvonimir Bandic},
  howpublished = {IEEE Computing Society},
  month        = {March},
  year         = {2019},
  url          = {http://www.hsafoundation.com/the-inherent-freedom-of-heterogeneous-systems/},
  note      = {accessed on 2020-10-25}
}


@Misc{ARMLC,
  author    = {ARM},
  title     = {{{How licensing works}}},
  url       = {https://www.arm.com/why-arm/how-licensing-works},
  note      = {accessed on 2020-11-09} 
}

@Misc{Demerjian2013,
  author    = {Charlie Demerjian},
  month     = aug,
  title     = {{{A long look at how ARM licenses chips}}},
  year      = {2013},
  url       = {https://semiaccurate.com/2013/08/07/a-long-look-at-how-arm-licenses-chips/},
  note      = {accessed on 2020-11-09} 
}

@Misc{Demerjian2013a,
  author    = {Charlie Demerjian},
  month     = aug,
  title     = {{{How ARM licenses it’s IP for production}}},
  year      = {2013},
  url       = {https://semiaccurate.com/2013/08/08/how-arm-licenses-its-ip-for-production/},
  note      = {accessed on 2020-11-09} 
}

@Misc{Apple2020,
  author    = {{Apple Inc.}},
  month     = nov,
  title     = {{Small chip. Giant leap.}},
  year      = {2020},
  url       = {https://www.apple.com/mac/m1/},
  note      = {accessed on 2020-11-12} 
}

@Manual{Waterman2017,
  title   = {{The RISC-V Instruction Set Manual Volume I: User-Level ISA}},
  author  = {{Waterman et al.}},
  edition = {{2.2}},
  month   = may,
  year    = {2017},
}

@Manual{Waterman2017a,
  title  = {{The RISC-V Instruction Set Manual Volume II: Privileged Architecture}},
  author = {{Waterman et al.}},
  month  = may,
  year   = {2017},
}

@Misc{CC,
  author    = {{Creative Commons}},
  title     = {{Attribution 4.0 International}},
  url       = {https://creativecommons.org/licenses/by/4.0/},
  note      = {accessed on 2020-11-15} 
}

@Misc{RVIAbout,
  author    = {{RISC-V International}},
  title     = {{About RISC-V}},
  url       = {https://riscv.org/about/},
  note      = {accessed on 2020-11-15} 
}

@Misc{RVIAss,
  author    = {{RISC-V International}},
  title     = {{RISC-V International Association}},
  year      = {2020},
  url       = {https://riscv.org/wp-content/uploads/2020/03/RISC-V-International-Regulations-03-11-2020.pdf},
  note      = {accessed on 2020-11-15} 
}

@Misc{RVIMem,
  author    = {{RISC-V International}},
  title     = {Membership},
  url       = {https://riscv.org/membership/},
  note      = {accessed on 2020-11-15} 
}

@Misc{RVIArt,
  author    = {{RISC-V International}},
  month     = jan,
  title     = {{Articles of association of RISC-V International Association}},
  year      = {2020},
  url       = {https://riscv.org/wp-content/uploads/2020/04/Certified-copy-of-articles-of-RISC-V-International-Association.pdf},
  note      = {accessed on 2020-11-15} 
}

@INPROCEEDINGS {George1990,
  author = {A. George},
  booktitle = {Proceedings The Twenty-Second Southeastern Symposium on System Theory},
  title = {{An overview of RISC vs. CISC}},
  year = {1990},
  volume = {},
  issn = {0094-2898},
  pages = {436,437,438},
  keywords = {reduced instruction set computing;registers;microprocessors;computer aided instruction;process design;optimizing compilers;instruction sets;delay;pipelines;educational institutions},
  doi = {10.1109/SSST.1990.138185},
  url = {https://doi.ieeecomputersociety.org/10.1109/SSST.1990.138185},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
  month = {mar}
}

@Misc{Berkeley2019,
  author = {Nicholas Weaver},
  title  = {{Introduction to Assembly Language and RISC-V Instruction Set Architecture}},
  year   = {2019},
  publisher = {UC Berkeley},
  url = {https://inst.eecs.berkeley.edu/~cs61c/sp19/lectures/lec05.pdf},
  note = {accessed on 2020-11-20}
}

@TechReport{LauranneChoquin2020,
  author      = {Lauranne Choquin, Fred Piry},
  institution = {ARM Ltd.},
  title       = {{ARM Custom Instructions: Enabling Innovation and Freater Flexibility on ARM}},
  year        = {2020},
}

@Misc{,
  author       = {Kevin McDermott},
  howpublished = {imperas software ltd},
  title        = {{Methodology for Implementation of Custom Instructions in RISC-V Architecture}},
  year         = {2019},
  url          = {https://riscv.org/wp-content/uploads/2019/02/Imperas-EW-2019-Custom-Instructions-booth-slides-KM.pdf},
}

@Misc{Ho,
  author = {Steven Ho},
  title  = {{RISC-V Instruction Formats}},
  url    = {https://inst.eecs.berkeley.edu/~cs61c/resources/su18_lec/Lecture7.pdf},
}

@Misc{Imperas,
  author    = {Imperas Software},
  title     = {OVP Documentation},
  timestamp = {2020-11-30},
  url       = {https://www.ovpworld.org/documentation},
}

@TechReport{Limited2019,
  author = {Imperas Software Limited},
  title  = {Imperas RISCV Custom Instruction Flow Application Note},
  year   = {2019},
  url    = {https://www.ovpworld.org/documents/Imperas_RISCV_Custom_Instruction_Flow_Application_Note.pdf},
}

@Comment{jabref-meta: databaseType:bibtex;}
