# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../DebugUnit.srcs/sources_1/new" \
"TopLevel_tb_time_synth.v" \
"../../../../../DebugUnit.srcs/sources_1/new/Macros.v" \
"../../../../../DebugUnit.srcs/sim_1/new/TopLevel_tb.v" \

# Do not sort compile order
nosort
