<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › cirrus.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>cirrus.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/video/clgenfb.h - Cirrus Logic chipset constants</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 1999 Jeff Garzik &lt;jgarzik@pobox.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Original clgenfb author:  Frank Neumann</span>
<span class="cm"> *</span>
<span class="cm"> * Based on retz3fb.c and clgen.c:</span>
<span class="cm"> *      Copyright (C) 1997 Jes Sorensen</span>
<span class="cm"> *      Copyright (C) 1996 Frank Neumann</span>
<span class="cm"> *</span>
<span class="cm"> ***************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Format this code with GNU indent &#39;-kr -i8 -pcs&#39; options.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CLGENFB_H__</span>
<span class="cp">#define __CLGENFB_H__</span>

<span class="cm">/* OLD COMMENT: definitions for Piccolo/SD64 VGA controller chip   */</span>
<span class="cm">/* OLD COMMENT: these definitions might most of the time also work */</span>
<span class="cm">/* OLD COMMENT: for other CL-GD542x/543x based boards..            */</span>

<span class="cm">/*** External/General Registers ***/</span>
<span class="cp">#define CL_POS102	0x102  	</span><span class="cm">/* POS102 register */</span><span class="cp"></span>
<span class="cp">#define CL_VSSM		0x46e8 	</span><span class="cm">/* Adapter Sleep */</span><span class="cp"></span>
<span class="cp">#define CL_VSSM2	0x3c3	</span><span class="cm">/* Motherboard Sleep */</span><span class="cp"></span>

<span class="cm">/*** VGA Sequencer Registers ***/</span>
<span class="cm">/* the following are from the &quot;extension registers&quot; group */</span>
<span class="cp">#define CL_SEQR6	0x6	</span><span class="cm">/* Unlock ALL Extensions */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR7	0x7	</span><span class="cm">/* Extended Sequencer Mode */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR8	0x8	</span><span class="cm">/* EEPROM Control */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR9	0x9	</span><span class="cm">/* Scratch Pad 0 (do not access!) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQRA	0xa	</span><span class="cm">/* Scratch Pad 1 (do not access!) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQRB	0xb	</span><span class="cm">/* VCLK0 Numerator */</span><span class="cp"></span>
<span class="cp">#define CL_SEQRC	0xc	</span><span class="cm">/* VCLK1 Numerator */</span><span class="cp"></span>
<span class="cp">#define CL_SEQRD	0xd	</span><span class="cm">/* VCLK2 Numerator */</span><span class="cp"></span>
<span class="cp">#define CL_SEQRE	0xe	</span><span class="cm">/* VCLK3 Numerator */</span><span class="cp"></span>
<span class="cp">#define CL_SEQRF	0xf	</span><span class="cm">/* DRAM Control */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR10	0x10	</span><span class="cm">/* Graphics Cursor X Position */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR11	0x11	</span><span class="cm">/* Graphics Cursor Y Position */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR12	0x12	</span><span class="cm">/* Graphics Cursor Attributes */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR13	0x13	</span><span class="cm">/* Graphics Cursor Pattern Address Offset */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR14	0x14	</span><span class="cm">/* Scratch Pad 2 (CL-GD5426/&#39;28 Only) (do not access!) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR15	0x15	</span><span class="cm">/* Scratch Pad 3 (CL-GD5426/&#39;28 Only) (do not access!) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR16	0x16	</span><span class="cm">/* Performance Tuning (CL-GD5424/&#39;26/&#39;28 Only) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR17	0x17	</span><span class="cm">/* Configuration ReadBack and Extended Control (CL-GF5428 Only) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR18	0x18	</span><span class="cm">/* Signature Generator Control (Not CL-GD5420) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR19	0x19	</span><span class="cm">/* Signature Generator Result Low Byte (Not CL-GD5420) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR1A	0x1a	</span><span class="cm">/* Signature Generator Result High Byte (Not CL-GD5420) */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR1B	0x1b	</span><span class="cm">/* VCLK0 Denominator and Post-Scalar Value */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR1C	0x1c	</span><span class="cm">/* VCLK1 Denominator and Post-Scalar Value */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR1D	0x1d	</span><span class="cm">/* VCLK2 Denominator and Post-Scalar Value */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR1E	0x1e	</span><span class="cm">/* VCLK3 Denominator and Post-Scalar Value */</span><span class="cp"></span>
<span class="cp">#define CL_SEQR1F	0x1f	</span><span class="cm">/* BIOS ROM write enable and MCLK Select */</span><span class="cp"></span>

<span class="cm">/*** CRT Controller Registers ***/</span>
<span class="cp">#define CL_CRT22	0x22	</span><span class="cm">/* Graphics Data Latches ReadBack */</span><span class="cp"></span>
<span class="cp">#define CL_CRT24	0x24	</span><span class="cm">/* Attribute Controller Toggle ReadBack */</span><span class="cp"></span>
<span class="cp">#define CL_CRT26	0x26	</span><span class="cm">/* Attribute Controller Index ReadBack */</span><span class="cp"></span>
<span class="cm">/* the following are from the &quot;extension registers&quot; group */</span>
<span class="cp">#define CL_CRT19	0x19	</span><span class="cm">/* Interlace End */</span><span class="cp"></span>
<span class="cp">#define CL_CRT1A	0x1a	</span><span class="cm">/* Interlace Control */</span><span class="cp"></span>
<span class="cp">#define CL_CRT1B	0x1b	</span><span class="cm">/* Extended Display Controls */</span><span class="cp"></span>
<span class="cp">#define CL_CRT1C	0x1c	</span><span class="cm">/* Sync adjust and genlock register */</span><span class="cp"></span>
<span class="cp">#define CL_CRT1D	0x1d	</span><span class="cm">/* Overlay Extended Control register */</span><span class="cp"></span>
<span class="cp">#define CL_CRT1E	0x1e	</span><span class="cm">/* Another overflow register */</span><span class="cp"></span>
<span class="cp">#define CL_CRT25	0x25	</span><span class="cm">/* Part Status Register */</span><span class="cp"></span>
<span class="cp">#define CL_CRT27	0x27	</span><span class="cm">/* ID Register */</span><span class="cp"></span>
<span class="cp">#define CL_CRT51	0x51	</span><span class="cm">/* P4 disable &quot;flicker fixer&quot; */</span><span class="cp"></span>

<span class="cm">/*** Graphics Controller Registers ***/</span>
<span class="cm">/* the following are from the &quot;extension registers&quot; group */</span>
<span class="cp">#define CL_GR9		0x9	</span><span class="cm">/* Offset Register 0 */</span><span class="cp"></span>
<span class="cp">#define CL_GRA		0xa	</span><span class="cm">/* Offset Register 1 */</span><span class="cp"></span>
<span class="cp">#define CL_GRB		0xb	</span><span class="cm">/* Graphics Controller Mode Extensions */</span><span class="cp"></span>
<span class="cp">#define CL_GRC		0xc	</span><span class="cm">/* Color Key (CL-GD5424/&#39;26/&#39;28 Only) */</span><span class="cp"></span>
<span class="cp">#define CL_GRD		0xd	</span><span class="cm">/* Color Key Mask (CL-GD5424/&#39;26/&#39;28 Only) */</span><span class="cp"></span>
<span class="cp">#define CL_GRE		0xe	</span><span class="cm">/* Miscellaneous Control (Cl-GD5428 Only) */</span><span class="cp"></span>
<span class="cp">#define CL_GRF		0xf	</span><span class="cm">/* Display Compression Control register */</span><span class="cp"></span>
<span class="cp">#define CL_GR10		0x10	</span><span class="cm">/* 16-bit Pixel BG Color High Byte (Not CL-GD5420) */</span><span class="cp"></span>
<span class="cp">#define CL_GR11		0x11	</span><span class="cm">/* 16-bit Pixel FG Color High Byte (Not CL-GD5420) */</span><span class="cp"></span>
<span class="cp">#define CL_GR12		0x12	</span><span class="cm">/* Background Color Byte 2 Register */</span><span class="cp"></span>
<span class="cp">#define CL_GR13		0x13	</span><span class="cm">/* Foreground Color Byte 2 Register */</span><span class="cp"></span>
<span class="cp">#define CL_GR14		0x14	</span><span class="cm">/* Background Color Byte 3 Register */</span><span class="cp"></span>
<span class="cp">#define CL_GR15		0x15	</span><span class="cm">/* Foreground Color Byte 3 Register */</span><span class="cp"></span>
<span class="cm">/* the following are CL-GD5426/&#39;28 specific blitter registers */</span>
<span class="cp">#define CL_GR20		0x20	</span><span class="cm">/* BLT Width Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR21		0x21	</span><span class="cm">/* BLT Width High */</span><span class="cp"></span>
<span class="cp">#define CL_GR22		0x22	</span><span class="cm">/* BLT Height Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR23		0x23	</span><span class="cm">/* BLT Height High */</span><span class="cp"></span>
<span class="cp">#define CL_GR24		0x24	</span><span class="cm">/* BLT Destination Pitch Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR25		0x25	</span><span class="cm">/* BLT Destination Pitch High */</span><span class="cp"></span>
<span class="cp">#define CL_GR26		0x26	</span><span class="cm">/* BLT Source Pitch Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR27		0x27	</span><span class="cm">/* BLT Source Pitch High */</span><span class="cp"></span>
<span class="cp">#define CL_GR28		0x28	</span><span class="cm">/* BLT Destination Start Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR29		0x29	</span><span class="cm">/* BLT Destination Start Mid */</span><span class="cp"></span>
<span class="cp">#define CL_GR2A		0x2a	</span><span class="cm">/* BLT Destination Start High */</span><span class="cp"></span>
<span class="cp">#define CL_GR2C		0x2c	</span><span class="cm">/* BLT Source Start Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR2D		0x2d	</span><span class="cm">/* BLT Source Start Mid */</span><span class="cp"></span>
<span class="cp">#define CL_GR2E		0x2e	</span><span class="cm">/* BLT Source Start High */</span><span class="cp"></span>
<span class="cp">#define CL_GR2F		0x2f	</span><span class="cm">/* Picasso IV Blitter compat mode..? */</span><span class="cp"></span>
<span class="cp">#define CL_GR30		0x30	</span><span class="cm">/* BLT Mode */</span><span class="cp"></span>
<span class="cp">#define CL_GR31		0x31	</span><span class="cm">/* BLT Start/Status */</span><span class="cp"></span>
<span class="cp">#define CL_GR32		0x32	</span><span class="cm">/* BLT Raster Operation */</span><span class="cp"></span>
<span class="cp">#define CL_GR33		0x33	</span><span class="cm">/* another P4 &quot;compat&quot; register.. */</span><span class="cp"></span>
<span class="cp">#define CL_GR34		0x34	</span><span class="cm">/* Transparent Color Select Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR35		0x35	</span><span class="cm">/* Transparent Color Select High */</span><span class="cp"></span>
<span class="cp">#define CL_GR38		0x38	</span><span class="cm">/* Source Transparent Color Mask Low */</span><span class="cp"></span>
<span class="cp">#define CL_GR39		0x39	</span><span class="cm">/* Source Transparent Color Mask High */</span><span class="cp"></span>

<span class="cm">/*** Attribute Controller Registers ***/</span>
<span class="cp">#define CL_AR33		0x33	</span><span class="cm">/* The &quot;real&quot; Pixel Panning register (?) */</span><span class="cp"></span>
<span class="cp">#define CL_AR34		0x34	</span><span class="cm">/* TEST */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __CLGENFB_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
