# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:29 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:58:29 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:29 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:58:29 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:29 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:58:29 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:29 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 13:58:29 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:29 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 13:58:30 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:30 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 13:58:31 on Nov 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:31 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 13:58:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:31 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 13:58:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:31 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:58:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:31 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:58:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:31 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:58:31 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:57 on Nov 27,2023
# vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 13:58:57 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_peripherals
# vsim work.testbench_peripherals 
# Start time: 13:59:30 on Nov 27,2023
# Loading sv_std.std
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
do {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/simulation/CodigodePrueba.do}
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-2J8D9HT  ProcessID: 13232
#           Attempting to use alternate WLF file "./wlft56c1bs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft56c1bs
run
run
add wave -position 9  sim:/testbench_peripherals/dut/arm/HU/FlushE
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
restart
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
run
run -all
# ** Note: $stop    : U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv(24)
#    Time: 20010 ps  Iteration: 0  Instance: /testbench_peripherals
# Break in Module testbench_peripherals at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv line 24
add wave -position 21  sim:/testbench_peripherals/dut/arm/c/Flags
restart
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vlog -sv -work work {+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard} {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:16 on Nov 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:42:16 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.regfileCF
run
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:29:59 on Nov 27,2023, Elapsed time: 1:30:29
# Errors: 0, Warnings: 0
