Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: bad_ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bad_ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bad_ALU"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : bad_ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\HP\Desktop\lab6_files\lab6_files\bad_ALU.v" into library work
Parsing module <bad_ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bad_ALU>.
WARNING:HDLCompiler:1127 - "C:\Users\HP\Desktop\lab6_files\lab6_files\bad_ALU.v" Line 35: Assignment to ss3 ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "C:\Users\HP\Desktop\lab6_files\lab6_files\bad_ALU.v" Line 57: Signal <diff> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\HP\Desktop\lab6_files\lab6_files\bad_ALU.v" Line 72: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bad_ALU>.
    Related source file is "C:\Users\HP\Desktop\lab6_files\lab6_files\bad_ALU.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_20_OUT> created at line 65.
    Found 32-bit adder for signal <a[31]_b[31]_add_18_OUT> created at line 64.
WARNING:Xst:737 - Found 1-bit latch for signal <slt<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <diff<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Latch(s).
	inferred   3 Multiplexer(s).
Unit <bad_ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <slt_31> (without init value) has a constant value of 0 in block <bad_ALU>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <slt_31> (without init value) has a constant value of 0 in block <bad_ALU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <bad_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bad_ALU, actual ratio is 7.

Final Macro Processing ...

Processing Unit <bad_ALU> :
	Found 2-bit shift register for signal <slt_0>.
Unit <bad_ALU> processed.

=========================================================================
Final Register Report

Macro Statistics
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bad_ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 266
#      GND                         : 1
#      LUT2                        : 64
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 31
#      LUT6                        : 41
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 1
#      FDE                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# IO Buffers                       : 101
#      IBUF                        : 68
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of   4800     0%  
 Number of Slice LUTs:                  139  out of   2400     5%  
    Number used as Logic:               138  out of   2400     5%  
    Number used as Memory:                1  out of   1200     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    139
   Number with an unused Flip Flop:     138  out of    139    99%  
   Number with an unused LUT:             0  out of    139     0%  
   Number of fully used LUT-FF pairs:     1  out of    139     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    102    99%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
aluop[3]_PWR_1_o_equal_13_o(aluop[3]_PWR_1_o_equal_13_o1:O)| NONE(*)(Mshreg_slt_0)  | 2     |
-----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.415ns (Maximum Frequency: 706.714MHz)
   Minimum input arrival time before clock: 3.166ns
   Maximum output required time after clock: 6.661ns
   Maximum combinational path delay: 11.457ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aluop[3]_PWR_1_o_equal_13_o'
  Clock period: 1.415ns (frequency: 706.714MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.415ns (Levels of Logic = 0)
  Source:            Mshreg_slt_0 (FF)
  Destination:       slt_0 (FF)
  Source Clock:      aluop[3]_PWR_1_o_equal_13_o rising
  Destination Clock: aluop[3]_PWR_1_o_equal_13_o rising

  Data Path: Mshreg_slt_0 to slt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.313   0.000  Mshreg_slt_0 (Mshreg_slt_0)
     FDE:D                     0.102          slt_0
    ----------------------------------------
    Total                      1.415ns (1.415ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aluop[3]_PWR_1_o_equal_13_o'
  Total number of paths / destination ports: 95 / 1
-------------------------------------------------------------------------
Offset:              3.166ns (Levels of Logic = 34)
  Source:            a<0> (PAD)
  Destination:       Mshreg_slt_0 (FF)
  Destination Clock: aluop[3]_PWR_1_o_equal_13_o rising

  Data Path: a<0> to Mshreg_slt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.819  a_0_IBUF (a_0_IBUF)
     LUT2:I0->O            1   0.203   0.000  Msub_a[31]_b[31]_sub_20_OUT_lut<0> (Msub_a[31]_b[31]_sub_20_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<0> (Msub_a[31]_b[31]_sub_20_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<1> (Msub_a[31]_b[31]_sub_20_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<2> (Msub_a[31]_b[31]_sub_20_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<3> (Msub_a[31]_b[31]_sub_20_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<4> (Msub_a[31]_b[31]_sub_20_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<5> (Msub_a[31]_b[31]_sub_20_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<6> (Msub_a[31]_b[31]_sub_20_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<7> (Msub_a[31]_b[31]_sub_20_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<8> (Msub_a[31]_b[31]_sub_20_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<9> (Msub_a[31]_b[31]_sub_20_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<10> (Msub_a[31]_b[31]_sub_20_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<11> (Msub_a[31]_b[31]_sub_20_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<12> (Msub_a[31]_b[31]_sub_20_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<13> (Msub_a[31]_b[31]_sub_20_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<14> (Msub_a[31]_b[31]_sub_20_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<15> (Msub_a[31]_b[31]_sub_20_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<16> (Msub_a[31]_b[31]_sub_20_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<17> (Msub_a[31]_b[31]_sub_20_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<18> (Msub_a[31]_b[31]_sub_20_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<19> (Msub_a[31]_b[31]_sub_20_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<20> (Msub_a[31]_b[31]_sub_20_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<21> (Msub_a[31]_b[31]_sub_20_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<22> (Msub_a[31]_b[31]_sub_20_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<23> (Msub_a[31]_b[31]_sub_20_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<24> (Msub_a[31]_b[31]_sub_20_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<25> (Msub_a[31]_b[31]_sub_20_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<26> (Msub_a[31]_b[31]_sub_20_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<27> (Msub_a[31]_b[31]_sub_20_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<28> (Msub_a[31]_b[31]_sub_20_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<29> (Msub_a[31]_b[31]_sub_20_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Msub_a[31]_b[31]_sub_20_OUT_cy<30> (Msub_a[31]_b[31]_sub_20_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.000  Msub_a[31]_b[31]_sub_20_OUT_xor<31> (a[31]_b[31]_sub_20_OUT<31>)
     SRLC16E:D                -0.060          Mshreg_slt_0
    ----------------------------------------
    Total                      3.166ns (2.347ns logic, 0.819ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aluop[3]_PWR_1_o_equal_13_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.661ns (Levels of Logic = 4)
  Source:            slt_0 (FF)
  Destination:       zero (PAD)
  Source Clock:      aluop[3]_PWR_1_o_equal_13_o rising

  Data Path: slt_0 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.924  slt_0 (slt_0)
     LUT6:I1->O            1   0.203   0.684  result<31>1 (result<31>1)
     LUT6:I4->O            2   0.203   0.845  result<31>3 (result_0_OBUF)
     LUT6:I3->O            1   0.205   0.579  alu_val[31]_GND_1_o_equal_27_o<31>8 (zero_OBUF)
     OBUF:I->O                 2.571          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.661ns (3.629ns logic, 3.032ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6854 / 33
-------------------------------------------------------------------------
Delay:               11.457ns (Levels of Logic = 7)
  Source:            aluop<3> (PAD)
  Destination:       zero (PAD)

  Data Path: aluop<3> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.563  aluop_3_IBUF (aluop_3_IBUF)
     LUT3:I0->O           32   0.205   1.636  result<0>111 (result<0>11)
     LUT5:I0->O            2   0.203   0.981  result<29>2 (result_2_OBUF)
     LUT6:I0->O            1   0.203   0.944  alu_val[31]_GND_1_o_equal_27_o<31>1 (alu_val[31]_GND_1_o_equal_27_o<31>)
     LUT6:I0->O            1   0.203   0.944  alu_val[31]_GND_1_o_equal_27_o<31>2 (alu_val[31]_GND_1_o_equal_27_o<31>1)
     LUT6:I0->O            1   0.203   0.579  alu_val[31]_GND_1_o_equal_27_o<31>8 (zero_OBUF)
     OBUF:I->O                 2.571          zero_OBUF (zero)
    ----------------------------------------
    Total                     11.457ns (4.810ns logic, 6.647ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aluop[3]_PWR_1_o_equal_13_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
aluop[3]_PWR_1_o_equal_13_o|    1.415|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.90 secs
 
--> 

Total memory usage is 4486052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

