[['embodiments', 'provide', 'integrated circuit (IC)'], ['integrated circuit (IC)', 'include', 'defect-tolerant neural network']]
[['neural network', 'include', 'redundant neurons'], ['redundant neurons', 'located_in', 'some embodiments']]
[['IC', 'include', 'neural network'], ['defective neuron', 'detected_through', 'test procedure'], ['defective neuron', 'replaced_by', 'redundant neuron'], ['redundant neuron', 'assigned', 'operation of the defective neuron']]
[['routing fabric', 'can be', 'reconfigured'], ['routing fabric', 're-routes', 'signals'], ['signals', 're-routes', 'discarded, defective neuron']]
[['reconfigured routing fabric', 'not provide', 'signal'], ['reconfigured routing fabric', 'not provide', 'signal'], ['reconfigured routing fabric', 'not provide', 'discarded, defective neuron'], ['reconfigured routing fabric', 'not provide', 'discarded, defective neuron'], ['reconfigured routing fabric', 'provide', 'signals'], ['reconfigured routing fabric', 're-routes', 'signals'], ['reconfigured routing fabric', 'provide', 'redundant neuron'], ['reconfigured routing fabric', 're-routes', 'redundant neuron'], ['redundant neuron', 'located_in', 'neural network']]
[['embodiments', 'implement', 'neural network'], ['embodiments', 're-purpose', 'individual neurons'], ['individual neurons', 'implement', 'neurons of multiple stages'], ['IC', 'discard', 'defective neuron'], ['IC', 'remove', 'defective neuron'], ['defective neuron', 'removed_from', 'pool of neurons'], ['IC', 'configure', 'pool of neurons'], ['pool of neurons', 'configure', 'operation(s) of neurons']]
[['IC', 're-routes', 'defective neuron'], ['IC', 're-routes', 'redundant neuron'], ['IC', 'provide', 'machine-trained parameters'], ['IC', 'provide', 'input signals'], ['input signals', 'include', 'previous stage neuron outputs'], ['IC', 're-routes', 'redundant neuron'], ['IC', 'store', 'outputs of redundant neuron'], ['IC', 'store_instead_of', 'outputs of defective neuron']]
[['semiconductor structures', 'used_for', 'wafer flatness control'], ['methods', 'used_for', 'forming semiconductor structures'], ['methods', 'used_for', 'using semiconductor structures']]
[['model', 'indicative_of', 'flatness difference'], ['flatness difference', 'indicative_of', 'wafer'], ['flatness difference', 'located_in', 'first direction'], ['flatness difference', 'between', 'second direction']]
[['flatness difference', 'associated_with', 'fabrication stages'], ['fabrication stages', 'associated_with', 'semiconductor devices'], ['semiconductor devices', 'located_in', 'front side of the wafer']]
[['compensation pattern', 'used_for', 'reducing the flatness difference'], ['reducing the flatness difference', 'used_for', 'model']]
[['compensation structure', 'formed_on', 'backside'], ['backside', 'opposite_to', 'front side'], ['compensation structure', 'formed_on', 'compensation pattern'], ['compensation structure', 'used_for', 'reduce flatness difference'], ['compensation structure', 'formed_at', 'fabrication stages']]
[['Systems', 'used_for', 'producing an integrated circuit package'], ['methods', 'used_for', 'producing an integrated circuit package'], ['integrated circuit package', 'example_of', 'SOIC package'], ['SOIC package', 'have', 'reduced lead delamination'], ['SOIC package', 'have', 'eliminated lead delamination'], ['lead delamination', 'caused_by', 'epoxy outgassing'], ['epoxy outgassing', 'caused_by', 'die attach process'], ['integrated circuit die', 'attached_to', 'lead frame'], ['integrated circuit die', 'attached_to', 'epoxy']]
[['epoxy outgassing', 'reduced_by', 'heating'], ['heating', 'associated_with', 'die attach process']]
[['heating device', 'provided_at', 'die attach unit']]
[['Heating', 'cause', 'additional cross-linking'], ['additional cross-linking', 'occur_in', 'epoxy reaction'], ['additional cross-linking', 'reduced_by', 'outgassing'], ['outgassing', 'occur_in', 'epoxy'], ['outgassing', 'reduced_by', 'subsequent lead delamination'], ['outgassing', 'eliminate', 'subsequent lead delamination']]
[['heating device', 'associated_with', 'die attach site'], ['heating device', 'used_for', 'heat epoxy'], ['epoxy', 'heated_to', 'temperature of 55° C.±5° C.'], ['heating device', 'associated_with', 'die attach process']]
[['semiconductor structure', 'used_for', 'manufacturing'], ['semiconductor structure', 'used_for', 'semiconductor package device']]
[['semiconductor structure', 'include', 'carrier'], ['semiconductor structure', 'include', 'dielectric layer']]
[['carrier', 'have', 'first surface'], ['carrier', 'have', 'second surface'], ['second surface', 'opposite_to', 'first surface']]
[['carrier', 'include', 'inner core layer'], ['carrier', 'include', 'exterior clad layer'], ['inner core layer', 'covered_by', 'exterior clad layer']]
[['dielectric layer', 'formed_on', 'first surface'], ['first surface', 'formed_on', 'carrier']]
[['carrier', 'supports', 'dielectric layer']]
[['Conformal hermetic dielectric films', 'suitable_for', 'dielectric diffusion barriers'], ['Conformal hermetic dielectric films', 'located_over', '3D topography']]
[['dielectric diffusion barrier', 'includes', 'dielectric layer'], ['dielectric layer', 'example_of', 'metal oxide'], ['dielectric layer', 'deposited_by', 'atomic layer deposition (ALD) techniques'], ['atomic layer deposition (ALD) techniques', 'achieve', 'conformality'], ['atomic layer deposition (ALD) techniques', 'achieve', 'density'], ['conformality', 'greater_than', 'conventional silicon dioxide-based film'], ['density', 'greater_than', 'conventional silicon dioxide-based film'], ['conventional silicon dioxide-based film', 'deposited_by', 'PECVD process'], ['dielectric diffusion barrier', 'used_for', 'thinner contiguous hermetic diffusion barrier']]
[['diffusion barrier', 'include', 'multi-layered film'], ['multi-layered film', 'include', 'high-k dielectric layer'], ['multi-layered film', 'include', 'low-k dielectric layer'], ['multi-layered film', 'include', 'intermediate-k dielectric layer'], ['multi-layered film', 'used_for', 'reduce dielectric constant']]
[['silicate', 'form', 'high-k dielectric layer'], ['silicate', 'reduced_by', 'k-value of the diffusion barrier'], ['silicate', 'adjust', 'silicon content'], ['silicate', 'maintain', 'high film conformality'], ['silicate', 'maintain', 'density']]
[['package structure', 'includes', 'first redistribution layer'], ['package structure', 'includes', 'molding material'], ['package structure', 'includes', 'semiconductor device'], ['package structure', 'includes', 'inductor']]
[['molding material', 'located_in', 'first redistribution layer']]
[['semiconductor device', 'molded_in', 'molding material']]
[['inductor', 'attached_to', 'molding material'], ['inductor', 'associated_with', 'semiconductor device']]
[['power semiconductor device', 'have', 'pin element'], ['pin element', 'molded_in', 'housing opening'], ['elastic sealing device', 'arranged_between', 'housing opening wall'], ['housing opening wall', 'arranged_between', 'housing opening'], ['housing opening wall', 'encircle', 'pin element']]
[['pin element', 'runs_through', 'sleeve'], ['pin element', 'runs_through', 'sealing device opening'], ['sealing device opening', 'runs_through', 'sealing element']]
[['sealing device', 'not_connected_to', 'sleeve'], ['sealing device', 'not_connected_to', 'housing opening wall'], ['sealing device', 'not_connected_to', 'pin element'], ['sealing device', 'seals_off', 'housing opening wall'], ['sealing device', 'seals_off', 'sleeve'], ['sealing device', 'seals_off', 'pin element']]
[['crosslinked potting compound', 'deposited_by', 'sealing device']]
[['crosslinked potting compound', 'connected_to', 'sleeve'], ['crosslinked potting compound', 'connected_to', 'housing opening wall'], ['crosslinked potting compound', 'connected_to', 'pin element'], ['potting compound', 'seals_off', 'housing opening wall'], ['potting compound', 'seals_off', 'sleeve'], ['potting compound', 'seals_off', 'pin element']]
[['case (6)', 'surrounds', 'semiconductor chip (5)']]
[['case electrode (7)', 'attached_to', 'upper face'], ['upper face', 'attached_to', 'case (6)']]
[['wire (8)', 'connected_to', 'semiconductor chip (5)'], ['wire (8)', 'connected_to', 'case electrode (7)']]
[['first holding portion (10)', 'supports', 'case electrode (7)'], ['case electrode (7)', 'provided_at', 'upper face of the case (6)'], ['wire (8)', 'attached_to', 'case electrode (7)']]
[['second holding portion (11)', 'presses down', 'case electrode (7)'], ['case electrode (7)', 'provided_at', 'upper face of the case (6)'], ['upper face of the case (6)', 'located_in', 'joint portion']]
[['recess', 'formed_on', 'upper face'], ['upper face', 'formed_on', 'case']]
[['case electrode (7)', 'adjust', 'fit into the recess (12)']]
[['second holding portion', 'located_in', 'recess']]
[['Packaged semiconductor components', 'have', 'substantially rigid support member']]
[['packages', 'include', 'semiconductor die'], ['packages', 'include', 'support member'], ['support member', 'proximate_to', 'semiconductor die']]
[['support member', 'have', 'substantially rigid']]
[['packages', 'include', 'adhesive'], ['adhesive', 'connected_to', 'support member'], ['adhesive', 'connected_to', 'semiconductor die'], ['adhesive', 'connected_to', 'support member'], ['adhesive', 'connected_to', 'semiconductor die']]
[['packages', 'include', 'substrate'], ['substrate', 'supports', 'semiconductor die'], ['support member', 'attached_to', 'semiconductor die']]
[['semiconductor package', 'includes', 'lead frame'], ['semiconductor package', 'includes', 'die'], ['semiconductor package', 'includes', 'discrete electrical component'], ['semiconductor package', 'includes', 'electrical connections']]
[['lead frame', 'includes', 'leads'], ['lead frame', 'includes', 'die pad']]
[['leads', 'include', 'engraved regions'], ['engraved regions', 'have', 'recesses'], ['die pad', 'include', 'engraved region'], ['die pad', 'include', 'multiple engraved regions']]
[['engraved region', 'surrounds', 'conductive adhesive'], ['engraved region', 'surrounds', 'conductive adhesive'], ['conductive adhesive', 'flow_over', 'edges of the engraved leads'], ['conductive adhesive', 'flow_over', 'die pad']]
[['boundary', 'confines', 'conductive adhesive'], ['conductive adhesive', 'confines', 'engraved lead'], ['conductive adhesive', 'located_on', 'engraved die pad'], ['conductive adhesive', 'placed_on', 'engraved regions']]
[['lead frame', 'have', 'engraved regions'], ['engraved regions', 'confines', 'flow of the conductive adhesive'], ['engraved regions', 'confines', 'wettability of the conductive adhesive'], ['conductive adhesive', 'confined_to', 'appropriate areas'], ['appropriate areas', 'located_in', 'engraved lead'], ['appropriate areas', 'located_in', 'engraved die pad'], ['conductive adhesive', 'confines', 'cross-talk'], ['conductive adhesive', 'confines', 'short circuiting'], ['cross-talk', 'occur_in', 'semiconductor package'], ['short circuiting', 'occur_in', 'semiconductor package']]
[['leadframe package', 'include', 'surface mounted semiconductor die'], ['surface mounted semiconductor die', 'coupled_to', 'leads'], ['leads', 'coupled_to', 'leadframe package'], ['surface mounted semiconductor die', 'connected_to', 'wire bonding']]
[['leads', 'coupled_to', 'outside the package'], ['leads', 'coupled_to', 'couple to another structure'], ['another structure', 'indicative_of', 'printed circuit board (PCB)']]
[['exposed portions', 'include', 'outer segments'], ['leads', 'include', 'plating or coating layer'], ['plating or coating layer', 'enhance', 'solder wettability'], ['solder wettability', 'associated_with', 'leads'], ['solder wettability', 'associated_with', 'PCB'], ['solder wettability', 'associated_with', 'solder bonding']]
[['enclosed portions', 'include', 'inner segments'], ['leads', 'include', 'enclosed portions'], ['inner segments', 'do_not_include', 'plating layer'], ['plating layer', 'part_of', 'outer segment'], ['inner segments', 'include', 'different surface material'], ['inner segments', 'include', 'surface finish']]
[['electronic apparatus', 'include', 'circuit board']]
[['electronic apparatus', 'includes', 'control device'], ['control device', 'coupled_to', 'circuit board'], ['electronic apparatus', 'includes', 'ball pad array']]
[['ball pad array', 'includes', 'plurality of power ball pads'], ['ball pad array', 'includes', 'plurality of ground ball pads'], ['plurality of power ball pads', 'located_in', 'same pad arrangement region'], ['plurality of ground ball pads', 'arranged_in', 'same pad arrangement region']]
[['power ball pads', 'arranged_in', 'alternate manner'], ['ground ball pads', 'arranged_in', 'alternate manner']]
[['circuit board', 'includes', 'solder pad array'], ['solder pad array', 'corresponds_to', 'ball pad array'], ['ball pad array', 'includes', 'control device'], ['solder pad array', 'associated_with', 'control device']]
[['power device', 'includes', 'semiconductor chip'], ['semiconductor chip', 'located_on', 'substrate'], ['power device', 'includes', 'patterned lead']]
[['patterned lead', 'includes', 'raised portion'], ['raised portion', 'arranged_between', 'main portion'], ['raised portion', 'arranged_between', 'end portion']]
[['raised portion', 'located_over', 'semiconductor chip'], ['raised portion', 'have', 'larger height'], ['larger height', 'compared_to', 'main portion'], ['larger height', 'compared_to', 'end portion']]
[['bonding pad', 'part_of', 'unspecified entity']]
[['end portion', 'include', 'raised portion'], ['end portion', 'include', 'bonded portion'], ['end portion', 'include', 'connecting portion']]
[['bonded portion', 'located_over', 'bonding pad'], ['raised portion', 'located_over', 'bonding pad'], ['raised portion', 'located_over', 'bonded portion'], ['raised portion', 'located_over', 'connecting portion']]
[['end portion', 'include', 'plurality of similarly raised portions']]
[['multi-row wiring member', 'include', 'wiring members'], ['wiring members', 'arrayed_in', 'matrix'], ['multi-row wiring member', 'includes', 'resin layer'], ['multi-row wiring member', 'includes', 'first plating layer'], ['first plating layer', 'forming', 'internal terminals'], ['multi-row wiring member', 'includes', 'plating layer'], ['plating layer', 'forming', 'wiring portions'], ['multi-row wiring member', 'includes', 'second plating layer'], ['second plating layer', 'forming', 'external terminals']]
[['first plating layer', 'formed_in', 'resin layer'], ['lower faces', 'formed_on', 'bottom surface of the resin layer']]
[['plating layer', 'form', 'wiring portions'], ['plating layer', 'located_on', 'first plating layer'], ['plating layer', 'located_in', 'resin layer']]
[['second plating layer', 'formed_in', 'resin layer'], ['second plating layer', 'located_in', 'partial areas'], ['partial areas', 'located_in', 'areas of the plating layer'], ['areas of the plating layer', 'form', 'wiring portions'], ['upper faces', 'formed_on', 'top-surface side of the resin layer']]
[['metal frame', 'formed_at', 'margin'], ['margin', 'formed_on', 'aggregate'], ['aggregate', 'formed_on', 'individual wiring members'], ['individual wiring members', 'arrayed_in', 'matrix'], ['metal frame', 'located_on', 'bottom-surface side of the resin layer']]
[['lead frame', 'used_for', 'assembling smart card'], ['lead frame', 'formed_with', 'substrate'], ['substrate', 'have', 'first major surface'], ['substrate', 'have', 'second major surface']]
[['die receiving area', 'formed_in', 'first major surface of the substrate'], ['die receiving area', 'surrounded_by', 'conductive vias']]
[['conductive coating', 'formed_on', 'second major surface of the substrate'], ['conductive coating', 'arrayed_in', 'electrical contact pads'], ['electrical contact pads', 'located_over', 'conductive vias']]
[['conductive trace', 'formed_on', 'first major surface'], ['first major surface', 'part_of', 'substrate']]
[['conductive trace', 'extends_between', 'adjacent vias'], ['conductive trace', 'surrounds', 'adjacent conductive vias'], ['gap', 'located_in', 'portion of the trace'], ['portion of the trace', 'surrounds', 'vias']]
[['electrical connection', 'between', 'integrated circuit chip'], ['electrical connection', 'between', 'conductive via'], ['electrical connection', 'extends_between', 'gap']]
[['gap', 'seals_off', 'electrical connection'], ['electrical connection', 'contact', 'conductive trace']]
[['input/output (I/O) circuit', 'includes', 'I/O cell'], ['I/O cell', 'have', 'first size'], ['high current circuit', 'coupled_to', 'I/O cell']]
[['high current circuit', 'has', 'second size'], ['second size', 'compared_to', 'first size']]
[['connection bus', 'coupled_to', 'high current circuit']]
[['connection bus', 'have', 'second size'], ['connection bus', 'located_in', 'I/O circuit'], ['high current circuit', 'located_in', 'I/O circuit']]
[['bump', 'coupled_to', 'connection bus'], ['bond pad', 'coupled_to', 'connection bus']]
[['stacked via structure', 'include', 'first dielectric layer'], ['stacked via structure', 'include', 'first conductive via'], ['stacked via structure', 'include', 'first redistribution wiring'], ['stacked via structure', 'include', 'second dielectric layer'], ['stacked via structure', 'include', 'second conductive via']]
[['first dielectric layer', 'includes', 'first via opening']]
[['first conductive via', 'located_in', 'first via opening']]
[['first level height offset', 'between', 'top surface of the first conductive via'], ['first level height offset', 'between', 'top surface of the first dielectric layer']]
[['first redistribution wiring', 'covers', 'top surface of the first conductive via'], ['first redistribution wiring', 'covers', 'top surface of the first dielectric layer']]
[['second dielectric layer', 'disposed_on', 'first dielectric layer'], ['second dielectric layer', 'disposed_on', 'first redistribution wiring']]
[['second dielectric layer', 'includes', 'second via opening']]
[['second conductive via', 'located_in', 'second via opening']]
[['second conductive via', 'connected_to', 'first redistribution wiring'], ['second conductive via', 'connected_to', 'second via opening'], ['second via opening', 'located_in', 'second dielectric layer']]
[['multi-chip package', 'includes', 'substrate (110)'], ['substrate (110)', 'have', 'first side (111)'], ['substrate (110)', 'have', 'second side (112)'], ['substrate (110)', 'have', 'third side (213)'], ['third side (213)', 'extends_from', 'first side (111)'], ['third side (213)', 'extends_from', 'second side (112)'], ['first die (120)', 'attached_to', 'first side of the substrate'], ['second die (130)', 'attached_to', 'first side of the substrate'], ['bridge (140)', 'associated_with', 'third side of the substrate'], ['bridge (140)', 'attached_to', 'first die'], ['bridge (140)', 'attached_to', 'second die']]
[['substrate', 'located_under', 'bridge'], ['portion', 'part_of', 'substrate'], ['portion', 'not_under', 'bridge']]
[['bridge', 'associated_with', 'connection'], ['connection', 'between', 'first die'], ['connection', 'between', 'second die']]
[['bridge', 'located_in', 'cavity'], ['bridge', 'located_in', 'substrate'], ['bridge', 'arranged_between', 'substrate'], ['bridge', 'arranged_between', 'die layer']]
[['bridge', 'connected_to', 'active die'], ['bridge', 'attached_to', 'substrate'], ['wirebonds', 'used_for', 'attached_to']]
[['phased array', 'have', 'laminar substrate'], ['phased array', 'have', 'plurality of elements'], ['plurality of elements', 'located_on', 'laminar substrate'], ['plurality of elements', 'form', 'patch phased array'], ['integrated circuits', 'located_on', 'laminar substrate']]
[['integrated circuit', 'is', 'high frequency integrated circuit'], ['integrated circuit', 'assigned', 'control receipt'], ['integrated circuit', 'assigned', 'control transmission of signals'], ['signals', 'received_by', 'plurality of elements'], ['signals', 'transmitted_by', 'plurality of elements'], ['plurality of elements', 'located_in', 'patch phased array']]
[['integrated circuit', 'have', 'substrate side'], ['substrate side', 'associated_with', 'laminar substrate'], ['integrated circuit', 'have', 'back side']]
[['phased array', 'have', 'plurality of heat sinks']]
[['integrated circuit', 'associated_with', 'heat sinks']]
[['integrated circuits', 'have', 'thermal interface material'], ['thermal interface material', 'in_contact_with', 'back side']]
[['thermal interface material', 'arranged_between', 'integrated circuit'], ['thermal interface material', 'arranged_between', 'heat sinks']]
[['thermal interface material', 'have', 'magnetic loss tangent value'], ['magnetic loss tangent value', 'between', '0.5 and 4.5']]
[['present disclosure', 'associated_with', 'packaged radiofrequency (RF) power amplifier']]
[['semiconductor die', 'includes', 'power amplifier'], ['electronic device', 'includes', 'semiconductor die'], ['electronic device', 'includes', 'power amplifier'], ['system', 'includes', 'semiconductor die'], ['system', 'includes', 'power amplifier']]
[['semiconductor die', 'comprises', 'second drain bond assembly'], ['second drain bond assembly', 'arranged_spaced_apart_from', 'first drain bond assembly'], ['second drain bond assembly', 'coupled_to', 'first drain bond assembly'], ['second drain bond assembly', 'arranged_closer_to', 'input side of the semiconductor die'], ['first drain bond assembly', 'arranged_farther_from', 'input side of the semiconductor die']]
[['RF power amplifier', 'comprises', 'first plurality of bondwires'], ['first plurality of bondwires', 'extend_between', 'first drain bond assembly'], ['first plurality of bondwires', 'extend_between', 'output lead'], ['RF power amplifier', 'comprises', 'second plurality of bondwires'], ['second plurality of bondwires', 'extend_from', 'second drain bond assembly'], ['second plurality of bondwires', 'extend_to', 'first terminal of a grounded capacitor']]
[['method', 'used_for', 'backside metallization'], ['method', 'include', 'inkjet printing'], ['inkjet printing', 'used_for', 'pattern of nanosilver conductive ink'], ['pattern of nanosilver conductive ink', 'located_on', 'first surface of a silicon wafer']]
[['silicon wafer', 'includes', 'plurality of dies']]
[['pattern', 'includes', 'clearance area'], ['clearance area', 'arranged_between', 'scribe line'], ['scribe line', 'arranged_between', 'dies']]
[['laser', 'focused_through', 'second surface of the wafer'], ['point', 'located_between', 'first surface of the silicon wafer'], ['point', 'located_between', 'second surface of the silicon wafer']]
[['second surface', 'opposite', 'first surface']]
[['dies', 'separated_along', 'scribe line']]
[['electrical joint structure', 'include', 'substrate'], ['electrical joint structure', 'include', 'multi-layer bonding structure'], ['electrical joint structure', 'include', 'blocking layer']]
[['multi-layer bonding structure', 'provided_at', 'substrate'], ['multi-layer bonding structure', 'include', 'diffusive metal layer'], ['multi-layer bonding structure', 'include', 'tin-rich layer']]
[['diffusive metal layer', 'includes', 'copper-tin alloy'], ['copper-tin alloy', 'located_on', 'surface of the diffusive metal layer']]
[['surface', 'faces', 'substrate']]
[['copper-tin alloy', 'have', 'thickness'], ['thickness', 'compared_to', '2 μm']]
[['tin-rich layer', 'located_on', 'diffusive metal layer'], ['tin-rich layer', 'in_contact_with', 'diffusive metal layer']]
[['blocking layer', 'located_between', 'multi-layer bonding structure'], ['blocking layer', 'located_between', 'substrate'], ['blocking layer', 'in_contact_with', 'copper-tin alloy'], ['multi-layer bonding structure', 'spaced_apart_from', 'substrate']]
[['wiring structure', 'includes', 'redistribution layer'], ['wiring structure', 'includes', 'electrical pad']]
[['redistribution layer', 'includes', 'passivation layer'], ['redistribution layer', 'includes', 'metal layer']]
[['metal layer', 'molded_in', 'passivation layer'], ['passivation layer', 'define', 'opening'], ['opening', 'expose', 'portion of the metal layer']]
[['electrical pad', 'arranged_in', 'opening of the passivation layer'], ['electrical pad', 'disposed_on', 'metal layer']]
[['electrical pad', 'includes', 'seed layer'], ['electrical pad', 'includes', 'conductive layer'], ['electrical pad', 'includes', 'barrier layer'], ['electrical pad', 'includes', 'anti-oxidation layer']]
[['Multi-chip wafer level packages', 'have', 'methods of forming']]
[['multi-chip wafer level package', 'includes', 'first tier'], ['multi-chip wafer level package', 'includes', 'second tier']]
[['first tier', 'includes', 'first redistribution layer structure'], ['first tier', 'includes', 'chip'], ['chip', 'located_over', 'first redistribution layer structure']]
[['second tier', 'includes', 'second redistribution layer structure'], ['second tier', 'includes', 'two other chips'], ['two other chips', 'located_over', 'second redistribution layer structure']]
[['first tier', 'in_contact_with', 'second tier'], ['chip', 'in_contact_with', 'second redistribution layer structure']]
[['total number of connectors', 'greater_than', 'total number of connectors'], ['total number of connectors', 'greater_than', 'at least two other chips'], ['total number of connectors', 'belong_to', 'at least one chip']]
[['semiconductor device', 'include', 'first semiconductor chip'], ['semiconductor device', 'include', 'second semiconductor chip'], ['encapsulant', 'include', 'first semiconductor chip'], ['encapsulant', 'include', 'second semiconductor chip'], ['first signal terminal', 'extend_over', 'inside of encapsulant'], ['first signal terminal', 'extend_over', 'outside of encapsulant'], ['first signal terminal', 'associated_with', 'first semiconductor chip'], ['second signal terminal', 'extend_over', 'inside of encapsulant'], ['second signal terminal', 'extend_over', 'outside of encapsulant'], ['second signal terminal', 'associated_with', 'second semiconductor chip']]
[['first signal terminal', 'extends_from', 'encapsulant'], ['second signal terminal', 'extends_from', 'encapsulant'], ['first signal terminal', 'protrude_in', 'same direction'], ['second signal terminal', 'protrude_in', 'same direction']]
[['first signal terminal', 'include', 'section'], ['section', 'located_in', 'encapsulant'], ['first signal terminal', 'extend_to', 'second signal terminal'], ['first signal terminal', 'extend_to', 'first semiconductor chip']]
[['second signal terminal', 'extends_from', 'encapsulant'], ['second signal terminal', 'extend_to', 'first signal terminal'], ['second signal terminal', 'extend_to', 'second semiconductor chip']]
[['electrical properties', 'limit', 'usefulness'], ['electrochemical properties', 'limit', 'usefulness'], ['semiconductors', 'have', 'electrical properties'], ['semiconductors', 'have', 'electrochemical properties'], ['semiconductor materials', 'used_for', 'purposes']]
[['gallium nitride (GaN) semiconductor layer', 'comprises', 'GaN power management integrated circuit (PMIC) dies'], ['silicon semiconductor layer', 'include', 'complementary metal oxide (CMOS) control circuit dies'], ['gallium nitride (GaN) semiconductor layer', 'bonded_to', 'silicon semiconductor layer']]
[['GaN layer', 'achieve', 'full size'], ['silicon layer', 'achieve', 'full size'], ['full size', 'example_of', '300 mm']]
[['layer transfer operation', 'used_for', 'bonding'], ['GaN layer', 'bonded_to', 'silicon layer']]
[['layer transfer operation', 'performed_on', 'full size wafers']]
[['full size wafers', 'used_for', 'multi-layer dies'], ['multi-layer dies', 'have', 'GaN die layer'], ['GaN die layer', 'transferred_to', 'silicon die']]
[['structure', 'used_for', 'cooling'], ['method', 'used_for', 'cooling'], ['cooling', 'applied_to', 'three-dimensional integrated circuit (3DIC)']]
[['cooling element', 'coupled_to', 'thermal connection'], ['thermal connection', 'coupled_to', '3DIC']]
[['cooling element', 'includes', 'cooling modules'], ['cooling modules', 'located_in', 'first plurality of locations'], ['first plurality of locations', 'relative_to', '3DIC']]
[['cooling modules', 'include', 'cold pole'], ['cooling modules', 'include', 'heat sink']]
[['cold pole', 'configured_to', 'absorb heat'], ['cold pole', 'configured_to', '3DIC']]
[['heat sink', 'configured_to', 'dissipate heat'], ['heat sink', 'connected_to', 'cold pole'], ['heat sink', 'coupled_to', 'N-type semiconductor element'], ['heat sink', 'coupled_to', 'P-type semiconductor element'], ['cold pole', 'coupled_to', 'heat']]
[['temperature sensing element', 'include', 'thermal monitoring elements'], ['thermal monitoring elements', 'relative_to', 'second plurality of locations'], ['thermal monitoring elements', 'used_for', 'measuring temperatures'], ['second plurality of locations', 'relative_to', '3DIC']]
[['measured temperatures', 'control', 'plurality of cooling modules']]
[['present technology', 'associated_with', 'semiconductor device'], ['semiconductor device', 'provide', 'image sensor package'], ['image sensor package', 'cope_with', 'increase in the number of I/Os'], ['image sensor', 'have', 'I/Os'], ['present technology', 'include', 'manufacturing method'], ['present technology', 'include', 'electronic apparatus']]
[['semiconductor device', 'include', 'image sensor'], ['semiconductor device', 'include', 'glass substrate'], ['semiconductor device', 'include', 'wiring layer'], ['semiconductor device', 'include', 'external terminals']]
[['photoelectric conversion elements', 'formed_on', 'semiconductor substrate'], ['photoelectric conversion elements', 'located_in', 'image sensor']]
[['glass substrate', 'arranged_in', 'first main surface side'], ['first main surface side', 'part_of', 'image sensor']]
[['wiring layer', 'formed_on', 'second main surface'], ['second main surface', 'opposite_to', 'first main surface']]
[['external terminals', 'output', 'signal'], ['signal', 'belong_to', 'image sensor']]
[['Metal wiring', 'part_of', 'wiring layer'], ['Metal wiring', 'extend_to', 'outer peripheral portion'], ['outer peripheral portion', 'part_of', 'image sensor'], ['Metal wiring', 'connected_to', 'external terminals']]
[['present technology', 'applied_to', 'image sensor package']]
[['light emitting device', 'include', 'light emitting element'], ['light emitting element', 'include', 'element substrate'], ['light emitting element', 'include', 'semiconductor layers'], ['encapsulating member', 'surrounds', 'sides of the light emitting element'], ['encapsulating member', 'form', 'cavity'], ['cavity', 'provided_at', 'upper surface of the light emitting element'], ['wavelength-conversion layer', 'located_in', 'cavity']]
[['wavelength-conversion layer', 'adjust', 'wavelength of light'], ['light', 'output', 'light emitting element']]
[['wavelength-conversion layer', 'includes', 'first wavelength-conversion sub layer'], ['first wavelength-conversion sub layer', 'provided_at', 'upper surface of the light emitting element'], ['wavelength-conversion layer', 'includes', 'second wavelength-conversion sub layer'], ['second wavelength-conversion sub layer', 'located_on', 'first wavelength-conversion sub layer']]
[['first wavelength-conversion sub layer', 'includes', 'first phosphors'], ['first phosphors', 'have', 'first resistance'], ['first resistance', 'associated_with', 'environmental exposure'], ['second wavelength-conversion sub layer', 'includes', 'second phosphors'], ['second phosphors', 'have', 'second resistance'], ['second resistance', 'higher_than', 'first resistance']]
[['light emitting device', 'includes', 'package'], ['light emitting device', 'includes', 'light emitting element'], ['light emitting device', 'includes', 'light-transmissive encapsulant']]
[['package', 'have', 'top surface'], ['recessed portion', 'formed_with', 'opening'], ['opening', 'relative_to', 'top surface']]
[['light emitting element', 'located_on', 'bottom surface'], ['bottom surface', 'part_of', 'recessed portion']]
[['light-transmissive encapsulant', 'located_in', 'recessed portion']]
[['package', 'molded_in', 'groove'], ['groove', 'formed_in', 'top surface'], ['groove', 'surrounds', 'opening']]
[['surface', 'part_of', 'groove'], ['surface', 'includes', 'depressed portions'], ['surface', 'includes', 'projecting portions']]
[['encapsulant', 'covers', 'part of the surface of the groove'], ['portion of the encapsulant', 'covers', 'surface of the groove'], ['portion of the encapsulant', 'includes', 'surface irregularity']]
[['chip package assembly', 'have', 'composite stiffener'], ['composite stiffener', 'provide', 'resistance to warpage'], ['composite stiffener', 'not impose', 'excessive stress'], ['excessive stress', 'affect', 'package substrate'], ['package substrate', 'part_of', 'package assembly']]
[['chip package assembly', 'includes', 'integrated circuit die'], ['integrated circuit die', 'located_on', 'top surface of package substrate'], ['chip package assembly', 'includes', 'composite stiffener'], ['composite stiffener', 'coupled_to', 'first edge of package substrate']]
[['composite stiffener', 'includes', 'first stiffener member'], ['composite stiffener', 'includes', 'second stiffener member']]
[['first stiffener member', 'has', 'bottom surface'], ['bottom surface', 'bonded_to', 'top surface'], ['top surface', 'part_of', 'package substrate']]
[['second stiffener member', 'located_over', 'first stiffener member']]
[['second stiffener member', 'has', 'bottom surface'], ['bottom surface', 'bonded_to', 'top surface'], ['top surface', 'part_of', 'package substrate']]
[['second stiffener member', 'have', "Young's modulus"], ["Young's modulus", 'higher_than', "Young's modulus of the first stiffener member"]]
[['present invention', 'corresponds_to', 'electronic module']]
[['electronic module', 'includes', 'components'], ['components', 'include', 'installation base']]
[['electronic module', 'comprises', 'module'], ['module', 'comprises', 'circuit board'], ['circuit board', 'include', 'components'], ['components', 'connected_to', 'each other'], ['components', 'connected_through', 'conducting structures'], ['conducting structures', 'manufactured_in', 'module']]
[['components', 'can_be', 'passive components'], ['components', 'can_be', 'microcircuits'], ['components', 'can_be', 'semiconductor components'], ['components', 'can_be', 'other similar components']]
[['Components', 'connected_to', 'circuit board'], ['Components', 'form', 'group of components']]
[['components', 'coupled_to', 'connection to a circuit board']]
[['electronic modules', 'related_to', 'invention'], ['electronic modules', 'include', 'components']]
[['semiconductor device', 'has', 'first semiconductor die'], ['modular interconnect structure', 'relative_to', 'first semiconductor die']]
[['encapsulant', 'disposed_on', 'first semiconductor die'], ['encapsulant', 'disposed_on', 'modular interconnect structure'], ['encapsulant', 'form', 'reconstituted panel']]
[['interconnect structure', 'formed_on', 'first semiconductor die'], ['interconnect structure', 'formed_on', 'modular interconnect structure']]
[['active area', 'part_of', 'first semiconductor die'], ['active area', 'devoid_of', 'interconnect structure']]
[['second semiconductor die', 'disposed_on', 'first semiconductor die'], ['active surface of the second semiconductor die', 'faces', 'active surface of the first semiconductor die']]
[['reconstituted panel', 'singulated', 'before mounting the second semiconductor die'], ['reconstituted panel', 'singulated', 'after mounting the second semiconductor die']]
[['first semiconductor die', 'includes', 'microelectromechanical system (MEMS)'], ['second semiconductor die', 'includes', 'microelectromechanical system (MEMS)']]
[['second semiconductor die', 'include', 'encapsulant'], ['interconnect structure', 'formed_over', 'second semiconductor die']]
[['second semiconductor die', 'disposed_on', 'interposer'], ['interposer', 'located_over', 'interconnect structure']]
[['device', 'includes', 'test pad'], ['test pad', 'located_on', 'chip']]
[['first microbump', 'have', 'first surface area'], ['first surface area', 'higher_than', 'surface area of the test pad']]
[['first conductive path', 'coupled_to', 'test pad'], ['first conductive path', 'coupled_to', 'first microbump']]
[['second microbump', 'have', 'second surface area'], ['second surface area', 'higher_than', 'surface area of the test pad']]
[['second conductive path', 'connected_through', 'test pad'], ['second conductive path', 'coupled_to', 'second microbump']]
[['method', 'used_for', 'creating integrated circuits (IC)'], ['method', 'protects', 'design'], ['design', 'belongs_to', 'manufactured IC'], ['method', 'protects', 'manufactured IC'], ['method', 'protects', 'being copied'], ['method', 'protects', 'being counterfeited']]
[['method', 'protects', 'design of an IC chip'], ['design of an IC chip', 'protects', 'deliberate copying'], ['design of an IC chip', 'protects', 'counterfeiting'], ['reverse engineering', 'used_for', 'gain access'], ['gain access', 'target', 'critical points in the IC chip'], ['reverse engineering', 'used_for', 'siphon functions'], ['reverse engineering', 'used_for', 'siphon design']]
[['method', 'cause', 'copying'], ['method', 'cause', 'counterfeiting'], ['method', 'make', 'controlling'], ['controlling', 'by', 'addition of Trojan circuits'], ['addition of Trojan circuits', 'during', 'manufacturing'], ['method', 'make', 'almost impossible task']]
[['chip designers', 'outsource', 'final bonding of the tiers'], ['chip designers', 'have', 'fears'], ['design', 'get', 'compromised']]
[['method', 'used_for', 'manufacturing chip package']]
[['wafer', 'have', 'upper surface'], ['wafer', 'have', 'lower surface'], ['lower surface', 'opposite_to', 'upper surface'], ['conductive bumps', 'disposed_on', 'upper surface']]
[['upper surface', 'part_of', 'wafer'], ['upper surface', 'singulated', 'form trenches']]
[['first insulation layer', 'expose', 'conductive bumps'], ['first insulation layer', 'formed_on', 'upper surface'], ['first insulation layer', 'formed_in', 'trenches']]
[['surface treatment layer', 'formed_on', 'conductive bumps'], ['top surface', 'higher_than', 'first insulation layer']]
[['wafer', 'expose', 'lower surface'], ['wafer', 'expose', 'upper surface'], ['wafer', 'expose', 'first insulation layer'], ['first insulation layer', 'located_in', 'trenches']]
[['second insulation layer', 'located_under', 'lower surface']]
[['first insulation layer', 'diced along', 'center of each trench'], ['second insulation layer', 'diced along', 'center of each trench'], ['first insulation layer', 'form', 'chip packages'], ['second insulation layer', 'form', 'chip packages']]
[['electronic package lid', 'includes', 'underside ribs']]
[['ribs', 'have', 'major length'], ['ribs', 'have', 'minor width'], ['ribs', 'aligned_with', 'diagonal'], ['ribs', 'aligned_with', 'normal bisector'], ['diagonal', 'part_of', 'processing device'], ['normal bisector', 'part_of', 'processing device']]
[['underside rib', 'stiffens', 'cover'], ['upper surface', 'part_of', 'cover'], ['upper surface', 'more apt to', 'stay flat']]
[['cover warpage', 'cause', 'peeling of the TIM1'], ['cover warpage', 'cause', 'delamination of underfill'], ['physical expansion', 'cause', 'cover warpage'], ['dimensional expansion', 'cause', 'cover warpage'], ['processing device', 'cause', 'physical expansion'], ['carrier', 'cause', 'physical expansion']]
[['surface area', 'dedicated_for', 'seal material'], ['seal material', 'located_on', 'carrier surface'], ['surface area', 'increased_for', 'additional electronic components'], ['additional electronic components', 'placed_in', 'close proximity'], ['close proximity', 'relative_to', 'processing device']]
[['circuitry', 'coupled_to', 'controlling current flow'], ['controlling current flow', 'used_in', 'cascode arrangement']]
[['apparatus', 'include', 'first transistor'], ['first transistor', 'have', 'gate'], ['first transistor', 'have', 'source'], ['first transistor', 'have', 'channel'], ['first transistor', 'have', 'drain'], ['apparatus', 'include', 'second transistor'], ['second transistor', 'have', 'gate'], ['second transistor', 'have', 'stacked source'], ['second transistor', 'have', 'stacked channel'], ['second transistor', 'have', 'stacked drain']]
[['conductive clip plate', 'connects', 'drain of the second transistor'], ['conductive clip plate', 'connects', 'source of the first transistor'], ['another conductor', 'connects', 'source of the second transistor'], ['another conductor', 'connects', 'gate of the first transistor']]
[['second transistor', 'control', 'connecting structure'], ['second transistor', 'provide', 'power'], ['second transistor', 'control', 'first transistor'], ['first transistor', 'control', 'off-state'], ['first transistor', 'control', 'on-state']]
[['semiconductor device', 'includes', 'semiconductor wafer'], ['semiconductor wafer', 'includes', 'first semiconductor die']]
[['opening', 'formed_in', 'semiconductor wafer']]
[['second semiconductor die', 'provided_at', 'first surface'], ['first surface', 'part_of', 'semiconductor wafer']]
[['encapsulant', 'disposed_on', 'semiconductor wafer'], ['encapsulant', 'disposed_into', 'opening'], ['second surface', 'exposed', 'semiconductor wafer']]
[['portion', 'located_on', 'second surface'], ['second surface', 'part_of', 'semiconductor wafer'], ['portion', 'removed_to', 'separate first semiconductor die']]
[['interconnect structure', 'formed_over', 'second semiconductor die'], ['interconnect structure', 'formed_over', 'encapsulant']]
[['thermal interface material', 'disposed_on', 'second surface'], ['second surface', 'part_of', 'first semiconductor die']]
[['heat spreader', 'disposed_over', 'thermal interface material']]
[['insulating layer', 'formed_over', 'first surface'], ['first surface', 'part_of', 'semiconductor wafer']]
[['vertical interconnect structure', 'formed_around', 'first semiconductor die']]
[['Conductive vias', 'runs_through', 'first semiconductor die']]
[['package structure', 'includes', 'redistribution circuit structure'], ['package structure', 'includes', 'semiconductor die'], ['package structure', 'includes', 'insulating encapsulation'], ['package structure', 'includes', 'insulators'], ['package structure', 'includes', 'metallic patterns']]
[['semiconductor die', 'located_on', 'redistribution circuit structure'], ['semiconductor die', 'connected_to', 'redistribution circuit structure']]
[['insulating encapsulation', 'surrounds', 'semiconductor die'], ['insulating encapsulation', 'located_on', 'redistribution circuit structure']]
[['insulators', 'located_on', 'redistribution circuit structure'], ['insulators', 'separated_from', 'each other'], ['edges of insulators', 'separated_from', 'edges of semiconductor die'], ['offset', 'located_in', 'stacking direction'], ['stacking direction', 'located_in', 'redistribution circuit structure'], ['stacking direction', 'located_in', 'insulating encapsulation']]
[['metallic patterns', 'located_on', 'insulators']]
[['method', 'used_for', 'forming an integrated circuit (IC) package'], ['integrated circuit (IC) package', 'have', 'improved performance'], ['integrated circuit (IC) package', 'have', 'reliability']]
[['method', 'include', 'forming a singulated IC die'], ['method', 'include', 'coupling the singulated IC die to a carrier substrate'], ['method', 'include', 'forming a routing structure']]
[['singulated IC die', 'has', 'conductive via'], ['conductive via', 'has', 'peripheral edge']]
[['routing structure', 'has', 'conductive structure'], ['conductive structure', 'coupled_to', 'conductive via']]
[['routing structure', 'includes', 'cap region'], ['cap region', 'overlapping', 'area of the conductive via'], ['routing structure', 'includes', 'routing region'], ['routing region', 'have', 'first width'], ['routing structure', 'includes', 'intermediate region'], ['intermediate region', 'have', 'second width'], ['intermediate region', 'located_along', 'peripheral edge of the conductive via']]
[['intermediate region', 'coupled_to', 'cap region'], ['intermediate region', 'coupled_to', 'routing region'], ['second width', 'greater_than', 'first width']]
[['Semiconductor devices', 'comprises', 'semiconductor packages'], ['methods', 'used_for', 'forming semiconductor devices'], ['methods', 'used_for', 'forming semiconductor packages']]
[['semiconductor device', 'includes', 'dielectric layer'], ['semiconductor device', 'includes', 'connector']]
[['dielectric layer', 'includes', 'dielectric material'], ['dielectric layer', 'includes', 'additive'], ['additive', 'includes', 'compound'], ['compound', 'represented_by', 'Chemical Formula 1']]
[['connector', 'located_in', 'dielectric layer']]
[['trench-type metal-oxide-semiconductor field-effect transistor (MOSFET) device', 'associated_with', 'fabrication method']]
[['semiconductor substrate', 'have', 'first conductivity type']]
[['first trenches', 'arranged_in', 'first stripe layout'], ['first stripe layout', 'extend_between', 'first direction'], ['first trenches', 'located_in', 'first preset area'], ['first preset area', 'located_in', 'semiconductor substrate']]
[['second trenches', 'arranged_in', 'second stripe layout'], ['second stripe layout', 'extend_along', 'second direction'], ['second direction', 'perpendicular_to', 'first direction'], ['second trenches', 'located_in', 'second preset area'], ['second preset area', 'located_in', 'semiconductor substrate']]
[['first trenches', 'formed_with', 'conductive material'], ['second trenches', 'formed_with', 'conductive material'], ['conductive material', 'form', 'control gates']]
[['data selector', 'based_on', 'TVD'], ['data selector', 'include', 'AND gates'], ['data selector', 'include', 'OR gate'], ['data selector', 'include', 'buffers'], ['AND gates', 'adopt', 'three-phase dual-track pre-charge logic'], ['OR gate', 'adopt', 'three-phase dual-track pre-charge logic']]
[['data selector', 'fulfills', 'evaluation operation'], ['data selector', 'has', 'three stages'], ['three stages', 'occur_in', 'one cycle']]
[['discharge control signal', 'at', 'low levels'], ['pre-charge control signal', 'at', 'low levels'], ['data selector', 'enters', 'pre-charge stage']]
[['evaluation signal', 'changed_to', 'high level'], ['evaluation signal', 'changed_to', 'low level'], ['data selector', 'fulfills', 'evaluation operation'], ['evaluation operation', 'fulfills', 'circuit function']]
[['discharge control signal', 'changed_to', 'high level'], ['discharge control signal', 'changed_to', 'low level'], ['data selector', 'enters', 'discharge state'], ['data selector', 'enters', 'next evaluation operation']]
[['semiconductor device', 'is', 'disclosed']]
[['semiconductor device', 'includes', 'first die'], ['first die', 'located_on', 'first substrate'], ['semiconductor device', 'includes', 'second die'], ['second die', 'located_on', 'second substrate'], ['second substrate', 'separate_from', 'first substrate'], ['semiconductor device', 'includes', 'transmission line'], ['transmission line', 'located_in', 'redistribution layer'], ['redistribution layer', 'located_on', 'wafer'], ['magnetic structure', 'surrounds', 'transmission line']]
[['first transmission line', 'connects', 'first die'], ['first transmission line', 'connects', 'second die']]
[['magnetic structure', 'configured_to', 'increase characteristic impedance'], ['characteristic impedance', 'related_to', 'transmission line'], ['increase characteristic impedance', 'can_save', 'current'], ['increase characteristic impedance', 'can_save', 'power consumption'], ['current mirror', 'located_in', '3D IC chip-on-wafer-on-substrate (CoWoS) semiconductor package'], ['amplifier', 'located_in', '3D IC chip-on-wafer-on-substrate (CoWoS) semiconductor package']]
[['redistribution structure', 'includes', 'first dielectric layer'], ['redistribution structure', 'includes', 'pad pattern'], ['redistribution structure', 'includes', 'second dielectric layer']]
[['pad pattern', 'disposed_on', 'first dielectric layer'], ['pad pattern', 'include', 'pad portion'], ['pad pattern', 'include', 'peripheral portion']]
[['pad portion', 'embedded_in', 'first dielectric layer'], ['lower surface of pad portion', 'aligned_with', 'lower surface of first dielectric layer']]
[['peripheral portion', 'surrounds', 'pad portion']]
[['second dielectric layer', 'disposed_on', 'pad pattern'], ['second dielectric layer', 'include', 'plurality of extending portions'], ['plurality of extending portions', 'extend_through', 'peripheral portion']]
[['present disclosure', 'related_to', 'integrated chip structure']]
[['integrated chip structure', 'includes', 'bump structure'], ['bump structure', 'located_on', 'first substrate'], ['molding compound', 'in_contact_with', 'bump structure']]
[['bump structure', 'extends_from', 'molding compound']]
[['conductive region', 'located_on', 'second substrate'], ['conductive region', 'contact', 'bump structure']]
[['no-flow underfill (NUF) material', 'located_between', 'molding compound'], ['no-flow underfill (NUF) material', 'located_between', 'second substrate'], ['no-flow underfill (NUF) material', 'surrounds', 'bump structure']]
[['NUF material', 'separated_from', 'molding compound']]
[['technique', 'used_for', 'preventing'], ['encapsulated circuit module', 'have', 'metal shield layer'], ['metal shield layer', 'protects', 'surface of a resin layer'], ['resin layer', 'contain', 'filler'], ['technique', 'protects', 'shield layer from falling off']]
[['substrate 100', 'covered_with', 'first resin 400'], ['first resin 400', 'contain', 'filler'], ['substrate 100', 'covered_with', 'electronic component 200']]
[['surface', 'part_of', 'first resin 400'], ['surface', 'covered_with', 'second resin 500'], ['second resin 500', 'contain', 'no filler']]
[['ground electrode 110', 'located_in', 'substrate 100'], ['ground electrode 110', 'exposed_by', 'snicking'], ['shield layer 600', 'covers', 'entire surface of the substrate 100'], ['shield layer 600', 'formed_by', 'electroless plating']]
[['snipping', 'performed_to_obtain', 'encapsulated circuit modules']]
[['semiconductor package', 'includes', 'first chip package'], ['first chip package', 'includes', 'first semiconductor dies'], ['first chip package', 'includes', 'first insulating encapsulant'], ['semiconductor package', 'includes', 'second semiconductor die'], ['semiconductor package', 'includes', 'third semiconductor die'], ['semiconductor package', 'includes', 'second insulating encapsulant']]
[['first semiconductor dies', 'connects', 'each other'], ['first insulating encapsulant', 'surrounds', 'first semiconductor dies']]
[['second semiconductor die', 'connected_through', 'third semiconductor die'], ['second semiconductor die', 'connects', 'first chip package'], ['third semiconductor die', 'connects', 'first chip package'], ['first chip package', 'stacked on', 'second semiconductor die'], ['first chip package', 'stacked on', 'third semiconductor die']]
[['second insulating encapsulant', 'surrounds', 'first chip package'], ['second insulating encapsulant', 'surrounds', 'second semiconductor die'], ['second insulating encapsulant', 'surrounds', 'third semiconductor die']]
[['chip package assembly', 'includes', 'substrate'], ['chip package assembly', 'includes', 'integrated circuit (IC) die'], ['chip package assembly', 'includes', 'power management integrated circuit (PMIC)']]
[['IC die', 'part_of', 'chip package assembly'], ['IC die', 'located_on', 'first surface'], ['first surface', 'part_of', 'substrate']]
[['PMIC die', 'have', 'first surface'], ['first surface', 'have', 'outputs'], ['outputs', 'coupled_to', 'second surface'], ['second surface', 'part_of', 'IC die']]
[['PMIC die', 'has', 'second surface'], ['second surface', 'opposite', 'first surface']]
[['second surface', 'part_of', 'PMIC die'], ['inputs', 'located_on', 'second surface'], ['inputs', 'coupled_to', 'first surface'], ['first surface', 'part_of', 'substrate']]
