{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738674854539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738674854539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 10:14:14 2025 " "Processing started: Tue Feb  4 10:14:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738674854539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738674854539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoFinalLCL -c projetoFinalLCL " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoFinalLCL -c projetoFinalLCL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738674854539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738674854685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoFinalLCL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetoFinalLCL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoFinalLCL " "Found entity 1: projetoFinalLCL" {  } { { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674854729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674854729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counterDez.sv(7) " "Verilog HDL information at counterDez.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738674854730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterDez.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterDez.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterDez " "Found entity 1: counterDez" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674854731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674854731 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counterSeis.sv(7) " "Verilog HDL information at counterSeis.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738674854731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterSeis.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterSeis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterSeis " "Found entity 1: counterSeis" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674854731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674854731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738674854731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738674854731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoFinalLCL " "Elaborating entity \"projetoFinalLCL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738674854764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst10 " "Elaborating entity \"timer\" for hierarchy \"timer:inst10\"" {  } { { "projetoFinalLCL.bdf" "inst10" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 192 544 680 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738674854770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSeis timer:inst10\|counterSeis:inst5 " "Elaborating entity \"counterSeis\" for hierarchy \"timer:inst10\|counterSeis:inst5\"" {  } { { "timer.bdf" "inst5" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/timer.bdf" { { 192 1000 1144 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738674854771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counterSeis.sv(17) " "Verilog HDL assignment warning at counterSeis.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738674854772 "|projetoFinalLCL|timer:inst|counterSeis:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDez timer:inst10\|counterDez:inst3 " "Elaborating entity \"counterDez\" for hierarchy \"timer:inst10\|counterDez:inst3\"" {  } { { "timer.bdf" "inst3" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/timer.bdf" { { 192 632 776 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738674854773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counterDez.sv(17) " "Verilog HDL assignment warning at counterDez.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738674854773 "|projetoFinalLCL|timer:inst|counterDez:inst5"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counterDez.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterDez.sv" 12 -1 0 } } { "counterSeis.sv" "" { Text "/home/rafa/tudo/materias/lcl/projetoFinalLCL/counterSeis.sv" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1738674854983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1738674854983 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst7 inst7~_emulated inst7~1 " "Register \"inst7\" is converted into an equivalent circuit using register \"inst7~_emulated\" and latch \"inst7~1\"" {  } { { "projetoFinalLCL.bdf" "" { Schematic "/home/rafa/tudo/materias/lcl/projetoFinalLCL/projetoFinalLCL.bdf" { { 240 344 408 320 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738674854984 "|projetoFinalLCL|inst7"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1738674854984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rafa/tudo/materias/lcl/projetoFinalLCL/output_files/projetoFinalLCL.map.smsg " "Generated suppressed messages file /home/rafa/tudo/materias/lcl/projetoFinalLCL/output_files/projetoFinalLCL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738674855027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738674855079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738674855079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738674855101 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738674855101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738674855101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738674855101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738674855106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 10:14:15 2025 " "Processing ended: Tue Feb  4 10:14:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738674855106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738674855106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738674855106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738674855106 ""}
