TimeQuest Timing Analyzer report for MT9V034C_DISPLAY
Mon Nov 26 14:48:05 2012
Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GPIO2[18]'
 13. Slow 1200mV 85C Model Setup: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'GPIO2[18]'
 17. Slow 1200mV 85C Model Hold: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'RAW2RGB:u10|dval_ctrl'
 22. Slow 1200mV 85C Model Recovery: 'GPIO2[18]'
 23. Slow 1200mV 85C Model Recovery: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'GPIO2[18]'
 25. Slow 1200mV 85C Model Removal: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'RAW2RGB:u10|dval_ctrl'
 27. Slow 1200mV 85C Model Removal: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO2[18]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'RAW2RGB:u10|dval_ctrl'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 85. Slow 1200mV 0C Model Fmax Summary
 86. Slow 1200mV 0C Model Setup Summary
 87. Slow 1200mV 0C Model Hold Summary
 88. Slow 1200mV 0C Model Recovery Summary
 89. Slow 1200mV 0C Model Removal Summary
 90. Slow 1200mV 0C Model Minimum Pulse Width Summary
 91. Slow 1200mV 0C Model Setup: 'GPIO2[18]'
 92. Slow 1200mV 0C Model Setup: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 93. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 94. Slow 1200mV 0C Model Setup: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 95. Slow 1200mV 0C Model Hold: 'GPIO2[18]'
 96. Slow 1200mV 0C Model Hold: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 97. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 98. Slow 1200mV 0C Model Hold: 'u11|altpll_component|auto_generated|pll1|clk[0]'
 99. Slow 1200mV 0C Model Recovery: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
100. Slow 1200mV 0C Model Recovery: 'RAW2RGB:u10|dval_ctrl'
101. Slow 1200mV 0C Model Recovery: 'GPIO2[18]'
102. Slow 1200mV 0C Model Recovery: 'u11|altpll_component|auto_generated|pll1|clk[0]'
103. Slow 1200mV 0C Model Removal: 'GPIO2[18]'
104. Slow 1200mV 0C Model Removal: 'u11|altpll_component|auto_generated|pll1|clk[0]'
105. Slow 1200mV 0C Model Removal: 'RAW2RGB:u10|dval_ctrl'
106. Slow 1200mV 0C Model Removal: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO2[18]'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'RAW2RGB:u10|dval_ctrl'
109. Slow 1200mV 0C Model Minimum Pulse Width: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'u11|altpll_component|auto_generated|pll1|clk[0]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Output Enable Times
119. Minimum Output Enable Times
120. Output Disable Times
121. Minimum Output Disable Times
122. MTBF Summary
123. Synchronizer Summary
124. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
164. Fast 1200mV 0C Model Setup Summary
165. Fast 1200mV 0C Model Hold Summary
166. Fast 1200mV 0C Model Recovery Summary
167. Fast 1200mV 0C Model Removal Summary
168. Fast 1200mV 0C Model Minimum Pulse Width Summary
169. Fast 1200mV 0C Model Setup: 'GPIO2[18]'
170. Fast 1200mV 0C Model Setup: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
171. Fast 1200mV 0C Model Setup: 'CLOCK_50'
172. Fast 1200mV 0C Model Setup: 'u11|altpll_component|auto_generated|pll1|clk[0]'
173. Fast 1200mV 0C Model Hold: 'GPIO2[18]'
174. Fast 1200mV 0C Model Hold: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
175. Fast 1200mV 0C Model Hold: 'u11|altpll_component|auto_generated|pll1|clk[0]'
176. Fast 1200mV 0C Model Hold: 'CLOCK_50'
177. Fast 1200mV 0C Model Recovery: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
178. Fast 1200mV 0C Model Recovery: 'RAW2RGB:u10|dval_ctrl'
179. Fast 1200mV 0C Model Recovery: 'GPIO2[18]'
180. Fast 1200mV 0C Model Recovery: 'u11|altpll_component|auto_generated|pll1|clk[0]'
181. Fast 1200mV 0C Model Removal: 'GPIO2[18]'
182. Fast 1200mV 0C Model Removal: 'RAW2RGB:u10|dval_ctrl'
183. Fast 1200mV 0C Model Removal: 'u11|altpll_component|auto_generated|pll1|clk[0]'
184. Fast 1200mV 0C Model Removal: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
185. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO2[18]'
186. Fast 1200mV 0C Model Minimum Pulse Width: 'RAW2RGB:u10|dval_ctrl'
187. Fast 1200mV 0C Model Minimum Pulse Width: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
188. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
189. Fast 1200mV 0C Model Minimum Pulse Width: 'u11|altpll_component|auto_generated|pll1|clk[0]'
190. Setup Times
191. Hold Times
192. Clock to Output Times
193. Minimum Clock to Output Times
194. Propagation Delay
195. Minimum Propagation Delay
196. Output Enable Times
197. Minimum Output Enable Times
198. Output Disable Times
199. Minimum Output Disable Times
200. MTBF Summary
201. Synchronizer Summary
202. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
203. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
204. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
205. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
206. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
207. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
242. Multicorner Timing Analysis Summary
243. Setup Times
244. Hold Times
245. Clock to Output Times
246. Minimum Clock to Output Times
247. Progagation Delay
248. Minimum Progagation Delay
249. Board Trace Model Assignments
250. Input Transition Times
251. Slow Corner Signal Integrity Metrics
252. Fast Corner Signal Integrity Metrics
253. Setup Transfers
254. Hold Transfers
255. Recovery Transfers
256. Removal Transfers
257. Report TCCS
258. Report RSKM
259. Unconstrained Paths
260. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name      ; MT9V034C_DISPLAY                                  ;
; Device Family      ; Cyclone III                                       ;
; Device Name        ; EP3C16F484C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  10.0%      ;
;     3-12 processors        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_0.sdc     ; OK     ; Mon Nov 26 14:47:58 2012 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; CLOCK_50                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                             ; { CLOCK_50 }                                                  ;
; GPIO2[18]                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                             ; { GPIO2[18] }                                                 ;
; RAW2RGB:u10|dval_ctrl                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                             ; { RAW2RGB:u10|dval_ctrl }                                     ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u11|altpll_component|auto_generated|pll1|inclk[0]           ; { u11|altpll_component|auto_generated|pll1|clk[0] }           ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; 135.81 MHz ; 95.63 MHz       ; GPIO2[18]                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 181.19 MHz ; 181.19 MHz      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 197.08 MHz ; 197.08 MHz      ; u11|altpll_component|auto_generated|pll1|clk[0]           ;                                                               ;
; 271.15 MHz ; 250.0 MHz       ; CLOCK_50                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -6.363 ; -556.743      ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.946 ; -126.052      ;
; CLOCK_50                                                  ; 16.312 ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 34.926 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -1.302 ; -1.302        ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 0.358  ; 0.000         ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
; CLOCK_50                                                  ; 0.359  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -4.640 ; -431.092      ;
; RAW2RGB:u10|dval_ctrl                                     ; -3.494 ; -3.494        ;
; GPIO2[18]                                                 ; -2.031 ; -385.121      ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 14.840 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; GPIO2[18]                                                 ; 1.435 ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 3.984 ; 0.000         ;
; RAW2RGB:u10|dval_ctrl                                     ; 3.986 ; 0.000         ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.389 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -9.457 ; -327.848      ;
; RAW2RGB:u10|dval_ctrl                                     ; -1.000 ; -1.000        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.736  ; 0.000         ;
; CLOCK_50                                                  ; 9.592  ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 19.750 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO2[18]'                                                                                                ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -6.363 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 7.273      ;
; -6.349 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.479      ;
; -6.340 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 7.250      ;
; -6.339 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.604      ;
; -6.260 ; RAW2RGB:u10|rGreen[3]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.525      ;
; -6.249 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 7.159      ;
; -6.239 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 7.275      ;
; -6.228 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 7.328      ;
; -6.226 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 7.136      ;
; -6.209 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 7.245      ;
; -6.197 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 7.297      ;
; -6.193 ; RAW2RGB:u10|rGreen[4]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.458      ;
; -6.168 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.984      ;
; -6.160 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.075     ; 7.100      ;
; -6.146 ; RAW2RGB:u10|rGreen[5]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.411      ;
; -6.136 ; RAW2RGB:u10|rRed[2]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.952      ;
; -6.124 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 7.160      ;
; -6.108 ; RAW2RGB:u10|rGreen[6]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.373      ;
; -6.092 ; RAW2RGB:u10|rBlue[4]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 7.128      ;
; -6.054 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.870      ;
; -6.053 ; RAW2RGB:u10|rRed[3]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.869      ;
; -6.046 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.075     ; 6.986      ;
; -6.030 ; RAW2RGB:u10|rGreen[7]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.295      ;
; -6.022 ; RAW2RGB:u10|rRed[2]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.838      ;
; -6.017 ; RAW2RGB:u10|rRed[4]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.833      ;
; -6.013 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.923      ;
; -6.009 ; RAW2RGB:u10|rBlue[5]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 7.045      ;
; -5.997 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.127      ;
; -5.994 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.259      ;
; -5.992 ; RAW2RGB:u10|rGreen[8]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.257      ;
; -5.990 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.900      ;
; -5.983 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.113      ;
; -5.979 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.109      ;
; -5.975 ; RAW2RGB:u10|rBlue[6]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 7.011      ;
; -5.972 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.882      ;
; -5.959 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.089      ;
; -5.957 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.087      ;
; -5.956 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.086      ;
; -5.954 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.864      ;
; -5.951 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.861      ;
; -5.949 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.859      ;
; -5.943 ; RAW2RGB:u10|rGreen[9]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.208      ;
; -5.939 ; RAW2RGB:u10|rRed[3]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.755      ;
; -5.937 ; RAW2RGB:u10|rRed[5]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.753      ;
; -5.931 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.841      ;
; -5.928 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.838      ;
; -5.918 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[18]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.828      ;
; -5.916 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.115      ; 7.046      ;
; -5.915 ; RAW2RGB:u10|rGreen[3]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.180      ;
; -5.903 ; RAW2RGB:u10|rRed[4]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.719      ;
; -5.900 ; RAW2RGB:u10|rRed[6]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.716      ;
; -5.895 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[18]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.805      ;
; -5.887 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.923      ;
; -5.881 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[18] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.146      ;
; -5.876 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.976      ;
; -5.873 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.909      ;
; -5.873 ; RAW2RGB:u10|rGreen[10] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.138      ;
; -5.869 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.905      ;
; -5.862 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.962      ;
; -5.858 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.958      ;
; -5.857 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.893      ;
; -5.849 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.885      ;
; -5.848 ; RAW2RGB:u10|rGreen[4]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.113      ;
; -5.847 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.883      ;
; -5.846 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.882      ;
; -5.845 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.945      ;
; -5.843 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.879      ;
; -5.839 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.875      ;
; -5.838 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.938      ;
; -5.836 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.936      ;
; -5.835 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.935      ;
; -5.831 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.931      ;
; -5.827 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.927      ;
; -5.823 ; RAW2RGB:u10|rRed[5]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.639      ;
; -5.819 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.855      ;
; -5.818 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.634      ;
; -5.817 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.853      ;
; -5.816 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.852      ;
; -5.810 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.075     ; 6.750      ;
; -5.807 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.907      ;
; -5.806 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.842      ;
; -5.805 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.905      ;
; -5.804 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.904      ;
; -5.802 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[9]    ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.712      ;
; -5.802 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[12]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.712      ;
; -5.802 ; RAW2RGB:u10|rGreen[3]  ; Curve_Averaging:u111|mGreen[18] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.067      ;
; -5.801 ; RAW2RGB:u10|rGreen[5]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.066      ;
; -5.795 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.895      ;
; -5.787 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[16]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.697      ;
; -5.786 ; RAW2RGB:u10|rRed[6]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.602      ;
; -5.786 ; RAW2RGB:u10|rRed[2]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.602      ;
; -5.779 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[9]    ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.689      ;
; -5.779 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[12]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.689      ;
; -5.777 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.199     ; 6.593      ;
; -5.776 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.812      ;
; -5.775 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[10] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.250      ; 7.040      ;
; -5.772 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.021      ; 6.808      ;
; -5.769 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.075     ; 6.709      ;
; -5.764 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.085      ; 6.864      ;
; -5.764 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[16]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.105     ; 6.674      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[17]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[8]      ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[9]      ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[10]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[11]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[12]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[13]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[14]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[15]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.946 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[16]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.364     ; 2.517      ;
; -3.714 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[18]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 2.288      ;
; -3.714 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[20]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 2.288      ;
; -3.714 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[23]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 2.288      ;
; -3.714 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[21]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 2.288      ;
; -3.714 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[22]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 2.288      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[17] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[8]  ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[19] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[16] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[21] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[22] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[18] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[23] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[20] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[15] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[14] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[13] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[12] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[11] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[9]  ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.634 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[10] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.360     ; 2.209      ;
; -3.588 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[19]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 2.162      ;
; -3.145 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|RD_MASK[0]    ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 1.719      ;
; -3.145 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|WR_MASK[0]    ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.361     ; 1.719      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[17]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[8]      ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[9]      ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[10]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[11]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[12]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[13]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[14]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[15]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 3.823  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[16]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.592      ;
; 4.054  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[18]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.364      ;
; 4.054  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[20]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.364      ;
; 4.054  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[23]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.364      ;
; 4.054  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[21]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.364      ;
; 4.054  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[22]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.364      ;
; 4.153  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[19]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.265      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[17] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[8]  ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[22] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[21] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[16] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[18] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[20] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[23] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[19] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[15] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[14] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[13] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[12] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[9]  ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[10] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.343  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[11] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.075      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.481  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 5.466      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.546  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.396      ;
; 4.585  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]    ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 2.833      ;
; 4.586  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|WR_MASK[0]    ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 2.832      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.706  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 5.236      ;
; 4.713  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[18]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.237      ;
; 4.713  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[20]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 5.237      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                            ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.312 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.621      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.387 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.546      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.404 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.529      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.489 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.444      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.497 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.436      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.523 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.410      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.557 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.376      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.563 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.370      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.614 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.319      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
; 16.638 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.295      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 34.926 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.007      ;
; 34.926 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.007      ;
; 34.946 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.985      ;
; 35.243 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.690      ;
; 35.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.689      ;
; 35.250 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.681      ;
; 35.254 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.677      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.187      ; 4.816      ;
; 35.340 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.878      ;
; 35.415 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.521      ;
; 35.415 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.521      ;
; 35.415 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.521      ;
; 35.415 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.521      ;
; 35.435 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.499      ;
; 35.435 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.499      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.477 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.454      ;
; 35.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.376      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.564 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 4.551      ;
; 35.565 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.371      ;
; 35.565 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.371      ;
; 35.585 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.349      ;
; 35.601 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.335      ;
; 35.601 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.335      ;
; 35.601 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.335      ;
; 35.601 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.335      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                       ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.609 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.324      ;
; 35.621 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.313      ;
; 35.621 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.313      ;
; 35.722 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.211      ;
; 35.732 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.204      ;
; 35.732 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.204      ;
; 35.733 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.203      ;
; 35.733 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.203      ;
; 35.739 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.195      ;
; 35.739 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.195      ;
; 35.743 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.191      ;
; 35.743 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.191      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
; 35.789 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 4.330      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO2[18]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.302 ; RAW2RGB:u10|dval_ctrl_en                                                                                                                                     ; RAW2RGB:u10|oDval                                                                                                                                            ; RAW2RGB:u10|dval_ctrl ; GPIO2[18]   ; 0.000        ; 1.719      ; 0.594      ;
; 0.065  ; CMOS_Capture:u0|mPOS_VAL                                                                                                                                     ; RAW2RGB:u10|rDval                                                                                                                                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.377      ; 0.599      ;
; 0.375  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.045      ; 0.577      ;
; 0.375  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.045      ; 0.577      ;
; 0.375  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.045      ; 0.577      ;
; 0.377  ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CMOS_Capture:u0|mSTART                                                                                                                                       ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.377  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.577      ;
; 0.389  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.589      ;
; 0.392  ; rCMOS_DATA[9]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.592      ;
; 0.392  ; rCMOS_DATA[8]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.592      ;
; 0.393  ; rCMOS_DATA[2]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.593      ;
; 0.393  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.593      ;
; 0.393  ; rCMOS_DATA[5]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.592      ;
; 0.393  ; rCMOS_DATA[6]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.592      ;
; 0.394  ; rCMOS_DATA[0]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.594      ;
; 0.394  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.594      ;
; 0.394  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.594      ;
; 0.394  ; rCMOS_DATA[4]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.593      ;
; 0.395  ; rCMOS_DATA[1]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.595      ;
; 0.396  ; rCMOS_DATA[3]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.595      ;
; 0.410  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.045      ; 0.612      ;
; 0.410  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.045      ; 0.612      ;
; 0.426  ; rCMOS_FVAL                                                                                                                                                   ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.626      ;
; 0.427  ; rCMOS_FVAL                                                                                                                                                   ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.627      ;
; 0.438  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.015      ; 0.610      ;
; 0.459  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.015      ; 0.631      ;
; 0.489  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.885      ;
; 0.490  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.886      ;
; 0.490  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.886      ;
; 0.491  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.887      ;
; 0.493  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.693      ;
; 0.500  ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_datain_reg0   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.173      ; 0.860      ;
; 0.500  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.896      ;
; 0.501  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.897      ;
; 0.516  ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; RAW2RGB:u10|rDval                                                                                                                                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.716      ;
; 0.529  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.925      ;
; 0.530  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.926      ;
; 0.535  ; RAW2RGB:u10|wData2_d1[6]                                                                                                                                     ; RAW2RGB:u10|rRed[6]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.328      ; 1.020      ;
; 0.535  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.735      ;
; 0.536  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.736      ;
; 0.536  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.736      ;
; 0.538  ; RAW2RGB:u10|wData2_d1[8]                                                                                                                                     ; RAW2RGB:u10|rRed[8]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.730      ;
; 0.551  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.170      ; 0.908      ;
; 0.552  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.170      ; 0.909      ;
; 0.554  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[0]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.907      ;
; 0.554  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.045      ; 0.756      ;
; 0.555  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[0]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.908      ;
; 0.557  ; RAW2RGB:u10|wData1_d1[9]                                                                                                                                     ; RAW2RGB:u10|rRed[9]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.756      ;
; 0.559  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.912      ;
; 0.560  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.131      ; 0.878      ;
; 0.560  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.913      ;
; 0.561  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.131      ; 0.879      ;
; 0.563  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.170      ; 0.920      ;
; 0.564  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.170      ; 0.921      ;
; 0.566  ; RAW2RGB:u10|wData1_d1[7]                                                                                                                                     ; RAW2RGB:u10|rRed[7]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.763      ;
; 0.566  ; RAW2RGB:u10|wData1_d1[8]                                                                                                                                     ; RAW2RGB:u10|rRed[8]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.763      ;
; 0.567  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.766      ;
; 0.568  ; rCMOS_LVAL                                                                                                                                                   ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.768      ;
; 0.569  ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.769      ;
; 0.569  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.768      ;
; 0.569  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.768      ;
; 0.570  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.769      ;
; 0.571  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.770      ;
; 0.571  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.770      ;
; 0.572  ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.772      ;
; 0.572  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.772      ;
; 0.572  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.771      ;
; 0.573  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.170      ; 0.930      ;
; 0.573  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.772      ;
; 0.573  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.042      ; 0.772      ;
; 0.574  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.170      ; 0.931      ;
; 0.576  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.131      ; 0.894      ;
; 0.577  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.131      ; 0.895      ;
; 0.580  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.933      ;
; 0.581  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.934      ;
; 0.584  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.937      ;
; 0.585  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.166      ; 0.938      ;
; 0.587  ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.788      ;
; 0.587  ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.788      ;
; 0.588  ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.789      ;
; 0.588  ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.789      ;
; 0.588  ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.789      ;
; 0.588  ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.789      ;
; 0.588  ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.788      ;
; 0.588  ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.788      ;
; 0.589  ; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.790      ;
; 0.589  ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.789      ;
; 0.589  ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.789      ;
; 0.589  ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.043      ; 0.789      ;
; 0.590  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.131      ; 0.908      ;
; 0.590  ; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.791      ;
; 0.590  ; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.791      ;
; 0.590  ; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.044      ; 0.791      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.377 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.380 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.392 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.403 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.403 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.406 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.483 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.702      ;
; 0.502 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.721      ;
; 0.509 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.728      ;
; 0.515 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|oRequest                                                                                                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.733      ;
; 0.524 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.535 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.538 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.757      ;
; 0.539 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.757      ;
; 0.542 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.758      ;
; 0.567 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.583 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.589 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.589 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.591 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.592 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.593 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.594 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.594 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.596 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.814      ;
; 0.600 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.600 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|oRequest                                                                                                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.818      ;
; 0.646 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.865      ;
; 0.650 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.174      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.876      ;
; 0.676 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.200      ;
; 0.682 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.684 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.686 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.905      ;
; 0.699 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.918      ;
; 0.723 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.939      ;
; 0.730 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.946      ;
; 0.739 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.958      ;
; 0.744 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.962      ;
; 0.745 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.964      ;
; 0.824 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.842 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.063      ;
; 0.843 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.369      ;
; 0.845 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.857 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.075      ;
; 0.857 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.859 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.384      ;
; 0.860 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.867 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.391      ;
; 0.867 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.870 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Write                                                                                                                                 ; Sdram_Control_4Port:u8|Write                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_address_reg0    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.922      ;
; 0.358 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; Sdram_Control_4Port:u8|command:command1|do_initial                                                                                                           ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[10]                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[9]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u8|command:command1|SA[8]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.383 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u8|command:command1|WE_N                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.384 ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.602      ;
; 0.384 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|DQM[0]                                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.384 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.386 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.394 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.895      ;
; 0.400 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.402 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.403 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.405 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.623      ;
; 0.408 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.408 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.412 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.913      ;
; 0.414 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.632      ;
; 0.418 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.636      ;
; 0.418 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.422 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.923      ;
; 0.440 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.941      ;
; 0.445 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 0.946      ;
; 0.478 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.696      ;
; 0.479 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[11]                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; Sdram_Control_4Port:u8|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u8|SA[0]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                                ; Sdram_Control_4Port:u8|SA[3]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[2]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; Sdram_Control_4Port:u8|command:command1|command_delay[4]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.483 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[23]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.701      ;
; 0.502 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[4]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.721      ;
; 0.503 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[10]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[1]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.503 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.510 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[7]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 0.511 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.729      ;
; 0.516 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.758      ;
; 0.517 ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.520 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.521 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.740      ;
; 0.521 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.740      ;
; 0.521 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.739      ;
; 0.523 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[14]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[5]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.524 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[2]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                            ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; Reset_Delay:u13|oRST_0   ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; Reset_Delay:u13|Cont[0]  ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.391 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.610      ;
; 0.568 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.794      ;
; 0.584 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.803      ;
; 0.728 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.946      ;
; 0.780 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.998      ;
; 0.843 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.066      ;
; 0.858 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.083      ;
; 0.953 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.177      ;
; 0.959 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.178      ;
; 0.970 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; Reset_Delay:u13|Cont[0]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.194      ;
; 1.054 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.272      ;
; 1.056 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.274      ;
; 1.065 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.284      ;
; 1.065 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.284      ;
; 1.066 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.285      ;
; 1.066 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.285      ;
; 1.066 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.285      ;
; 1.067 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.286      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.119     ; 3.390      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.640 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.117     ; 3.392      ;
; -4.534 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.116     ; 3.386      ;
; -4.534 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.114     ; 3.388      ;
; -4.413 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.975      ;
; -4.413 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.972      ;
; -4.413 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.972      ;
; -4.413 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.972      ;
; -4.413 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.377     ; 2.970      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.377     ; 2.970      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.377     ; 2.970      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.377     ; 2.970      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.377     ; 2.970      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.971      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.971      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.971      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.971      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.971      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.373     ; 2.974      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.376     ; 2.971      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.412 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.375     ; 2.972      ;
; -4.411 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.370     ; 2.976      ;
; -4.411 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.370     ; 2.976      ;
; -4.411 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.370     ; 2.976      ;
; -4.411 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.370     ; 2.976      ;
; -4.411 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.370     ; 2.976      ;
; 4.596  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.541     ; 2.808      ;
; 4.596  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.541     ; 2.808      ;
; 4.596  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.541     ; 2.808      ;
; 4.596  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.541     ; 2.808      ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAW2RGB:u10|dval_ctrl'                                                                                    ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                  ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; -3.494 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl_en ; CLOCK_50     ; RAW2RGB:u10|dval_ctrl ; 1.000        ; -1.685     ; 2.804      ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO2[18]'                                                                                                                                                                                               ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[1]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[10]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[2]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[3]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[4]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[5]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[6]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[7]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[8]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[9]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[3]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[2]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[3]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -2.031 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[6]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.213     ; 2.803      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.937 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 2.808      ;
; -1.921 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[9]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.087     ; 2.819      ;
; -1.921 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[9]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.087     ; 2.819      ;
; -1.921 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[4]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.087     ; 2.819      ;
; -1.921 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[5]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.087     ; 2.819      ;
; -1.921 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[6]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.087     ; 2.819      ;
; -1.921 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[9]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.087     ; 2.819      ;
; -1.910 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[7]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.073     ; 2.822      ;
; -1.910 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[8]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.073     ; 2.822      ;
; -1.910 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[7]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.073     ; 2.822      ;
; -1.910 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[8]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.073     ; 2.822      ;
; -1.910 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[7]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.073     ; 2.822      ;
; -1.910 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[8]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.073     ; 2.822      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|oDVAL                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[19]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[10]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[11]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[12]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[13]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[14]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[15]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[16]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[17]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.907 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[18]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.084     ; 2.808      ;
; -1.879 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|oDval                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.060     ; 2.804      ;
; -1.879 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.060     ; 2.804      ;
; -1.879 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[0]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.060     ; 2.804      ;
; -1.879 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData0_d1[0]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.060     ; 2.804      ;
; -1.876 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[0]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.042     ; 2.819      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[6]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[7]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[8]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[4]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[5]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[3]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[2]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[1]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[14]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[13]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[15]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[12]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[11]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[9]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[10]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[0]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.052     ; 2.806      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.051     ; 2.807      ;
; -1.873 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.051     ; 2.807      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[2]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[9]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[4]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[5]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[7]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.851 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[8]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.014     ; 2.822      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[15]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[14]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[8]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[9]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[7]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[11]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[10]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[13]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[12]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[4]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[6]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[5]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[3]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[2]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[1]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.835 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[0]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.011     ; 2.809      ;
; -1.813 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[1]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.004      ; 2.802      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.872     ; 3.167      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.840 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.166      ;
; 14.900 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.869     ; 3.209      ;
; 14.900 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 3.208      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.986 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.147     ; 2.812      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oRequest                                                                                                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 14.988 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.819      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.005 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.138     ; 2.802      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.811      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.006 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.136     ; 2.803      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
; 15.007 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.128     ; 2.810      ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO2[18]'                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.435 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.170      ; 1.764      ;
; 1.435 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.170      ; 1.764      ;
; 1.435 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[29]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.170      ; 1.764      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[26]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[27]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.736 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[28]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 2.022      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[24]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.758 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[25]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.092      ; 2.009      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 1.767 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.131      ; 2.057      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[19]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[9]                                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[10]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[11]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[12]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[13]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[14]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[15]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[16]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[17]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[18]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[19]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[9]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[10]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.139 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[18]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.291      ; 2.617      ;
; 2.209 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[1]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.610      ;
; 2.209 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[2]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.610      ;
; 2.209 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[3]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.610      ;
; 2.209 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[4]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.610      ;
; 2.209 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[5]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.610      ;
; 2.209 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[6]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.610      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[11]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[12]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[13]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[14]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[15]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[16]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[0]                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[1]                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData2_d1[1]                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[17]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.211 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[0]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.214      ; 2.612      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rDval                                                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.217 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.207      ; 2.611      ;
; 2.234 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[1]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.184      ; 2.605      ;
; 2.234 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[2]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.184      ; 2.605      ;
; 2.234 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[3]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.184      ; 2.605      ;
; 2.234 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[4]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.184      ; 2.605      ;
; 2.234 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[5]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.184      ; 2.605      ;
; 2.234 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[6]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.184      ; 2.605      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[14]                                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[8]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[9]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[7]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[10]                                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[12]                                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[4]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[6]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[0]                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.168      ; 2.612      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
; 2.257 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.356      ; 2.770      ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.984 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.613      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.628     ; 2.614      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.629     ; 2.613      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.629     ; 2.613      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.629     ; 2.613      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.985 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.606      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 3.987 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.605      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oRequest                                                                                                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.005 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.639     ; 2.623      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.006 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.615      ;
; 4.007 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.616      ;
; 4.007 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.648     ; 2.616      ;
; 4.047 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.376     ; 2.958      ;
; 4.048 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.376     ; 2.959      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.083 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.963      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
; 4.084 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.379     ; 2.964      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAW2RGB:u10|dval_ctrl'                                                                                    ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                  ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; 3.986 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl_en ; CLOCK_50     ; RAW2RGB:u10|dval_ctrl ; 0.000        ; -1.555     ; 2.608      ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.389 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 2.772      ;
; 4.389 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 2.772      ;
; 4.389 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 2.772      ;
; 4.389 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 2.772      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 2.773      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.768      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.768      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.768      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.768      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.390 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.886     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.767      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.767      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.767      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.767      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.767      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.768      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.768      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 2.771      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.768      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.768      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.768      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.768      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.391 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.889     ; 2.769      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.398 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.613      ;
; 4.399 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.614      ;
; 4.399 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.614      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.053     ; 2.614      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.053     ; 2.614      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.410 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.605      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
; 4.412 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.058     ; 2.611      ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO2[18]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.457 ; 1.000        ; 10.457         ; Port Rate  ; GPIO2[18] ; Rise       ; GPIO2[18]                                                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[24]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[25]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[26]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[27]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[28]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[29]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Pre_LVAL                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[0]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[10]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[12]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[14]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[4]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[6]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[7]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[8]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[9]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[0]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[10]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[12]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[14]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[4]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[8]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mPOS_VAL                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mSTART                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|rSYNC                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[10]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[11]                                                                                                                              ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAW2RGB:u10|dval_ctrl'                                                        ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl_en|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl|q          ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl_en|clk     ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_we_reg          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_address_reg0    ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_datain_reg0     ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_we_reg          ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                            ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ;
; 4.747 ; 4.977        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                               ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                         ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_initial                                                                                                           ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_reada                                                                                                             ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                            ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                              ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                          ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                          ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|INIT_REQ                                                                                                   ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|LOAD_MODE                                                                                                  ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE                                                                                                  ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|REFRESH                                                                                                    ;
; 4.754 ; 4.970        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; 9.592  ; 9.776        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[0]                                             ;
; 9.592  ; 9.776        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|oRST_0                                              ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[10]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[11]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[12]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[13]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[14]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[15]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[16]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[17]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[18]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[19]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[1]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[20]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[21]                                            ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[2]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[3]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[4]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[5]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[6]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[7]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[8]                                             ;
; 9.593  ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[9]                                             ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]                     ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|observablevcoout           ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[0]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[10]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[11]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[12]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[13]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[14]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[15]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[16]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[17]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[18]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[19]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[1]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[20]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[21]|clk                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[2]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[3]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[4]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[5]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[6]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[7]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[8]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[9]|clk                                                     ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|oRST_0|clk                                                      ;
; 9.762  ; 9.762        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                      ;
; 9.762  ; 9.762        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[0]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[10]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[11]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[12]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[13]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[14]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[15]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[16]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[17]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[18]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[19]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[1]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[20]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[21]                                            ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[2]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[3]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[4]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[5]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[6]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[7]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[8]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[9]                                             ;
; 10.006 ; 10.222       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|oRST_0                                              ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.237 ; 10.237       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                      ;
; 10.237 ; 10.237       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                        ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[10]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[11]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[12]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[13]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[14]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[15]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[16]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[17]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[18]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[19]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[1]|clk                                                     ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[20]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[21]|clk                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[2]|clk                                                     ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[3]|clk                                                     ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|oRequest                                                                                                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; 1.930  ; 2.473 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; 1.705  ; 2.284 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; 1.788  ; 2.348 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; 1.844  ; 2.436 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; 1.881  ; 2.473 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; 1.930  ; 2.436 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; 1.593  ; 2.091 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; 1.745  ; 2.242 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; 1.213  ; 1.723 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; 1.206  ; 1.715 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; 1.540  ; 2.051 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; 1.657  ; 2.159 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; 1.803  ; 2.346 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.012  ; 0.179 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; -0.089 ; 0.128 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.012  ; 0.179 ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; 4.353  ; 4.961 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.272  ; 4.836 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.353  ; 4.928 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.240  ; 4.826 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.037  ; 4.614 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.021  ; 4.555 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.002  ; 4.565 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 3.924  ; 4.451 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 3.659  ; 4.200 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.901  ; 4.442 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 3.852  ; 4.394 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.028  ; 4.617 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 3.961  ; 4.520 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.006  ; 4.578 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.254  ; 4.828 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.022  ; 4.585 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.244  ; 4.871 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 3.968  ; 4.513 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.209  ; 4.780 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.011  ; 4.575 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 3.964  ; 4.510 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 3.949  ; 4.504 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 4.027  ; 4.608 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 4.206  ; 4.758 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 4.070  ; 4.646 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 4.258  ; 4.891 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 4.324  ; 4.961 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 4.251  ; 4.892 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 4.018  ; 4.590 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 4.248  ; 4.829 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 3.908  ; 4.451 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; -0.830 ; -1.320 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; -1.310 ; -1.867 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; -1.389 ; -1.929 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; -1.446 ; -2.016 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; -1.482 ; -2.050 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; -1.528 ; -2.015 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; -1.198 ; -1.678 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; -1.356 ; -1.844 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; -0.837 ; -1.328 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; -0.830 ; -1.320 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; -1.147 ; -1.639 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; -1.260 ; -1.743 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; -1.400 ; -1.922 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.467  ; 0.265  ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; 0.467  ; 0.265  ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.375  ; 0.184  ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; -2.992 ; -3.519 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; -3.581 ; -4.131 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; -3.658 ; -4.219 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; -3.549 ; -4.121 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; -3.355 ; -3.917 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; -3.340 ; -3.861 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; -3.321 ; -3.870 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; -3.246 ; -3.761 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; -2.992 ; -3.519 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; -3.221 ; -3.749 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; -3.175 ; -3.703 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; -3.345 ; -3.918 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; -3.282 ; -3.827 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; -3.325 ; -3.882 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; -3.564 ; -4.124 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; -3.340 ; -3.889 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; -3.549 ; -4.161 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; -3.289 ; -3.820 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; -3.520 ; -4.076 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; -3.330 ; -3.880 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; -3.285 ; -3.818 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; -3.269 ; -3.810 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; -3.344 ; -3.910 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; -3.517 ; -4.055 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; -3.386 ; -3.946 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; -3.561 ; -4.179 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; -3.625 ; -4.247 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; -3.554 ; -4.180 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; -3.334 ; -3.892 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; -3.557 ; -4.122 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; -3.229 ; -3.758 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 6.735  ; 6.784  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 6.654  ; 6.760  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 6.735  ; 6.784  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 11.902 ; 12.400 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 8.938  ; 8.965  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 11.048 ; 11.558 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 8.794  ; 8.804  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 9.164  ; 9.265  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 11.902 ; 12.400 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 9.203  ; 9.211  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 9.421  ; 9.513  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 9.514  ; 9.629  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 9.437  ; 9.502  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 9.760  ; 9.732  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 5.630  ; 5.740  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 8.818  ; 8.857  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 9.855  ; 9.959  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 8.894  ; 8.920  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 8.991  ; 8.936  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 8.671  ; 8.689  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 8.609  ; 8.587  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 9.355  ; 9.404  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 8.877  ; 8.881  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 11.496 ; 12.010 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 8.675  ; 8.719  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 2.540  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 3.854  ; 3.866  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 4.361  ; 4.352  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 11.146 ; 11.517 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 8.804  ; 8.826  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 8.751  ; 8.783  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 8.800  ; 8.804  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 8.918  ; 8.881  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 11.146 ; 11.517 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 8.838  ; 8.784  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 8.303  ; 8.277  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 8.476  ; 8.492  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 8.645  ; 8.622  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 8.758  ; 8.785  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 2.487  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 2.487  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 6.477  ; 7.007  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 4.225  ; 4.287  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 4.325  ; 4.385  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 3.987  ; 4.067  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 4.328  ; 4.377  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 6.477  ; 7.007  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 4.472  ; 4.573  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 4.163  ; 4.220  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 4.040  ; 4.058  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 3.931  ; 3.995  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 4.054  ; 4.106  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 4.062  ; 4.102  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 3.919  ; 3.977  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 4.550  ; 4.605  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 4.550  ; 4.605  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 4.407  ; 4.464  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 3.711  ; 3.760  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 4.009  ; 4.045  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 7.115  ; 7.193  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 6.133  ; 6.072  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 6.178  ; 6.148  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 5.797  ; 5.812  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 6.326  ; 6.292  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 6.171  ; 6.091  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 6.253  ; 6.203  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 6.269  ; 6.180  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 6.130  ; 6.165  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 5.839  ; 5.881  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 5.854  ; 5.814  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 6.243  ; 6.154  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 5.716  ; 5.698  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 6.404  ; 6.316  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 6.127  ; 6.108  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 5.854  ; 5.952  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 5.708  ; 5.682  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 6.242  ; 6.270  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 6.204  ; 6.239  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 6.119  ; 6.203  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 6.610  ; 6.661  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 6.863  ; 7.031  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 6.169  ; 6.193  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 5.826  ; 5.901  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 7.115  ; 7.193  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 6.568  ; 6.638  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 6.474  ; 6.519  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 6.192  ; 6.214  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 5.991  ; 6.071  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 6.978  ; 7.022  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 7.076  ; 7.183  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 6.629  ; 6.701  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 6.912  ; 6.866  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 4.287  ; 4.293  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 4.287  ; 4.293  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 4.088  ; 4.110  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 3.891  ; 3.927  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 4.088  ; 4.116  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -0.796 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -0.782 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 6.483  ; 6.583  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 6.483  ; 6.583  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 6.561  ; 6.606  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 2.150  ; 3.412  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 5.253  ; 5.287  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 7.693  ; 8.264  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 5.412  ; 5.488  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 5.475  ; 5.582  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 8.191  ; 8.695  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 5.830  ; 5.900  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 5.708  ; 5.803  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 6.122  ; 6.296  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 6.002  ; 6.064  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 6.608  ; 6.583  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 4.929  ; 4.992  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 5.708  ; 5.791  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 6.389  ; 6.485  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 5.487  ; 5.513  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 5.956  ; 5.940  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 5.212  ; 5.227  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 5.472  ; 5.496  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 5.733  ; 5.754  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 5.242  ; 5.222  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 8.186  ; 8.732  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 5.413  ; 5.480  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 2.150  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 3.402  ; 3.412  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 3.889  ; 3.878  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 4.914  ; 4.925  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 5.907  ; 5.956  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 5.884  ; 5.959  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 5.783  ; 5.802  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 5.872  ; 5.861  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 8.141  ; 8.526  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 5.247  ; 5.180  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 5.016  ; 5.022  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 4.914  ; 4.925  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 5.049  ; 5.023  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 5.302  ; 5.312  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 2.097  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 2.097  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 3.478  ; 3.534  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 3.772  ; 3.832  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 3.868  ; 3.926  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 3.544  ; 3.621  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 3.864  ; 3.911  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 6.026  ; 6.554  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 4.009  ; 4.106  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 3.712  ; 3.767  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 3.594  ; 3.611  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 3.490  ; 3.551  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 3.607  ; 3.658  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 3.616  ; 3.655  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 3.478  ; 3.534  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 3.947  ; 4.002  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 4.084  ; 4.137  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 3.947  ; 4.002  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 3.279  ; 3.326  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 3.564  ; 3.600  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 4.354  ; 4.355  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 4.354  ; 4.373  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 4.799  ; 4.807  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 4.456  ; 4.512  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 4.565  ; 4.577  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 4.390  ; 4.355  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 4.505  ; 4.500  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 4.474  ; 4.467  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 4.510  ; 4.524  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 4.732  ; 4.758  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 4.851  ; 4.835  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 4.735  ; 4.719  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 4.605  ; 4.608  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 4.900  ; 4.882  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 5.181  ; 5.205  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 4.735  ; 4.781  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 4.696  ; 4.638  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 4.923  ; 5.014  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 5.330  ; 5.342  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 5.000  ; 5.010  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 5.480  ; 5.499  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 5.716  ; 5.804  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 5.132  ; 5.217  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 4.952  ; 4.989  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 5.957  ; 5.995  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 5.449  ; 5.441  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 5.348  ; 5.355  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 4.720  ; 4.705  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 4.743  ; 4.777  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 5.553  ; 5.567  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 5.454  ; 5.489  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 5.301  ; 5.313  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 5.592  ; 5.615  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 3.640  ; 3.660  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 3.831  ; 3.837  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 3.640  ; 3.660  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 3.451  ; 3.486  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 3.640  ; 3.667  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -1.166 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -1.153 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 4.308 ;    ;    ; 4.487 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 4.251 ;    ;    ; 4.431 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 4.688 ; 4.312 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.763 ; 4.387 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.763 ; 4.387 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.753 ; 4.377 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 5.246 ; 4.870 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 5.264 ; 4.888 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 5.240 ; 4.864 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 5.240 ; 4.864 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 5.225 ; 4.849 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 5.210 ; 4.834 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 5.234 ; 4.858 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 5.195 ; 4.819 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 5.264 ; 4.888 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 5.526 ; 5.150 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.773 ; 4.397 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 5.526 ; 5.150 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.688 ; 4.312 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 5.532 ; 5.156 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 5.501 ; 5.125 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 5.542 ; 5.166 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.850 ; 5.474 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.869 ; 5.493 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.854 ; 5.478 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 6.080 ; 5.704 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 6.070 ; 5.694 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 6.320 ; 5.944 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 6.330 ; 5.954 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 6.496 ; 6.120 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.849 ; 5.473 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.860 ; 5.484 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.814 ; 5.438 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 5.542 ; 5.166 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.819 ; 5.443 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 4.124 ; 3.763 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.196 ; 3.835 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.196 ; 3.835 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.186 ; 3.825 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.659 ; 4.298 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.676 ; 4.315 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.653 ; 4.292 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.653 ; 4.292 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.639 ; 4.278 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 4.623 ; 4.262 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.646 ; 4.285 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.609 ; 4.248 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.676 ; 4.315 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.928 ; 4.567 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.206 ; 3.845 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.928 ; 4.567 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.124 ; 3.763 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 4.933 ; 4.572 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.904 ; 4.543 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.943 ; 4.582 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.239 ; 4.878 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.257 ; 4.896 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.244 ; 4.883 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.461 ; 5.100 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.451 ; 5.090 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 5.690 ; 5.329 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 5.700 ; 5.339 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 5.859 ; 5.498 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.237 ; 4.876 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.249 ; 4.888 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.204 ; 4.843 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 4.943 ; 4.582 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.207 ; 4.846 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 4.411     ; 4.787     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.480     ; 4.856     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.480     ; 4.856     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.470     ; 4.846     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.959     ; 5.335     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.968     ; 5.344     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.945     ; 5.321     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.945     ; 5.321     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.965     ; 5.341     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 4.915     ; 5.291     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.938     ; 5.314     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.890     ; 5.266     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.968     ; 5.344     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 5.259     ; 5.635     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.490     ; 4.866     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 5.259     ; 5.635     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.411     ; 4.787     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 5.267     ; 5.643     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 5.262     ; 5.638     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 5.277     ; 5.653     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.631     ; 6.007     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.661     ; 6.037     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.645     ; 6.021     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.863     ; 6.239     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.853     ; 6.229     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 6.100     ; 6.476     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 6.110     ; 6.486     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 6.274     ; 6.650     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.641     ; 6.017     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.641     ; 6.017     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.605     ; 5.981     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 5.277     ; 5.653     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.611     ; 5.987     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 3.858     ; 4.219     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.924     ; 4.285     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.924     ; 4.285     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.914     ; 4.275     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.383     ; 4.744     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.392     ; 4.753     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.370     ; 4.731     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.370     ; 4.731     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.389     ; 4.750     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 4.340     ; 4.701     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.362     ; 4.723     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.316     ; 4.677     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.392     ; 4.753     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.671     ; 5.032     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.934     ; 4.295     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.671     ; 5.032     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.858     ; 4.219     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 4.679     ; 5.040     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.674     ; 5.035     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.689     ; 5.050     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.029     ; 5.390     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.057     ; 5.418     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.043     ; 5.404     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.252     ; 5.613     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.242     ; 5.603     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 5.479     ; 5.840     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 5.489     ; 5.850     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 5.646     ; 6.007     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.037     ; 5.398     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.039     ; 5.400     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.003     ; 5.364     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 4.689     ; 5.050     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.008     ; 5.369     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                         ; Synchronization Node                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -4.116         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;                ;              ;                  ; -0.132       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ;                ;              ;                  ; -3.984       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.789         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;                ;              ;                  ; -0.284       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ;                ;              ;                  ; -3.505       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.783         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;                ;              ;                  ; -0.272       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ;                ;              ;                  ; -3.511       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.703         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;                ;              ;                  ; -0.166       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ;                ;              ;                  ; -3.537       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.398         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;                ;              ;                  ; 0.139        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ;                ;              ;                  ; -3.537       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.295         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;                ;              ;                  ; 0.284        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ;                ;              ;                  ; -3.579       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.185         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;                ;              ;                  ; 0.140        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ;                ;              ;                  ; -3.325       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.106         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;                ;              ;                  ; 0.282        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ;                ;              ;                  ; -3.388       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.084         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;                ;              ;                  ; 0.141        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ;                ;              ;                  ; -3.225       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.970         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;                ;              ;                  ; 0.283        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ;                ;              ;                  ; -3.253       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 14.856         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;                ;              ;                  ; 8.704        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;                ;              ;                  ; 6.152        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 14.961         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 9.109        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 5.852        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.018         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;                ;              ;                  ; 8.693        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;                ;              ;                  ; 6.325        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.055         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 8.725        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 6.330        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.057         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;                ;              ;                  ; 9.246        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ;                ;              ;                  ; 5.811        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.124         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 8.655        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 6.469        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.267         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 8.843        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 6.424        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.310         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 8.704        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 6.606        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.323         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;                ;              ;                  ; 8.752        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ;                ;              ;                  ; 6.571        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.411         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 8.854        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 6.557        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.499         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;                ;              ;                  ; 8.922        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ;                ;              ;                  ; 6.577        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.572         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;                ;              ;                  ; 9.046        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ;                ;              ;                  ; 6.526        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.614         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;                ;              ;                  ; 8.898        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ;                ;              ;                  ; 6.716        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.735         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;                ;              ;                  ; 9.067        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ;                ;              ;                  ; 6.668        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.775         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;                ;              ;                  ; 8.924        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ;                ;              ;                  ; 6.851        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.846         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;                ;              ;                  ; 9.044        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ;                ;              ;                  ; 6.802        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.863         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 8.674        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 7.189        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 16.087         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 8.945        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 7.142        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.109         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;                ;              ;                  ; 8.896        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ;                ;              ;                  ; 7.213        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.212         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;                ;              ;                  ; 9.045        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ;                ;              ;                  ; 7.167        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.104         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 38.764       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 36.340       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.134         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 38.767       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 36.367       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.502         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 38.963       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 36.539       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.546         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 38.886       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 36.660       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.599         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 39.084       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 36.515       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.623         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 38.937       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 36.686       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.743         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;                ;              ;                  ; 38.947       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;                ;              ;                  ; 36.796       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.760         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;                ;              ;                  ; 38.937       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;                ;              ;                  ; 36.823       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.210         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 38.939       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 37.271       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.326         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 39.083       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 37.243       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; 151.26 MHz ; 95.63 MHz       ; GPIO2[18]                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 202.39 MHz ; 202.39 MHz      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 219.64 MHz ; 219.64 MHz      ; u11|altpll_component|auto_generated|pll1|clk[0]           ;                                                               ;
; 300.57 MHz ; 250.0 MHz       ; CLOCK_50                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -5.611 ; -478.307      ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.467 ; -110.047      ;
; CLOCK_50                                                  ; 16.673 ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 35.447 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -1.267 ; -1.267        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.311  ; 0.000         ;
; CLOCK_50                                                  ; 0.312  ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 0.312  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.999 ; -371.331      ;
; RAW2RGB:u10|dval_ctrl                                     ; -3.063 ; -3.063        ;
; GPIO2[18]                                                 ; -1.665 ; -312.880      ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 15.437 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; GPIO2[18]                                                 ; 1.306 ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 3.504 ; 0.000         ;
; RAW2RGB:u10|dval_ctrl                                     ; 3.613 ; 0.000         ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.861 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -9.457 ; -327.809      ;
; RAW2RGB:u10|dval_ctrl                                     ; -1.000 ; -1.000        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.740  ; 0.000         ;
; CLOCK_50                                                  ; 9.588  ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 19.747 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO2[18]'                                                                                                 ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -5.611 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.730      ;
; -5.597 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.513      ;
; -5.561 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.813      ;
; -5.530 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.446      ;
; -5.507 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.423      ;
; -5.483 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.574      ;
; -5.465 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.490      ;
; -5.448 ; RAW2RGB:u10|rGreen[3]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.700      ;
; -5.440 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.356      ;
; -5.435 ; RAW2RGB:u10|rGreen[4]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.687      ;
; -5.417 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.071     ; 6.361      ;
; -5.408 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.433      ;
; -5.392 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.483      ;
; -5.379 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.221      ;
; -5.366 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.391      ;
; -5.361 ; RAW2RGB:u10|rGreen[6]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.613      ;
; -5.351 ; RAW2RGB:u10|rGreen[5]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.603      ;
; -5.327 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.071     ; 6.271      ;
; -5.319 ; RAW2RGB:u10|rRed[2]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.161      ;
; -5.310 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.429      ;
; -5.307 ; RAW2RGB:u10|rBlue[4]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.332      ;
; -5.290 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.409      ;
; -5.289 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.131      ;
; -5.280 ; RAW2RGB:u10|rRed[3]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.122      ;
; -5.280 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.196      ;
; -5.279 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.398      ;
; -5.279 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.398      ;
; -5.279 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.398      ;
; -5.266 ; RAW2RGB:u10|rBlue[5]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.291      ;
; -5.265 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.181      ;
; -5.261 ; RAW2RGB:u10|rGreen[8]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.513      ;
; -5.255 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.507      ;
; -5.252 ; RAW2RGB:u10|rGreen[7]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.504      ;
; -5.251 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.167      ;
; -5.250 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.369      ;
; -5.249 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.165      ;
; -5.229 ; RAW2RGB:u10|rRed[2]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.071      ;
; -5.216 ; RAW2RGB:u10|rRed[4]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.058      ;
; -5.213 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.129      ;
; -5.206 ; RAW2RGB:u10|rBlue[6]   ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.231      ;
; -5.198 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.114      ;
; -5.190 ; RAW2RGB:u10|rRed[3]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.032      ;
; -5.184 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.100      ;
; -5.182 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.273      ;
; -5.182 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.098      ;
; -5.180 ; RAW2RGB:u10|rRed[5]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 6.022      ;
; -5.180 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.299      ;
; -5.177 ; RAW2RGB:u10|rGreen[9]  ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.429      ;
; -5.164 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.189      ;
; -5.162 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.253      ;
; -5.158 ; RAW2RGB:u10|rGreen[10] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.410      ;
; -5.157 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[18]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.073      ;
; -5.151 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.242      ;
; -5.151 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.242      ;
; -5.151 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.242      ;
; -5.144 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.169      ;
; -5.142 ; RAW2RGB:u10|rGreen[3]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.394      ;
; -5.133 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.158      ;
; -5.133 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.158      ;
; -5.133 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.158      ;
; -5.129 ; RAW2RGB:u10|rGreen[4]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.381      ;
; -5.126 ; RAW2RGB:u10|rRed[4]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 5.968      ;
; -5.122 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.213      ;
; -5.115 ; RAW2RGB:u10|rRed[6]    ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 5.957      ;
; -5.107 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.132      ;
; -5.105 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[18] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.357      ;
; -5.104 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.129      ;
; -5.100 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.071     ; 6.044      ;
; -5.091 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.182      ;
; -5.090 ; RAW2RGB:u10|rRed[5]    ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 5.932      ;
; -5.090 ; RAW2RGB:u10|rRed[8]    ; Curve_Averaging:u111|mRed[18]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.006      ;
; -5.087 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.112      ;
; -5.087 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[16]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.003      ;
; -5.086 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[9]    ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.002      ;
; -5.086 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[12]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 6.002      ;
; -5.085 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.071     ; 6.029      ;
; -5.076 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.101      ;
; -5.076 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.101      ;
; -5.076 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.101      ;
; -5.073 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[15]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.192      ;
; -5.071 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.071     ; 6.015      ;
; -5.071 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.162      ;
; -5.069 ; RAW2RGB:u10|rRed[9]    ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.071     ; 6.013      ;
; -5.065 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.090      ;
; -5.064 ; RAW2RGB:u10|rRed[7]    ; Curve_Averaging:u111|mRed[10]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.099     ; 5.980      ;
; -5.062 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 5.904      ;
; -5.061 ; RAW2RGB:u10|rGreen[2]  ; Curve_Averaging:u111|mGreen[10] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.313      ;
; -5.060 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.151      ;
; -5.060 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.151      ;
; -5.060 ; RAW2RGB:u10|rBlue[8]   ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.151      ;
; -5.055 ; RAW2RGB:u10|rGreen[6]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.307      ;
; -5.052 ; RAW2RGB:u10|rBlue[7]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.076      ; 6.143      ;
; -5.047 ; RAW2RGB:u10|rRed[1]    ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.173     ; 5.889      ;
; -5.047 ; RAW2RGB:u10|rBlue[2]   ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.072      ;
; -5.045 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.070      ;
; -5.045 ; RAW2RGB:u10|rGreen[5]  ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.237      ; 6.297      ;
; -5.041 ; RAW2RGB:u10|rBlue[9]   ; Curve_Averaging:u111|mBlue[14]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.104      ; 6.160      ;
; -5.034 ; RAW2RGB:u10|rBlue[1]   ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.059      ;
; -5.034 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.059      ;
; -5.034 ; RAW2RGB:u10|rBlue[3]   ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.010      ; 6.059      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[17]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[8]      ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[9]      ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[10]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[11]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[12]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[13]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[14]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[15]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.467 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[16]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.086     ; 2.316      ;
; -3.252 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[18]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.103      ;
; -3.252 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[20]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.103      ;
; -3.252 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[23]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.103      ;
; -3.252 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[21]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.103      ;
; -3.252 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[22]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.103      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[17] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[8]  ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[19] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[16] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[21] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[22] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[18] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[23] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[20] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[15] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[14] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[13] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[12] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[11] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[9]  ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.159 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[10] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.083     ; 2.011      ;
; -3.125 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[19]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 1.976      ;
; -2.724 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|RD_MASK[0]    ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 1.575      ;
; -2.724 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|WR_MASK[0]    ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 1.575      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[17]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[8]      ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[9]      ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[10]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[11]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[12]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[13]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[14]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[15]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.491  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[16]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.194     ; 3.260      ;
; 4.706  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[18]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 3.047      ;
; 4.706  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[20]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 3.047      ;
; 4.706  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[23]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 3.047      ;
; 4.706  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[21]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 3.047      ;
; 4.706  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[22]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 3.047      ;
; 4.815  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[19]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.938      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[17] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[8]  ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[22] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[21] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[16] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[18] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[20] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[23] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[19] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[15] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[14] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[13] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[12] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[9]  ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[10] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 4.971  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[11] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.782      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.059  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.893      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.152  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.796      ;
; 5.217  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]    ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.536      ;
; 5.218  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|WR_MASK[0]    ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.192     ; 2.535      ;
; 5.269  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[18]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.685      ;
; 5.269  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[20]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.685      ;
; 5.269  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[23]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.685      ;
; 5.269  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[21]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.685      ;
; 5.269  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[22]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.685      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
; 5.273  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 4.675      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                             ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.673 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.267      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.758 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.182      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.772 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.168      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.840 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.100      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.848 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.092      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.874 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.066      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.903 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.035      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.904 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.036      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.959 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.981      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
; 16.988 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.950      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.447 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 4.493      ;
; 35.447 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 4.493      ;
; 35.461 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.477      ;
; 35.729 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 4.211      ;
; 35.731 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 4.209      ;
; 35.731 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.207      ;
; 35.736 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.202      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.779 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 4.324      ;
; 35.798 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 4.389      ;
; 35.908 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.034      ;
; 35.908 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.034      ;
; 35.910 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.032      ;
; 35.910 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.032      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.920 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 4.018      ;
; 35.922 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 4.018      ;
; 35.924 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 4.016      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.002 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.162      ; 4.098      ;
; 36.010 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.930      ;
; 36.028 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.914      ;
; 36.028 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.914      ;
; 36.042 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.898      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                       ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.893      ;
; 36.061 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.881      ;
; 36.061 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.881      ;
; 36.062 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.880      ;
; 36.062 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.880      ;
; 36.075 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.865      ;
; 36.076 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.864      ;
; 36.170 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.770      ;
; 36.190 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.752      ;
; 36.192 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.750      ;
; 36.192 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.748      ;
; 36.192 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.750      ;
; 36.194 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.748      ;
; 36.194 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.746      ;
; 36.197 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.743      ;
; 36.199 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.741      ;
; 36.242 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.700      ;
; 36.242 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 3.700      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.244 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.861      ;
; 36.246 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.859      ;
; 36.246 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.167      ; 3.859      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO2[18]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.267 ; RAW2RGB:u10|dval_ctrl_en                                                                                                                                     ; RAW2RGB:u10|oDval                                                                                                                                            ; RAW2RGB:u10|dval_ctrl ; GPIO2[18]   ; 0.000        ; 1.642      ; 0.539      ;
; 0.048  ; CMOS_Capture:u0|mPOS_VAL                                                                                                                                     ; RAW2RGB:u10|rDval                                                                                                                                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.351      ; 0.543      ;
; 0.328  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.511      ;
; 0.328  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.511      ;
; 0.328  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.511      ;
; 0.329  ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CMOS_Capture:u0|mSTART                                                                                                                                       ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.329  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.511      ;
; 0.347  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.037      ; 0.528      ;
; 0.354  ; rCMOS_DATA[6]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.537      ;
; 0.355  ; rCMOS_DATA[5]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.538      ;
; 0.356  ; rCMOS_DATA[4]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.539      ;
; 0.356  ; rCMOS_DATA[9]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.037      ; 0.537      ;
; 0.356  ; rCMOS_DATA[8]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.037      ; 0.537      ;
; 0.357  ; rCMOS_DATA[2]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.539      ;
; 0.357  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.539      ;
; 0.357  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.539      ;
; 0.357  ; rCMOS_DATA[3]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.540      ;
; 0.358  ; rCMOS_DATA[0]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.540      ;
; 0.358  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.540      ;
; 0.359  ; rCMOS_DATA[1]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.541      ;
; 0.373  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.556      ;
; 0.373  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.556      ;
; 0.386  ; rCMOS_FVAL                                                                                                                                                   ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.568      ;
; 0.387  ; rCMOS_FVAL                                                                                                                                                   ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.569      ;
; 0.392  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.011      ; 0.547      ;
; 0.409  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.011      ; 0.564      ;
; 0.439  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.037      ; 0.620      ;
; 0.465  ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; RAW2RGB:u10|rDval                                                                                                                                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.647      ;
; 0.475  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.815      ;
; 0.476  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.816      ;
; 0.477  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.817      ;
; 0.478  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.818      ;
; 0.482  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.664      ;
; 0.483  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.665      ;
; 0.483  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.665      ;
; 0.485  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.825      ;
; 0.487  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.827      ;
; 0.493  ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_datain_reg0   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.139      ; 0.801      ;
; 0.495  ; RAW2RGB:u10|wData2_d1[6]                                                                                                                                     ; RAW2RGB:u10|rRed[6]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.297      ; 0.936      ;
; 0.499  ; RAW2RGB:u10|wData2_d1[8]                                                                                                                                     ; RAW2RGB:u10|rRed[8]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.669      ;
; 0.501  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.684      ;
; 0.503  ; RAW2RGB:u10|wData1_d1[9]                                                                                                                                     ; RAW2RGB:u10|rRed[9]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.036      ; 0.683      ;
; 0.509  ; RAW2RGB:u10|wData1_d1[8]                                                                                                                                     ; RAW2RGB:u10|rRed[8]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.688      ;
; 0.510  ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.694      ;
; 0.510  ; RAW2RGB:u10|wData1_d1[7]                                                                                                                                     ; RAW2RGB:u10|rRed[7]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.689      ;
; 0.511  ; rCMOS_LVAL                                                                                                                                                   ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.693      ;
; 0.512  ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.696      ;
; 0.512  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.691      ;
; 0.513  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.853      ;
; 0.513  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.692      ;
; 0.513  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.692      ;
; 0.514  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.693      ;
; 0.515  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.171      ; 0.855      ;
; 0.516  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.037      ; 0.697      ;
; 0.516  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.695      ;
; 0.516  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.695      ;
; 0.517  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.696      ;
; 0.518  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.697      ;
; 0.518  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.697      ;
; 0.525  ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.710      ;
; 0.525  ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.710      ;
; 0.526  ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.711      ;
; 0.526  ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.711      ;
; 0.526  ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.711      ;
; 0.526  ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.711      ;
; 0.526  ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.710      ;
; 0.526  ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.710      ;
; 0.527  ; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.712      ;
; 0.527  ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.711      ;
; 0.527  ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.711      ;
; 0.527  ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.711      ;
; 0.528  ; CMOS_Capture:u0|X_Cont[6]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[6]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.712      ;
; 0.529  ; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.714      ;
; 0.529  ; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.714      ;
; 0.529  ; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.714      ;
; 0.530  ; CMOS_Capture:u0|Y_Cont[4]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[4]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.715      ;
; 0.530  ; CMOS_Capture:u0|Y_Cont[14]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[14]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.715      ;
; 0.530  ; CMOS_Capture:u0|Y_Cont[12]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[12]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.715      ;
; 0.530  ; CMOS_Capture:u0|X_Cont[9]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[9]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.714      ;
; 0.530  ; CMOS_Capture:u0|X_Cont[7]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[7]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.714      ;
; 0.531  ; CMOS_Capture:u0|Y_Cont[8]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[8]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.716      ;
; 0.531  ; CMOS_Capture:u0|Y_Cont[10]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[10]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.041      ; 0.716      ;
; 0.531  ; CMOS_Capture:u0|X_Cont[14]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[14]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.715      ;
; 0.531  ; CMOS_Capture:u0|X_Cont[12]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[12]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.715      ;
; 0.531  ; CMOS_Capture:u0|X_Cont[4]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[4]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.715      ;
; 0.532  ; CMOS_Capture:u0|X_Cont[8]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[8]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.716      ;
; 0.532  ; CMOS_Capture:u0|X_Cont[10]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[10]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.040      ; 0.716      ;
; 0.533  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.035      ; 0.712      ;
; 0.534  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.132      ; 0.835      ;
; 0.534  ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.038      ; 0.716      ;
; 0.534  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.717      ;
; 0.535  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[5]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[5]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.039      ; 0.718      ;
; 0.536  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.132      ; 0.837      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Write                                                                                                                                 ; Sdram_Control_4Port:u8|Write                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; Sdram_Control_4Port:u8|command:command1|do_initial                                                                                                           ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.338 ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[10]                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[9]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u8|command:command1|SA[8]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|DQM[0]                                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_address_reg0    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.850      ;
; 0.346 ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u8|command:command1|WE_N                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.550      ;
; 0.356 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.359 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.559      ;
; 0.363 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.569      ;
; 0.375 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.573      ;
; 0.377 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.381 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.827      ;
; 0.396 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.842      ;
; 0.409 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.856      ;
; 0.423 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.870      ;
; 0.428 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.874      ;
; 0.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[11]                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; Sdram_Control_4Port:u8|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u8|SA[0]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                                ; Sdram_Control_4Port:u8|SA[3]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.631      ;
; 0.434 ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[2]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.435 ; Sdram_Control_4Port:u8|command:command1|command_delay[4]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.634      ;
; 0.435 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[23]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.634      ;
; 0.462 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.462 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[4]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.463 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.463 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[10]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[1]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.463 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.463 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.662      ;
; 0.464 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.663      ;
; 0.466 ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.470 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.669      ;
; 0.473 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[7]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.672      ;
; 0.474 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.694      ;
; 0.480 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[14]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[5]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.481 ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.680      ;
; 0.481 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[2]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.680      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                             ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; Reset_Delay:u13|oRST_0   ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; Reset_Delay:u13|Cont[0]  ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.348 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.547      ;
; 0.510 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.526 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.725      ;
; 0.664 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.862      ;
; 0.709 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.907      ;
; 0.754 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.953      ;
; 0.758 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.970      ;
; 0.773 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.972      ;
; 0.843 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.042      ;
; 0.847 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.048      ;
; 0.851 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.051      ;
; 0.852 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.049      ;
; 0.852 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.049      ;
; 0.854 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.058      ;
; 0.860 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.059      ;
; 0.860 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.059      ;
; 0.864 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.065      ;
; 0.867 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.066      ;
; 0.869 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.066      ;
; 0.888 ; Reset_Delay:u13|Cont[0]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.090      ;
; 0.940 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.139      ;
; 0.940 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.139      ;
; 0.941 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.140      ;
; 0.941 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.138      ;
; 0.941 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.138      ;
; 0.943 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.142      ;
; 0.944 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.143      ;
; 0.944 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.143      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.331 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.336 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.345 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.349 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.360 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.361 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.428 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.627      ;
; 0.447 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.646      ;
; 0.450 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.649      ;
; 0.457 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|oRequest                                                                                                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.655      ;
; 0.472 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.485 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.489 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.686      ;
; 0.492 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.495 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.512 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.520 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.527 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.528 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.528 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.531 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.533 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.535 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.535 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.536 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.734      ;
; 0.537 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|oRequest                                                                                                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.539 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.594 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.793      ;
; 0.601 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.800      ;
; 0.621 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.087      ;
; 0.624 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.823      ;
; 0.626 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.628 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.827      ;
; 0.630 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.637 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.103      ;
; 0.650 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.847      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.854      ;
; 0.671 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.870      ;
; 0.679 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.878      ;
; 0.688 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.887      ;
; 0.756 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.759 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.759 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.966      ;
; 0.765 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.769 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.770 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.777 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.976      ;
; 0.781 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.784 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.784 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.784 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.999 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.007      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.997 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.872     ; 3.003      ;
; -3.912 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.868     ; 3.004      ;
; -3.910 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.870     ; 3.000      ;
; -3.801 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.092     ; 2.644      ;
; -3.801 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.092     ; 2.644      ;
; -3.801 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.092     ; 2.644      ;
; -3.801 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.092     ; 2.644      ;
; -3.801 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.092     ; 2.644      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.098     ; 2.637      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.098     ; 2.637      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.098     ; 2.637      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.098     ; 2.637      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.098     ; 2.637      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.093     ; 2.642      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.097     ; 2.638      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.097     ; 2.638      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.639      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.097     ; 2.638      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.639      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.639      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.639      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.097     ; 2.638      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.097     ; 2.638      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.094     ; 2.641      ;
; -3.800 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.097     ; 2.638      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; -3.798 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.096     ; 2.637      ;
; 5.237  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 2.504      ;
; 5.237  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.204     ; 2.504      ;
; 5.237  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 2.505      ;
; 5.237  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.203     ; 2.505      ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAW2RGB:u10|dval_ctrl'                                                                                     ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                  ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; -3.063 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl_en ; CLOCK_50     ; RAW2RGB:u10|dval_ctrl ; 1.000        ; -1.557     ; 2.501      ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO2[18]'                                                                                                                                                                                                ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[1]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[10]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[2]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[3]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[4]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[5]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[6]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[7]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[8]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[9]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[3]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[2]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[3]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.665 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[6]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.149     ; 2.501      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.569 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.050     ; 2.504      ;
; -1.554 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[9]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.024     ; 2.515      ;
; -1.554 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[9]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.024     ; 2.515      ;
; -1.554 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[4]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.024     ; 2.515      ;
; -1.554 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[5]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.024     ; 2.515      ;
; -1.554 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[6]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.024     ; 2.515      ;
; -1.554 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[9]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.024     ; 2.515      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|oDVAL                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[19]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[10]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[11]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[12]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[13]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[14]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[15]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[16]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[17]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.545 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[18]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.025     ; 2.505      ;
; -1.543 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[7]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.010     ; 2.518      ;
; -1.543 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[8]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.010     ; 2.518      ;
; -1.543 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[7]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.010     ; 2.518      ;
; -1.543 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[8]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.010     ; 2.518      ;
; -1.543 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[7]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.010     ; 2.518      ;
; -1.543 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[8]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.010     ; 2.518      ;
; -1.540 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.021     ; 2.504      ;
; -1.520 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[0]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.010      ; 2.515      ;
; -1.516 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|oDval                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.000      ; 2.501      ;
; -1.516 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.000      ; 2.501      ;
; -1.516 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[0]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.000      ; 2.501      ;
; -1.516 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData0_d1[0]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.000      ; 2.501      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[6]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[7]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[8]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[4]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[5]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[3]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[2]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[1]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[14]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[13]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[15]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[12]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[11]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[9]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[10]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.509 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[0]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.008      ; 2.502      ;
; -1.507 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.011      ; 2.503      ;
; -1.507 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.011      ; 2.503      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[2]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[9]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[4]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[5]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[7]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.485 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[8]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.048      ; 2.518      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[15]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[14]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[8]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[9]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[7]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[11]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[10]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[13]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[12]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[4]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[6]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[5]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[3]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[2]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[1]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.479 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[0]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; 0.041      ; 2.505      ;
; -1.476 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]               ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.147      ; 2.638      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.437 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.624     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.440 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.621     ; 2.827      ;
; 15.481 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.622     ; 2.867      ;
; 15.484 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.619     ; 2.867      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oRequest                                                                                                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.575 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.855     ; 2.515      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.576 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.862     ; 2.507      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.590 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.856     ; 2.499      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.591 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.507      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.847     ; 2.506      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
; 15.592 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.854     ; 2.499      ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO2[18]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.306 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.139      ; 1.587      ;
; 1.306 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.139      ; 1.587      ;
; 1.306 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[29] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.139      ; 1.587      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[26] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[27] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.591 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[28] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.096      ; 1.829      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[24] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.597 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[25] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.066      ; 1.805      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]  ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.616 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.100      ; 1.858      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[19]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[9]                                                                                                       ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[10]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[11]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[12]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[13]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[14]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[15]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[16]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[17]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[18]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[19]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[10]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.857 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[18]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.315      ; 2.346      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|Pre_FVAL                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mSTART                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_FVAL                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rDval                                                                                                                   ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_LVAL                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.925 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.240      ; 2.339      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[11]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[12]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[13]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[14]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[15]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[16]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[0]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[1]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData2_d1[1]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[17]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.928 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[0]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.239      ; 2.341      ;
; 1.930 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[1]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.235      ; 2.339      ;
; 1.930 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[2]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.235      ; 2.339      ;
; 1.930 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[3]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.235      ; 2.339      ;
; 1.930 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[4]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.235      ; 2.339      ;
; 1.930 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[5]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.235      ; 2.339      ;
; 1.930 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[6]                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.235      ; 2.339      ;
; 1.933 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[1]                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.227      ; 2.334      ;
; 1.933 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[2]                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.227      ; 2.334      ;
; 1.933 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[3]                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.227      ; 2.334      ;
; 1.933 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[4]                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.227      ; 2.334      ;
; 1.933 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[5]                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.227      ; 2.334      ;
; 1.933 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[6]                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.227      ; 2.334      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[15]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[14]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[8]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[9]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[7]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[11]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[10]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[13]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[12]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[4]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[6]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[5]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[3]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[2]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[1]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.964 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|X_Cont[0]                                                                                                           ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.202      ; 2.340      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[2]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData2_d1[9]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData2_d1[4]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData2_d1[5]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
; 1.968 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.209      ; 2.351      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 2.341      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.504 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 2.334      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.505 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.333      ;
; 3.521 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 2.343      ;
; 3.521 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.522 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.423     ; 2.343      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oRequest                                                                                                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.523 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.351      ;
; 3.559 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.182     ; 2.646      ;
; 3.561 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.645      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.593 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.185     ; 2.650      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
; 3.595 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.188     ; 2.649      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAW2RGB:u10|dval_ctrl'                                                                                     ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                  ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; 3.613 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl_en ; CLOCK_50     ; RAW2RGB:u10|dval_ctrl ; 0.000        ; -1.441     ; 2.336      ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.861 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.764     ; 2.341      ;
; 3.868 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.771     ; 2.341      ;
; 3.868 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.771     ; 2.341      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                          ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.338      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.872 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.334      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.778     ; 2.339      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.873 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.785     ; 2.332      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.669     ; 2.479      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.669     ; 2.479      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.669     ; 2.479      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.485      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.669     ; 2.479      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.485      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.485      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.669     ; 2.479      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.668     ; 2.480      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.668     ; 2.480      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.485      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.668     ; 2.480      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.665     ; 2.483      ;
; 3.894 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.663     ; 2.485      ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO2[18]'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.457 ; 1.000        ; 10.457         ; Port Rate  ; GPIO2[18] ; Rise       ; GPIO2[18]                                                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[24]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[25]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[26]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[27]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[28]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[29]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; GPIO2[18] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Pre_LVAL                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[0]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[10]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[12]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[14]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[3]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[4]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[5]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[6]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[7]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[8]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[9]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[0]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[10]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[12]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[14]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[2]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[4]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[6]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[7]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[8]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[9]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mPOS_VAL                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mSTART                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|rSYNC                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[10]                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[11]                                                                                                                              ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAW2RGB:u10|dval_ctrl'                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl_en|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl|q          ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl_en|clk     ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_address_reg0    ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_we_reg          ;
; 4.742 ; 4.972        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_datain_reg0     ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_address_reg0    ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_we_reg          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_datain_reg0     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|DQM[1]                                                                                                                                ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                                ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                                ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[1]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|command_delay[1]                                                                                                     ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|command_done                                                                                                         ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_initial                                                                                                           ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_reada                                                                                                             ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|do_writea                                                                                                            ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                              ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                          ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|INIT_REQ                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|LOAD_MODE                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|PRECHARGE                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|REFRESH                                                                                                    ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[23]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[0]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[10]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[11]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[12]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[13]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[14]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[15]                                                                                                  ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[1]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[2]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[3]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[4]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[5]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[6]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[7]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[8]                                                                                                   ;
; 4.749 ; 4.965        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|control_interface:control1|timer[9]                                                                                                   ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                          ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                    ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                    ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ;
; 4.750 ; 4.966        ; 0.216          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[0]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[10]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[11]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[12]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[13]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[14]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[15]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[16]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[17]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[18]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[19]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[1]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[20]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[21]                                            ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[2]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[3]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[4]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[5]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[6]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[7]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[8]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[9]                                             ;
; 9.588  ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|oRST_0                                              ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]                     ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|observablevcoout           ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[0]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[10]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[11]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[12]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[13]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[14]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[15]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[16]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[17]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[18]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[19]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[1]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[20]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[21]|clk                                                    ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[2]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[3]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[4]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[5]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[6]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[7]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[8]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[9]|clk                                                     ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|oRST_0|clk                                                      ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                      ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[0]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[10]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[11]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[12]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[13]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[14]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[15]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[16]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[17]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[18]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[19]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[1]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[20]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[21]                                            ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[2]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[3]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[4]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[5]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[6]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[7]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[8]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[9]                                             ;
; 10.011 ; 10.227       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|oRST_0                                              ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                      ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                        ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[0]|clk                                                     ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[10]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[11]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[12]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[13]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[14]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[15]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[16]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[17]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[18]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[19]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[1]|clk                                                     ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[20]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[21]|clk                                                    ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[2]|clk                                                     ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ;
; 19.749 ; 19.965       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|oRequest                                                                                                                                  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; 1.608  ; 2.053 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; 1.405  ; 1.881 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; 1.472  ; 1.937 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; 1.533  ; 2.027 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; 1.564  ; 2.053 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; 1.608  ; 2.016 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; 1.299  ; 1.715 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; 1.437  ; 1.857 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; 0.938  ; 1.378 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; 0.932  ; 1.372 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; 1.247  ; 1.685 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; 1.363  ; 1.776 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; 1.498  ; 1.952 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; -0.026 ; 0.176 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; -0.112 ; 0.127 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; -0.026 ; 0.176 ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; 3.791  ; 4.322 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.718  ; 4.174 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.791  ; 4.274 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.687  ; 4.160 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 3.503  ; 3.984 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 3.482  ; 3.948 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 3.473  ; 3.941 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 3.396  ; 3.837 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 3.149  ; 3.614 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.372  ; 3.835 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 3.333  ; 3.784 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 3.492  ; 3.981 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 3.428  ; 3.896 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 3.471  ; 3.958 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.702  ; 4.174 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 3.489  ; 3.955 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.692  ; 4.215 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 3.430  ; 3.889 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 3.661  ; 4.127 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 3.474  ; 3.948 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 3.435  ; 3.894 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 3.420  ; 3.890 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 3.498  ; 3.981 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 3.660  ; 4.113 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 3.533  ; 4.025 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 3.705  ; 4.233 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 3.764  ; 4.322 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 3.699  ; 4.226 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 3.487  ; 3.969 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 3.696  ; 4.172 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 3.379  ; 3.839 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; -0.598 ; -1.026 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; -1.054 ; -1.515 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; -1.118 ; -1.569 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; -1.180 ; -1.659 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; -1.210 ; -1.683 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; -1.251 ; -1.647 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; -0.949 ; -1.353 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; -1.093 ; -1.506 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; -0.605 ; -1.032 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; -0.598 ; -1.026 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; -0.899 ; -1.324 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; -1.010 ; -1.411 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; -1.140 ; -1.580 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.455  ; 0.227  ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; 0.455  ; 0.227  ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.374  ; 0.154  ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; -2.550 ; -3.004 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; -3.098 ; -3.543 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; -3.167 ; -3.638 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; -3.067 ; -3.529 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; -2.890 ; -3.360 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; -2.871 ; -3.325 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; -2.861 ; -3.319 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; -2.787 ; -3.219 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; -2.550 ; -3.004 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; -2.763 ; -3.215 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; -2.726 ; -3.167 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; -2.878 ; -3.355 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; -2.818 ; -3.276 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; -2.859 ; -3.335 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; -3.082 ; -3.544 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; -2.877 ; -3.332 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; -3.068 ; -3.580 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; -2.820 ; -3.268 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; -3.042 ; -3.496 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; -2.862 ; -3.325 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; -2.825 ; -3.273 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; -2.810 ; -3.269 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; -2.886 ; -3.357 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; -3.042 ; -3.484 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; -2.919 ; -3.399 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; -3.080 ; -3.596 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; -3.138 ; -3.682 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; -3.075 ; -3.590 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; -2.874 ; -3.345 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; -3.076 ; -3.540 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; -2.770 ; -3.219 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 6.427  ; 6.382  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 6.350  ; 6.375  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 6.427  ; 6.382  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 11.370 ; 11.778 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 8.448  ; 8.400  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 10.580 ; 11.019 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 8.308  ; 8.243  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 8.662  ; 8.699  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 11.370 ; 11.778 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 8.705  ; 8.647  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 8.909  ; 8.886  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 8.982  ; 8.974  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 8.930  ; 8.889  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 9.205  ; 9.068  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 5.479  ; 5.491  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 8.339  ; 8.310  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 9.285  ; 9.267  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 8.397  ; 8.326  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 8.486  ; 8.334  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 8.171  ; 8.116  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 8.131  ; 8.031  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 8.851  ; 8.722  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 8.400  ; 8.295  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 11.005 ; 11.390 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 8.219  ; 8.133  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 2.609  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 3.807  ; 3.793  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 4.279  ; 4.214  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 10.684 ; 10.928 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 8.350  ; 8.289  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 8.307  ; 8.205  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 8.343  ; 8.242  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 8.438  ; 8.300  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 10.684 ; 10.928 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 8.360  ; 8.180  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 7.871  ; 7.776  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 8.026  ; 7.914  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 8.182  ; 8.023  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 8.278  ; 8.165  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 2.536  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 2.536  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 6.453  ; 6.931  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 4.199  ; 4.200  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 4.295  ; 4.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 3.974  ; 3.999  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 4.282  ; 4.292  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 6.453  ; 6.931  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 4.426  ; 4.446  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 4.145  ; 4.151  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 4.034  ; 4.022  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 3.926  ; 3.938  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 4.043  ; 4.046  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 4.052  ; 4.042  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 3.918  ; 3.930  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 4.496  ; 4.498  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 4.496  ; 4.498  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 4.372  ; 4.376  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 3.726  ; 3.750  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 3.999  ; 4.007  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 6.817  ; 6.812  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 5.872  ; 5.807  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 5.930  ; 5.851  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 5.575  ; 5.547  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 6.054  ; 5.978  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 5.919  ; 5.806  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 5.987  ; 5.915  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 5.997  ; 5.910  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 5.902  ; 5.878  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 5.666  ; 5.640  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 5.634  ; 5.556  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 5.979  ; 5.901  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 5.501  ; 5.449  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 6.126  ; 6.042  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 5.890  ; 5.819  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 5.686  ; 5.672  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 5.524  ; 5.420  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 6.017  ; 5.984  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 6.003  ; 6.006  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 5.905  ; 5.941  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 6.354  ; 6.362  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 6.590  ; 6.691  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 5.956  ; 5.934  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 5.657  ; 5.646  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 6.817  ; 6.796  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 6.294  ; 6.267  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 6.218  ; 6.196  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 5.977  ; 5.879  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 5.808  ; 5.802  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 6.726  ; 6.667  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 6.803  ; 6.812  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 6.406  ; 6.364  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 6.606  ; 6.539  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 4.257  ; 4.229  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 4.257  ; 4.229  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 4.077  ; 4.066  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 3.891  ; 3.895  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 4.078  ; 4.074  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -0.670 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -0.677 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 6.194  ; 6.217  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 6.194  ; 6.217  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 6.268  ; 6.223  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 2.267  ; 3.393  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 5.136  ; 5.080  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 7.571  ; 8.041  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 5.270  ; 5.248  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 5.347  ; 5.375  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 8.036  ; 8.438  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 5.679  ; 5.653  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 5.572  ; 5.539  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 5.939  ; 5.962  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 5.846  ; 5.789  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 6.376  ; 6.253  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 4.855  ; 4.834  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 5.553  ; 5.545  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 6.175  ; 6.140  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 5.338  ; 5.257  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 5.763  ; 5.629  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 5.071  ; 4.998  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 5.324  ; 5.244  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 5.561  ; 5.475  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 5.103  ; 5.037  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 7.997  ; 8.433  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 5.247  ; 5.212  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 2.267  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 3.409  ; 3.393  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 3.862  ; 3.797  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 4.784  ; 4.719  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 5.723  ; 5.711  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 5.697  ; 5.660  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 5.607  ; 5.564  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 5.673  ; 5.567  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 7.955  ; 8.263  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 5.094  ; 4.953  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 4.884  ; 4.833  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 4.784  ; 4.719  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 4.913  ; 4.803  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 5.151  ; 5.055  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 2.195  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 2.195  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 3.528  ; 3.540  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 3.798  ; 3.799  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 3.891  ; 3.889  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 3.582  ; 3.607  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 3.871  ; 3.881  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 6.054  ; 6.532  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 4.016  ; 4.036  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 3.746  ; 3.752  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 3.639  ; 3.628  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 3.536  ; 3.547  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 3.648  ; 3.651  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 3.656  ; 3.648  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 3.528  ; 3.540  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 3.964  ; 3.968  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 4.083  ; 4.085  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 3.964  ; 3.968  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 3.343  ; 3.367  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 3.605  ; 3.613  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 4.318  ; 4.276  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 4.318  ; 4.280  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 4.733  ; 4.678  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 4.411  ; 4.409  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 4.511  ; 4.460  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 4.360  ; 4.276  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 4.457  ; 4.405  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 4.427  ; 4.369  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 4.464  ; 4.432  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 4.665  ; 4.619  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 4.777  ; 4.702  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 4.677  ; 4.611  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 4.550  ; 4.503  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 4.825  ; 4.755  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 5.105  ; 5.031  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 4.670  ; 4.658  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 4.633  ; 4.537  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 4.844  ; 4.848  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 5.213  ; 5.184  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 4.925  ; 4.871  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 5.363  ; 5.316  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 5.584  ; 5.590  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 5.046  ; 5.051  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 4.874  ; 4.840  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 5.796  ; 5.723  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 5.306  ; 5.196  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 5.226  ; 5.152  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 4.636  ; 4.536  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 4.684  ; 4.643  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 5.425  ; 5.396  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 5.332  ; 5.295  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 5.194  ; 5.143  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 5.447  ; 5.408  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 3.680  ; 3.670  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 3.853  ; 3.826  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 3.680  ; 3.670  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 3.501  ; 3.506  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 3.681  ; 3.677  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -0.996 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -1.003 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 4.153 ;    ;    ; 4.389 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 4.103 ;    ;    ; 4.337 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 4.647 ; 4.271 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.712 ; 4.336 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.712 ; 4.336 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.702 ; 4.326 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 5.157 ; 4.781 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 5.175 ; 4.799 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 5.153 ; 4.777 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 5.153 ; 4.777 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 5.144 ; 4.768 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 5.123 ; 4.747 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 5.145 ; 4.769 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 5.105 ; 4.729 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 5.175 ; 4.799 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 5.417 ; 5.041 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.722 ; 4.346 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 5.417 ; 5.041 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.647 ; 4.271 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 5.428 ; 5.052 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 5.396 ; 5.020 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 5.438 ; 5.062 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.720 ; 5.344 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.736 ; 5.360 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.724 ; 5.348 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.931 ; 5.555 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.921 ; 5.545 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 6.155 ; 5.779 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 6.165 ; 5.789 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 6.322 ; 5.946 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.716 ; 5.340 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.730 ; 5.354 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.684 ; 5.308 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 5.438 ; 5.062 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.686 ; 5.310 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 4.135 ; 3.774 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.198 ; 3.837 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.198 ; 3.837 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.188 ; 3.827 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.625 ; 4.264 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.642 ; 4.281 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.620 ; 4.259 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.620 ; 4.259 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.612 ; 4.251 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 4.590 ; 4.229 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.612 ; 4.251 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.574 ; 4.213 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.642 ; 4.281 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.874 ; 4.513 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.208 ; 3.847 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.874 ; 4.513 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.135 ; 3.774 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 4.885 ; 4.524 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.854 ; 4.493 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.895 ; 4.534 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.166 ; 4.805 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.181 ; 4.820 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.169 ; 4.808 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.369 ; 5.008 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.359 ; 4.998 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 5.583 ; 5.222 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 5.593 ; 5.232 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 5.744 ; 5.383 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.161 ; 4.800 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.176 ; 4.815 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.129 ; 4.768 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 4.895 ; 4.534 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.131 ; 4.770 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 4.294     ; 4.670     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.356     ; 4.732     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.356     ; 4.732     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.346     ; 4.722     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.780     ; 5.156     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.805     ; 5.181     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.784     ; 5.160     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.784     ; 5.160     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.786     ; 5.162     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 4.754     ; 5.130     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.775     ; 5.151     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.718     ; 5.094     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.805     ; 5.181     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 5.041     ; 5.417     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.366     ; 4.742     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 5.041     ; 5.417     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.294     ; 4.670     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 5.073     ; 5.449     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 5.049     ; 5.425     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 5.083     ; 5.459     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 5.384     ; 5.760     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 5.412     ; 5.788     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 5.398     ; 5.774     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.599     ; 5.975     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.589     ; 5.965     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 5.805     ; 6.181     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 5.815     ; 6.191     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 5.957     ; 6.333     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 5.392     ; 5.768     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 5.394     ; 5.770     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 5.358     ; 5.734     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 5.083     ; 5.459     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 5.362     ; 5.738     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 3.796     ; 4.157     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.857     ; 4.218     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.857     ; 4.218     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.847     ; 4.208     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.263     ; 4.624     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.287     ; 4.648     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.266     ; 4.627     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.266     ; 4.627     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.267     ; 4.628     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 4.236     ; 4.597     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.257     ; 4.618     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.202     ; 4.563     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.287     ; 4.648     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.513     ; 4.874     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.867     ; 4.228     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.513     ; 4.874     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.796     ; 4.157     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 4.544     ; 4.905     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.520     ; 4.881     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.554     ; 4.915     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 4.843     ; 5.204     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 4.869     ; 5.230     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 4.856     ; 5.217     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 5.049     ; 5.410     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 5.039     ; 5.400     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 5.246     ; 5.607     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 5.256     ; 5.617     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 5.392     ; 5.753     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 4.849     ; 5.210     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 4.853     ; 5.214     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 4.816     ; 5.177     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 4.554     ; 4.915     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 4.819     ; 5.180     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                         ; Synchronization Node                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.499         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;                ;              ;                  ; -0.009       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ;                ;              ;                  ; -3.490       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.229         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;                ;              ;                  ; -0.155       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ;                ;              ;                  ; -3.074       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.219         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;                ;              ;                  ; -0.144       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ;                ;              ;                  ; -3.075       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -3.158         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;                ;              ;                  ; -0.025       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ;                ;              ;                  ; -3.133       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.920         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;                ;              ;                  ; 0.229        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ;                ;              ;                  ; -3.149       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.842         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;                ;              ;                  ; 0.367        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ;                ;              ;                  ; -3.209       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.741         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;                ;              ;                  ; 0.230        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ;                ;              ;                  ; -2.971       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.666         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;                ;              ;                  ; 0.365        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ;                ;              ;                  ; -3.031       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.575         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;                ;              ;                  ; 0.230        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ;                ;              ;                  ; -2.805       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -2.499         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;                ;              ;                  ; 0.366        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ;                ;              ;                  ; -2.865       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.418         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;                ;              ;                  ; 8.842        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;                ;              ;                  ; 6.576        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.501         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 9.204        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 6.297        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.537         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;                ;              ;                  ; 9.331        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ;                ;              ;                  ; 6.206        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.561         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;                ;              ;                  ; 8.834        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;                ;              ;                  ; 6.727        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.583         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 8.853        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 6.730        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.643         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 8.794        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 6.849        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.776         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 8.968        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 6.808        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.810         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 8.835        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 6.975        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.810         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;                ;              ;                  ; 8.884        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ;                ;              ;                  ; 6.926        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 15.908         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 8.978        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 6.930        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 15.962         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;                ;              ;                  ; 9.031        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ;                ;              ;                  ; 6.931        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.020         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;                ;              ;                  ; 9.152        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ;                ;              ;                  ; 6.868        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.061         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;                ;              ;                  ; 9.012        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ;                ;              ;                  ; 7.049        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.157         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;                ;              ;                  ; 9.169        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ;                ;              ;                  ; 6.988        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;                ;              ;                  ; 9.034        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ;                ;              ;                  ; 7.162        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.234         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;                ;              ;                  ; 9.150        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ;                ;              ;                  ; 7.084        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 16.308         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 8.815        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 7.493        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.500         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;                ;              ;                  ; 9.010        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ;                ;              ;                  ; 7.490        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 16.513         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 9.063        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 7.450        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 16.591         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;                ;              ;                  ; 9.152        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ;                ;              ;                  ; 7.439        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.638         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 38.907       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 36.731       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.647         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 38.891       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 36.756       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 75.984         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 39.076       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 36.908       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.015         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 39.005       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 37.010       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.078         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 39.192       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 36.886       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.088         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 39.054       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 37.034       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.202         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;                ;              ;                  ; 39.067       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;                ;              ;                  ; 37.135       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.214         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;                ;              ;                  ; 39.054       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;                ;              ;                  ; 37.160       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.619         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 39.056       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 37.563       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 76.728         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 39.191       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 37.537       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -3.137 ; -226.260      ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.862 ; -58.935       ;
; CLOCK_50                                                  ; 17.906 ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 36.953 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -0.665 ; -0.665        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.179  ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 0.187  ; 0.000         ;
; CLOCK_50                                                  ; 0.188  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -2.283 ; -211.540      ;
; RAW2RGB:u10|dval_ctrl                                     ; -1.604 ; -1.604        ;
; GPIO2[18]                                                 ; -0.873 ; -150.467      ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 16.957 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; GPIO2[18]                                                 ; 0.766 ; 0.000         ;
; RAW2RGB:u10|dval_ctrl                                     ; 2.255 ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 2.261 ; 0.000         ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.452 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; GPIO2[18]                                                 ; -9.457 ; -387.096      ;
; RAW2RGB:u10|dval_ctrl                                     ; -1.000 ; -1.000        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.746  ; 0.000         ;
; CLOCK_50                                                  ; 9.267  ; 0.000         ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; 19.752 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO2[18]'                                                                                                ;
+--------+-----------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.137 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 4.074      ;
; -3.109 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 4.046      ;
; -3.088 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 4.147      ;
; -3.075 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 4.012      ;
; -3.066 ; RAW2RGB:u10|rGreen[3] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.207      ;
; -3.065 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 4.062      ;
; -3.053 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 4.108      ;
; -3.049 ; RAW2RGB:u10|rGreen[2] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.190      ;
; -3.047 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.984      ;
; -3.033 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 4.030      ;
; -3.002 ; RAW2RGB:u10|rGreen[5] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.143      ;
; -2.997 ; RAW2RGB:u10|rRed[2]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.880      ;
; -2.996 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.993      ;
; -2.986 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 4.041      ;
; -2.976 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.913      ;
; -2.969 ; RAW2RGB:u10|rRed[2]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.852      ;
; -2.967 ; RAW2RGB:u10|rRed[1]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.850      ;
; -2.967 ; RAW2RGB:u10|rGreen[4] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.108      ;
; -2.965 ; RAW2RGB:u10|rBlue[3]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.962      ;
; -2.958 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.895      ;
; -2.952 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 4.011      ;
; -2.948 ; RAW2RGB:u10|rRed[9]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.066     ; 3.889      ;
; -2.946 ; RAW2RGB:u10|rGreen[3] ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.087      ;
; -2.945 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 4.004      ;
; -2.945 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 4.004      ;
; -2.944 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.881      ;
; -2.943 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 4.002      ;
; -2.941 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.878      ;
; -2.939 ; RAW2RGB:u10|rRed[1]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.822      ;
; -2.933 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 3.992      ;
; -2.933 ; RAW2RGB:u10|rGreen[7] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.074      ;
; -2.929 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.926      ;
; -2.929 ; RAW2RGB:u10|rGreen[2] ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.070      ;
; -2.928 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[18]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.865      ;
; -2.927 ; RAW2RGB:u10|rBlue[6]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.924      ;
; -2.925 ; RAW2RGB:u10|rRed[4]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.808      ;
; -2.924 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 3.983      ;
; -2.922 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.919      ;
; -2.922 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.919      ;
; -2.920 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.917      ;
; -2.920 ; RAW2RGB:u10|rRed[9]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.066     ; 3.861      ;
; -2.917 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.972      ;
; -2.914 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.851      ;
; -2.911 ; RAW2RGB:u10|rGreen[6] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.052      ;
; -2.910 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.907      ;
; -2.910 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.965      ;
; -2.910 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.965      ;
; -2.909 ; RAW2RGB:u10|rBlue[9]  ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.052      ; 3.968      ;
; -2.908 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.963      ;
; -2.901 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.898      ;
; -2.899 ; RAW2RGB:u10|rBlue[5]  ; Curve_Averaging:u111|mBlue[19]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.896      ;
; -2.899 ; RAW2RGB:u10|rRed[3]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.782      ;
; -2.898 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.953      ;
; -2.897 ; RAW2RGB:u10|rRed[4]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.780      ;
; -2.897 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.894      ;
; -2.896 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[14]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.833      ;
; -2.894 ; RAW2RGB:u10|rGreen[3] ; Curve_Averaging:u111|mGreen[18] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.035      ;
; -2.890 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.887      ;
; -2.890 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.887      ;
; -2.889 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.944      ;
; -2.888 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.885      ;
; -2.886 ; RAW2RGB:u10|rBlue[2]  ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.883      ;
; -2.882 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[15]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.819      ;
; -2.882 ; RAW2RGB:u10|rGreen[5] ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.023      ;
; -2.880 ; RAW2RGB:u10|rGreen[9] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.021      ;
; -2.879 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[13]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.816      ;
; -2.878 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.875      ;
; -2.877 ; RAW2RGB:u10|rGreen[2] ; Curve_Averaging:u111|mGreen[18] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 4.018      ;
; -2.874 ; RAW2RGB:u10|rBlue[8]  ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.929      ;
; -2.871 ; RAW2RGB:u10|rRed[3]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.754      ;
; -2.869 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.866      ;
; -2.866 ; RAW2RGB:u10|rRed[7]   ; Curve_Averaging:u111|mRed[18]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.803      ;
; -2.860 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.857      ;
; -2.857 ; RAW2RGB:u10|rRed[6]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.740      ;
; -2.854 ; RAW2RGB:u10|rBlue[1]  ; Curve_Averaging:u111|mBlue[18]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.851      ;
; -2.854 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[9]    ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.791      ;
; -2.853 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.850      ;
; -2.853 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.850      ;
; -2.851 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.848      ;
; -2.850 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.905      ;
; -2.847 ; RAW2RGB:u10|rGreen[4] ; Curve_Averaging:u111|mGreen[9]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 3.988      ;
; -2.845 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[12]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.782      ;
; -2.844 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[16]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.781      ;
; -2.843 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.898      ;
; -2.843 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.898      ;
; -2.843 ; RAW2RGB:u10|rGreen[8] ; Curve_Averaging:u111|mGreen[19] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 3.984      ;
; -2.841 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.838      ;
; -2.841 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.896      ;
; -2.836 ; RAW2RGB:u10|rRed[2]   ; Curve_Averaging:u111|mRed[11]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.719      ;
; -2.832 ; RAW2RGB:u10|rBlue[4]  ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.829      ;
; -2.831 ; RAW2RGB:u10|rRed[5]   ; Curve_Averaging:u111|mRed[19]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.714      ;
; -2.831 ; RAW2RGB:u10|rRed[8]   ; Curve_Averaging:u111|mRed[10]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.070     ; 3.768      ;
; -2.831 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[12]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.886      ;
; -2.830 ; RAW2RGB:u10|rGreen[5] ; Curve_Averaging:u111|mGreen[18] ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.134      ; 3.971      ;
; -2.829 ; RAW2RGB:u10|rRed[6]   ; Curve_Averaging:u111|mRed[17]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.124     ; 3.712      ;
; -2.829 ; RAW2RGB:u10|rBlue[3]  ; Curve_Averaging:u111|mBlue[9]   ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.826      ;
; -2.822 ; RAW2RGB:u10|rBlue[3]  ; Curve_Averaging:u111|mBlue[11]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.819      ;
; -2.822 ; RAW2RGB:u10|rBlue[3]  ; Curve_Averaging:u111|mBlue[16]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.819      ;
; -2.822 ; RAW2RGB:u10|rBlue[7]  ; Curve_Averaging:u111|mBlue[17]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; 0.048      ; 3.877      ;
; -2.820 ; RAW2RGB:u10|rBlue[3]  ; Curve_Averaging:u111|mBlue[13]  ; GPIO2[18]    ; GPIO2[18]   ; 1.000        ; -0.010     ; 3.817      ;
+--------+-----------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[17]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[8]      ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[9]      ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[10]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[11]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[12]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[13]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[14]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[15]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.862 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[16]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.332     ; 1.457      ;
; -1.725 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[18]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.323      ;
; -1.725 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[20]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.323      ;
; -1.725 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[23]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.323      ;
; -1.725 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[21]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.323      ;
; -1.725 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[22]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.323      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[17] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[8]  ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[19] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[16] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[21] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[22] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[18] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[23] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[20] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[15] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[14] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[13] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[12] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[11] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[9]  ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.700 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|rWR1_ADDR[10] ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.328     ; 1.299      ;
; -1.661 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|mADDR[19]     ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.259      ;
; -1.416 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|WR_MASK[0]    ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.014      ;
; -1.413 ; CMOS_Capture:u0|rSYNC                                                                                                          ; Sdram_Control_4Port:u8|RD_MASK[0]    ; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.329     ; 1.011      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[17]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[8]      ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[9]      ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[10]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[11]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[12]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[13]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[14]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[15]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.380  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[16]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.494     ; 2.063      ;
; 6.522  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[18]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.924      ;
; 6.522  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[20]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.924      ;
; 6.522  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[23]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.924      ;
; 6.522  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[21]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.924      ;
; 6.522  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[22]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.924      ;
; 6.583  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|mADDR[19]     ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.863      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[17] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[8]  ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[22] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[21] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[16] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[18] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[20] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[23] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[19] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[15] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[14] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[13] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[12] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[9]  ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[10] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.711  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|rRD1_ADDR[11] ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.735      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.797  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.161      ;
; 6.820  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|WR_MASK[0]    ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.626      ;
; 6.821  ; Reset_Delay:u13|oRST_0                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]    ; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.625      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[14]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[15]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.863  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0] ; Sdram_Control_4Port:u8|mADDR[16]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.091      ;
; 6.934  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[18]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.027      ;
; 6.934  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[20]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.027      ;
; 6.934  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[23]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.027      ;
; 6.934  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[21]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.027      ;
; 6.934  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6] ; Sdram_Control_4Port:u8|mADDR[22]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.027      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[17]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[8]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[9]      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[10]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[11]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[12]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
; 6.950  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2] ; Sdram_Control_4Port:u8|mADDR[13]     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.004      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                             ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.906 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.045      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.967 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.984      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 17.987 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.964      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.036 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.915      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.038 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.913      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.047 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.903      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.054 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.897      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.067 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.884      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.102 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.849      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.108 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 36.953 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.997      ;
; 36.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.953      ;
; 36.998 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.953      ;
; 37.119 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.831      ;
; 37.123 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.827      ;
; 37.136 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.975      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.162 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 2.895      ;
; 37.173 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.778      ;
; 37.174 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.777      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.288 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.662      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.724      ;
; 37.345 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.606      ;
; 37.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.595      ;
; 37.358 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.594      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                       ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.371 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.580      ;
; 37.402 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.551      ;
; 37.402 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.551      ;
; 37.403 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.550      ;
; 37.403 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.550      ;
; 37.415 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.537      ;
; 37.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.520      ;
; 37.437 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.515      ;
; 37.440 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.512      ;
; 37.460 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.493      ;
; 37.460 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.493      ;
; 37.482 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.471      ;
; 37.482 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.471      ;
; 37.485 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.468      ;
; 37.485 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.468      ;
; 37.523 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.429      ;
; 37.524 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.428      ;
; 37.527 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.425      ;
; 37.528 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.424      ;
; 37.540 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.573      ;
; 37.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.572      ;
; 37.553 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 2.557      ;
; 37.561 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                    ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.391      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.566 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                          ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.493      ;
; 37.567 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.492      ;
; 37.567 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.492      ;
; 37.567 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.492      ;
; 37.567 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                           ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 2.492      ;
+--------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO2[18]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -0.665 ; RAW2RGB:u10|dval_ctrl_en                                                                                                                                     ; RAW2RGB:u10|oDval                                                                                                                                            ; RAW2RGB:u10|dval_ctrl ; GPIO2[18]   ; 0.000        ; 0.876      ; 0.315      ;
; 0.025  ; CMOS_Capture:u0|mPOS_VAL                                                                                                                                     ; RAW2RGB:u10|rDval                                                                                                                                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.209      ; 0.318      ;
; 0.197  ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CMOS_Capture:u0|mSTART                                                                                                                                       ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.307      ;
; 0.197  ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.307      ;
; 0.197  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.307      ;
; 0.197  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.307      ;
; 0.197  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.307      ;
; 0.199  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.200  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.307      ;
; 0.200  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.307      ;
; 0.204  ; rCMOS_DATA[2]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.314      ;
; 0.205  ; rCMOS_DATA[9]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; rCMOS_DATA[8]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.313      ;
; 0.206  ; rCMOS_DATA[0]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.316      ;
; 0.207  ; rCMOS_DATA[1]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.317      ;
; 0.207  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.314      ;
; 0.207  ; rCMOS_DATA[5]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.022      ; 0.313      ;
; 0.207  ; rCMOS_DATA[6]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.022      ; 0.313      ;
; 0.208  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.315      ;
; 0.208  ; rCMOS_DATA[4]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.022      ; 0.314      ;
; 0.209  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.316      ;
; 0.210  ; rCMOS_DATA[3]                                                                                                                                                ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                                                 ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.022      ; 0.316      ;
; 0.215  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.325      ;
; 0.215  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.325      ;
; 0.223  ; rCMOS_FVAL                                                                                                                                                   ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.333      ;
; 0.223  ; rCMOS_FVAL                                                                                                                                                   ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.333      ;
; 0.230  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.011      ; 0.325      ;
; 0.237  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.143      ; 0.484      ;
; 0.237  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.143      ; 0.484      ;
; 0.238  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.141      ; 0.483      ;
; 0.238  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.141      ; 0.483      ;
; 0.242  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.143      ; 0.489      ;
; 0.243  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.141      ; 0.488      ;
; 0.244  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.011      ; 0.339      ;
; 0.247  ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                                                 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_datain_reg0   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.109      ; 0.460      ;
; 0.257  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.143      ; 0.504      ;
; 0.258  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.141      ; 0.503      ;
; 0.266  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.374      ;
; 0.275  ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; RAW2RGB:u10|rDval                                                                                                                                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.385      ;
; 0.280  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[0]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.105      ; 0.489      ;
; 0.280  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.387      ;
; 0.280  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.387      ;
; 0.281  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[0]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.103      ; 0.488      ;
; 0.281  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.388      ;
; 0.282  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.109      ; 0.495      ;
; 0.283  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.107      ; 0.494      ;
; 0.285  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.105      ; 0.494      ;
; 0.286  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.103      ; 0.493      ;
; 0.288  ; RAW2RGB:u10|wData2_d1[8]                                                                                                                                     ; RAW2RGB:u10|rRed[8]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.011      ; 0.383      ;
; 0.289  ; RAW2RGB:u10|wData2_d1[6]                                                                                                                                     ; RAW2RGB:u10|rRed[6]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.179      ; 0.552      ;
; 0.290  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.400      ;
; 0.291  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.109      ; 0.504      ;
; 0.291  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.083      ; 0.478      ;
; 0.292  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.107      ; 0.503      ;
; 0.292  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.081      ; 0.477      ;
; 0.293  ; RAW2RGB:u10|wData1_d1[9]                                                                                                                                     ; RAW2RGB:u10|rRed[9]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.400      ;
; 0.296  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.109      ; 0.509      ;
; 0.296  ; rCMOS_LVAL                                                                                                                                                   ; CMOS_Capture:u0|mCCD_LVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.406      ;
; 0.297  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.107      ; 0.508      ;
; 0.299  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.083      ; 0.486      ;
; 0.299  ; RAW2RGB:u10|wData1_d1[8]                                                                                                                                     ; RAW2RGB:u10|rRed[8]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.021      ; 0.404      ;
; 0.300  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.081      ; 0.485      ;
; 0.300  ; RAW2RGB:u10|wData1_d1[7]                                                                                                                                     ; RAW2RGB:u10|rRed[7]                                                                                                                                          ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.021      ; 0.405      ;
; 0.304  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.083      ; 0.491      ;
; 0.305  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.081      ; 0.490      ;
; 0.305  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.105      ; 0.514      ;
; 0.305  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.105      ; 0.514      ;
; 0.305  ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[1]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.413      ;
; 0.305  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.412      ;
; 0.306  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.103      ; 0.513      ;
; 0.306  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[9]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.103      ; 0.513      ;
; 0.306  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.413      ;
; 0.306  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.413      ;
; 0.306  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.413      ;
; 0.306  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.413      ;
; 0.307  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.025      ; 0.416      ;
; 0.307  ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; CMOS_Capture:u0|X_Cont[2]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.415      ;
; 0.307  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                         ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.415      ;
; 0.307  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.414      ;
; 0.308  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.415      ;
; 0.308  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.415      ;
; 0.308  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4]                            ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.023      ; 0.415      ;
; 0.314  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.105      ; 0.523      ;
; 0.315  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[4]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.103      ; 0.522      ;
; 0.315  ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.026      ; 0.425      ;
; 0.316  ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[13]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.424      ;
; 0.316  ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[15]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.424      ;
; 0.316  ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[15]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.424      ;
; 0.316  ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[13]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.424      ;
; 0.317  ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_qsf:cntr1|counter_reg_bit[6]                            ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~portb_address_reg0  ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.083      ; 0.504      ;
; 0.317  ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[5]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.425      ;
; 0.317  ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[3]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.425      ;
; 0.317  ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; CMOS_Capture:u0|Y_Cont[1]                                                                                                                                    ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.425      ;
; 0.317  ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; CMOS_Capture:u0|Y_Cont[11]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.425      ;
; 0.317  ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; CMOS_Capture:u0|X_Cont[11]                                                                                                                                   ; GPIO2[18]             ; GPIO2[18]   ; 0.000        ; 0.024      ; 0.425      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_address_reg0    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.187 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                                            ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; Sdram_Control_4Port:u8|WR_MASK[0]                                                                                                                            ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Write                                                                                                                                 ; Sdram_Control_4Port:u8|Write                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u8|IN_REQ                                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u8|ST[0]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[0]                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                                         ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:u8|CS_N[0]                                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|BA[1]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[0]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[1]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[10]                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[18]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[9]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|BA[0]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[8]                                                                                                   ; Sdram_Control_4Port:u8|command:command1|SA[8]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.200 ; Sdram_Control_4Port:u8|command:command1|do_initial                                                                                                           ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; Sdram_Control_4Port:u8|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u8|command:command1|rp_shift[2]                                                                                                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u8|command:command1|WE_N                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.204 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|init_timer[15]                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; Sdram_Control_4Port:u8|Read                                                                                                                                  ; Sdram_Control_4Port:u8|DQM[0]                                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.489      ;
; 0.210 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0                    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.334      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.334      ;
; 0.216 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.219 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.500      ;
; 0.220 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.223 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.342      ;
; 0.223 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.504      ;
; 0.233 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.514      ;
; 0.238 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.519      ;
; 0.252 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[11]                                                                                                               ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                                ; Sdram_Control_4Port:u8|SA[3]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[2]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; Sdram_Control_4Port:u8|command:command1|command_delay[4]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; Sdram_Control_4Port:u8|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u8|SA[0]                                                                                                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[23]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|CS_N[0]                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[10]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[1]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[13]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[4]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[3]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[7]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a2                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|parity11                          ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.266 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[14]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[5]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u8|command:command1|SA[2]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[22]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                             ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[20]                                                                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; Sdram_Control_4Port:u8|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u8|command:command1|SA[0]                                                                                                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.404      ;
; 0.270 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                                ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; Sdram_Control_4Port:u8|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; Sdram_Control_4Port:u8|command:command1|command_delay[0]                                                                                                     ; Sdram_Control_4Port:u8|command:command1|rp_done                                                                                                              ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; Sdram_Control_4Port:u8|rWR1_ADDR[19]                                                                                                                         ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                             ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.206 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.213 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.213 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.258 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.270 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.397      ;
; 0.279 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|oRequest                                                                                                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.282 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.302 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.313 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.316 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.324 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|oRequest                                                                                                                                  ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.333 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.337 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.347 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.361 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.657      ;
; 0.381 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.499      ;
; 0.383 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.383 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.387 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.505      ;
; 0.387 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.394 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.513      ;
; 0.395 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.691      ;
; 0.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.443 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.451 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.455 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.462 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.465 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.762      ;
; 0.466 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.765      ;
; 0.468 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; u11|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                             ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; Reset_Delay:u13|oRST_0   ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; Reset_Delay:u13|Cont[0]  ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.314      ;
; 0.205 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.304 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.386 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.505      ;
; 0.417 ; Reset_Delay:u13|Cont[21] ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.536      ;
; 0.453 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.463 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Reset_Delay:u13|Cont[19] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.589      ;
; 0.516 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Reset_Delay:u13|Cont[14] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; Reset_Delay:u13|Cont[4]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; Reset_Delay:u13|Cont[18] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; Reset_Delay:u13|Cont[0]  ; Reset_Delay:u13|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.643      ;
; 0.529 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; Reset_Delay:u13|Cont[1]  ; Reset_Delay:u13|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; Reset_Delay:u13|Cont[11] ; Reset_Delay:u13|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; Reset_Delay:u13|Cont[17] ; Reset_Delay:u13|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; Reset_Delay:u13|Cont[9]  ; Reset_Delay:u13|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; Reset_Delay:u13|Cont[5]  ; Reset_Delay:u13|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; Reset_Delay:u13|Cont[13] ; Reset_Delay:u13|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; Reset_Delay:u13|Cont[3]  ; Reset_Delay:u13|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; Reset_Delay:u13|Cont[15] ; Reset_Delay:u13|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; Reset_Delay:u13|Cont[7]  ; Reset_Delay:u13|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.654      ;
; 0.551 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.670      ;
; 0.554 ; Reset_Delay:u13|Cont[20] ; Reset_Delay:u13|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.673      ;
; 0.583 ; Reset_Delay:u13|Cont[10] ; Reset_Delay:u13|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.702      ;
; 0.583 ; Reset_Delay:u13|Cont[16] ; Reset_Delay:u13|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; Reset_Delay:u13|Cont[6]  ; Reset_Delay:u13|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; Reset_Delay:u13|Cont[8]  ; Reset_Delay:u13|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.702      ;
; 0.583 ; Reset_Delay:u13|Cont[12] ; Reset_Delay:u13|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; Reset_Delay:u13|Cont[2]  ; Reset_Delay:u13|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.703      ;
+-------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.983      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.283 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.986      ;
; -2.220 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 1.974      ;
; -2.220 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.192     ; 1.977      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.333     ; 1.756      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.333     ; 1.756      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.333     ; 1.756      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.334     ; 1.755      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.333     ; 1.756      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.337     ; 1.752      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.337     ; 1.752      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.337     ; 1.752      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.333     ; 1.756      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.337     ; 1.752      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.335     ; 1.754      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; -2.162 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.338     ; 1.751      ;
; 6.777  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.499     ; 1.661      ;
; 6.777  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.499     ; 1.661      ;
; 6.777  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.499     ; 1.661      ;
; 6.777  ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.499     ; 1.661      ;
+--------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAW2RGB:u10|dval_ctrl'                                                                                     ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                  ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.604 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl_en ; CLOCK_50     ; RAW2RGB:u10|dval_ctrl ; 1.000        ; -0.934     ; 1.657      ;
+--------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO2[18]'                                                                                                                                                                                                ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[1]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[10]                                                                                                            ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[2]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[3]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[4]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[5]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[6]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[7]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[8]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rGreen[9]                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[3]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[2]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[3]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.873 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[6]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.194     ; 1.656      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[9] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[8] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[7] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[6] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[5] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[4] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[3] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[2] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[1] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.832 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|cntr_gch:cntr3|counter_reg_bit[0] ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.150     ; 1.659      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|oDVAL                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[19]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[10]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[11]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[12]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[13]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[14]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[15]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[16]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[17]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.822 ; Reset_Delay:u13|oRST_0 ; Curve_Averaging:u111|mRed[18]                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.139     ; 1.660      ;
; -0.817 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.135     ; 1.659      ;
; -0.814 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[7]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.121     ; 1.670      ;
; -0.814 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[8]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.121     ; 1.670      ;
; -0.814 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[7]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.121     ; 1.670      ;
; -0.814 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[8]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.121     ; 1.670      ;
; -0.814 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[7]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.121     ; 1.670      ;
; -0.814 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[8]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.121     ; 1.670      ;
; -0.807 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[9]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.117     ; 1.667      ;
; -0.807 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[9]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.117     ; 1.667      ;
; -0.807 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[4]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.117     ; 1.667      ;
; -0.807 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[5]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.117     ; 1.667      ;
; -0.807 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[6]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.117     ; 1.667      ;
; -0.807 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[9]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.117     ; 1.667      ;
; -0.803 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rBlue[0]                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.112     ; 1.668      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[6]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[7]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[8]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[4]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[5]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[3]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[2]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[1]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[14]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[13]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[15]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[12]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[11]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[9]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[10]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.794 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|Y_Cont[0]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.114     ; 1.657      ;
; -0.791 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|oDval                                                                                                                 ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.111     ; 1.657      ;
; -0.791 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl                                                                                                             ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.111     ; 1.657      ;
; -0.791 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[0]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.111     ; 1.657      ;
; -0.791 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData0_d1[0]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.111     ; 1.657      ;
; -0.780 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.098     ; 1.659      ;
; -0.780 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.098     ; 1.659      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData1_d1[2]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[9]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[4]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[5]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                      ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[7]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.773 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|wData2_d1[8]                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.080     ; 1.670      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[15]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[14]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[8]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[9]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[7]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[11]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[10]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[13]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[12]                                                                                                        ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[4]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[6]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[5]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[3]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[2]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[1]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.767 ; Reset_Delay:u13|oRST_0 ; CMOS_Capture:u0|X_Cont[0]                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.083     ; 1.661      ;
; -0.746 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|rRed[1]                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 1.000        ; -0.061     ; 1.662      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.853      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.957 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.852      ;
; 16.993 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.095     ; 1.871      ;
; 16.993 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.096     ; 1.870      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oRequest                                                                                                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.668      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.025 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.252     ; 1.660      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.244     ; 1.656      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.662      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.037 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.243     ; 1.657      ;
; 17.038 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.661      ;
; 17.038 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.238     ; 1.661      ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO2[18]'                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.766 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 0.983      ;
; 0.766 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 0.983      ;
; 0.766 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[29]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.127      ; 0.983      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[26]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[27]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.958 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[28]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.089      ; 1.137      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[24]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.968 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[25]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.067      ; 1.125      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                           ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 0.973 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|dffe4 ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22]                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.093      ; 1.156      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[19]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[9]                                                                                                                                ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[10]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[11]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[12]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[13]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[14]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[15]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[16]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[17]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mBlue[18]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[19]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[9]                                                                                                                               ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[10]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.307 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[18]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.085      ; 1.506      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.324 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.194      ; 1.602      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[11]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[12]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[13]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[14]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[15]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[16]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[0]                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData1_d1[1]                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|wData2_d1[1]                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; Curve_Averaging:u111|mGreen[17]                                                                                                                              ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.329 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rRed[0]                                                                                                                                          ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.059      ; 1.502      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.331 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.185      ; 1.600      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2]                    ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.338 ; CMOS_Capture:u0|rSYNC                                                                                 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; GPIO2[18]    ; GPIO2[18]   ; 0.000        ; 0.177      ; 1.599      ;
; 1.340 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[1]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.501      ;
; 1.340 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[2]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.501      ;
; 1.340 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[3]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.501      ;
; 1.340 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[4]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.501      ;
; 1.340 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[5]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.501      ;
; 1.340 ; Reset_Delay:u13|oRST_0                                                                                ; RAW2RGB:u10|rBlue[6]                                                                                                                                         ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.501      ;
; 1.343 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|Pre_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.504      ;
; 1.343 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mSTART                                                                                                                                       ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.504      ;
; 1.343 ; Reset_Delay:u13|oRST_0                                                                                ; CMOS_Capture:u0|mCCD_FVAL                                                                                                                                    ; CLOCK_50     ; GPIO2[18]   ; 0.000        ; 0.047      ; 1.504      ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAW2RGB:u10|dval_ctrl'                                                                                     ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                  ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+
; 2.255 ; Reset_Delay:u13|oRST_0 ; RAW2RGB:u10|dval_ctrl_en ; CLOCK_50     ; RAW2RGB:u10|dval_ctrl ; 0.000        ; -0.858     ; 1.501      ;
+-------+------------------------+--------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.939     ; 1.506      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.505      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.505      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.505      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.261 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.944     ; 1.501      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.500      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.262 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.940     ; 1.506      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oRequest                                                                                                                                  ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.946     ; 1.512      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.274 ; Reset_Delay:u13|oRST_0 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.954     ; 1.504      ;
; 2.296 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.797     ; 1.703      ;
; 2.297 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.703      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.319 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.798     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
; 2.320 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; CLOCK_50     ; u11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.799     ; 1.711      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[8]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.596      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[7]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.596      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.596      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[6]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[5]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.596      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[4]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.050     ; 1.596      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[3]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[2]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[1]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_brp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.046     ; 1.600      ;
; 2.452 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|dffpipe_oe9:rs_bwp|dffe15a[0]                               ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.597      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.045     ; 1.602      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.045     ; 1.602      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.045     ; 1.602      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.045     ; 1.602      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.045     ; 1.602      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.453 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.049     ; 1.598      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.479 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.906     ; 1.773      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.481 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.909     ; 1.772      ;
; 2.482 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0  ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.905     ; 1.791      ;
; 2.484 ; CMOS_Capture:u0|rSYNC  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ; GPIO2[18]    ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.908     ; 1.790      ;
; 2.522 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.201     ; 1.505      ;
; 2.522 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.201     ; 1.505      ;
; 2.522 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.200     ; 1.506      ;
; 2.522 ; Reset_Delay:u13|oRST_0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; CLOCK_50     ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.200     ; 1.506      ;
+-------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO2[18]'                                                                                                                                                              ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -9.457 ; 1.000        ; 10.457         ; Port Rate  ; GPIO2[18] ; Rise       ; GPIO2[18]                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Pre_FVAL                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Pre_LVAL                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[0]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[10]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[11]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[12]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[13]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[14]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[15]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[1]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[2]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[3]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[4]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[5]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[6]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[7]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[8]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|X_Cont[9]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[0]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[10]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[11]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[12]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[13]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[14]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[15]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[1]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[2]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[3]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[4]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[5]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[6]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[7]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[8]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|Y_Cont[9]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[0]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[1]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[2]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[3]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[4]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[5]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[6]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[7]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[8]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_DATA[9]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_FVAL                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mCCD_LVAL                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mPOS_VAL                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|mSTART                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; CMOS_Capture:u0|rSYNC                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[10]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[11]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[12]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[13]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[14]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[15]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[16]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[17]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[18]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[19]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mBlue[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[10]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[11]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[12]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[13]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[14]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[15]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[16]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[17]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[18]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[19]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mGreen[9]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[10]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[11]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[12]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[13]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[14]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[15]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[16]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[17]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[18]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[19]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|mRed[9]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; Curve_Averaging:u111|oDVAL                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO2[18] ; Rise       ; RAW2RGB:u10|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pi21:auto_generated|altsyncram_16d1:altsyncram2|q_b[23] ;
+--------+--------------+----------------+------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAW2RGB:u10|dval_ctrl'                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; RAW2RGB:u10|dval_ctrl_en ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl_en|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl|q          ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; RAW2RGB:u10|dval_ctrl ; Rise       ; u10|dval_ctrl_en|clk     ;
+--------+--------------+----------------+------------------+-----------------------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.746 ; 4.976        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_address_reg0   ;
; 4.746 ; 4.976        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_we_reg         ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_address_reg0   ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_we_reg         ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~porta_datain_reg0    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~porta_datain_reg0    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a18~portb_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                            ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                            ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                            ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                            ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[30]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[31]                           ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                            ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                            ;
; 4.783 ; 5.013        ; 0.230          ; High Pulse Width ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[0]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[10]                                            ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[1]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[2]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[3]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[4]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[5]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[6]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[7]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[8]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[9]                                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|oRST_0                                              ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[11]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[12]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[13]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[14]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[15]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[16]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[17]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[18]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[19]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[20]                                            ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[21]                                            ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]                     ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|observablevcoout           ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[0]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[10]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[11]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[12]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[13]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[14]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[15]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[16]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[17]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[18]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[19]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[1]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[20]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[21]|clk                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[2]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[3]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[4]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[5]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[6]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[7]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[8]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|Cont[9]|clk                                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u13|oRST_0|clk                                                      ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                      ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                    ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[0]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[10]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[11]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[12]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[13]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[14]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[15]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[16]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[17]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[18]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[19]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[1]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[20]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[21]                                            ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[2]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[3]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[4]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[5]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[6]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[7]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[8]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|Cont[9]                                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u13|oRST_0                                              ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                      ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                        ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u11|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[11]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[12]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[13]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[14]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[15]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[16]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[17]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[18]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[19]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[20]|clk                                                    ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[21]|clk                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[0]|clk                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[10]|clk                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[1]|clk                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u13|Cont[2]|clk                                                     ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[0]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[10]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[11]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[12]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[13]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[14]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[15]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[16]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[17]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[18]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[19]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[1]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[20]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[21]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[22]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[23]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[24]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[25]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[26]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[27]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[28]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[29]                            ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[2]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[3]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[4]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[5]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[6]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[7]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[8]                             ;
; 19.783 ; 20.013       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|q_b[9]                             ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; 19.784 ; 20.014       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a0~portb_address_reg0   ;
; 19.784 ; 20.014       ; 0.230          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|altsyncram_hi31:fifo_ram|ram_block14a8~portb_address_reg0   ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[0]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[10]                                                                                                                                ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[1]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[2]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[3]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[4]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[5]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[6]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[7]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[8]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|H_Cont[9]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[0]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[10]                                                                                                                                ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[1]                                                                                                                                 ;
; 19.784 ; 20.000       ; 0.216          ; High Pulse Width ; u11|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_Controller:u9|V_Cont[2]                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; 1.142 ; 1.954 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; 1.032 ; 1.842 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; 1.074 ; 1.885 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; 1.107 ; 1.943 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; 1.132 ; 1.954 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; 1.142 ; 1.930 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; 0.947 ; 1.727 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; 1.034 ; 1.796 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; 0.739 ; 1.491 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; 0.735 ; 1.487 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; 0.919 ; 1.713 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; 0.988 ; 1.781 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; 1.092 ; 1.891 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.101 ; 0.534 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; 0.028 ; 0.493 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.101 ; 0.534 ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; 2.538 ; 3.426 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 2.473 ; 3.306 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 2.533 ; 3.375 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 2.491 ; 3.310 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 2.347 ; 3.172 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 2.340 ; 3.144 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 2.319 ; 3.134 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 2.267 ; 3.062 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 2.134 ; 2.907 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 2.265 ; 3.064 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 2.217 ; 3.016 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 2.335 ; 3.155 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 2.326 ; 3.116 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 2.324 ; 3.151 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 2.480 ; 3.301 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 2.335 ; 3.151 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 2.454 ; 3.335 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 2.283 ; 3.101 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 2.437 ; 3.263 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 2.329 ; 3.136 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 2.290 ; 3.113 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 2.288 ; 3.099 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 2.363 ; 3.166 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 2.439 ; 3.264 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 2.380 ; 3.199 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 2.480 ; 3.362 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 2.538 ; 3.426 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 2.498 ; 3.359 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 2.324 ; 3.163 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 2.509 ; 3.324 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 2.248 ; 3.063 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; -0.528 ; -1.265 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; -0.813 ; -1.607 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; -0.854 ; -1.648 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; -0.887 ; -1.705 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; -0.910 ; -1.715 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; -0.920 ; -1.691 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; -0.728 ; -1.493 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; -0.817 ; -1.571 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; -0.532 ; -1.269 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; -0.528 ; -1.265 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; -0.702 ; -1.480 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; -0.768 ; -1.545 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; -0.868 ; -1.651 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.184  ; -0.276 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; 0.184  ; -0.276 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.118  ; -0.333 ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; -1.733 ; -2.498 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; -2.059 ; -2.883 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; -2.117 ; -2.949 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; -2.077 ; -2.886 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; -1.939 ; -2.754 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; -1.931 ; -2.727 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; -1.911 ; -2.717 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; -1.861 ; -2.648 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; -1.733 ; -2.498 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; -1.857 ; -2.648 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; -1.812 ; -2.602 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; -1.925 ; -2.735 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; -1.918 ; -2.700 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; -1.916 ; -2.733 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; -2.067 ; -2.878 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; -1.926 ; -2.733 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; -2.042 ; -2.909 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; -1.876 ; -2.685 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; -2.025 ; -2.840 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; -1.921 ; -2.719 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; -1.883 ; -2.697 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; -1.881 ; -2.683 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; -1.954 ; -2.748 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; -2.027 ; -2.843 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; -1.969 ; -2.780 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; -2.067 ; -2.935 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; -2.123 ; -2.997 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; -2.084 ; -2.933 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; -1.915 ; -2.744 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; -2.094 ; -2.900 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; -1.842 ; -2.648 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 3.904  ; 4.032  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 3.898  ; 4.032  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 3.904  ; 4.010  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 7.197  ; 7.922  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 5.175  ; 5.431  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 6.690  ; 7.390  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 5.054  ; 5.331  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 5.360  ; 5.654  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 7.197  ; 7.922  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 5.319  ; 5.581  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 5.450  ; 5.740  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 5.503  ; 5.869  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 5.505  ; 5.777  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 5.628  ; 5.894  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 3.335  ; 3.559  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 5.132  ; 5.372  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 5.704  ; 6.009  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 5.122  ; 5.347  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 5.147  ; 5.374  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 4.976  ; 5.190  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 4.977  ; 5.161  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 5.399  ; 5.625  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 5.128  ; 5.328  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 7.020  ; 7.727  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 5.034  ; 5.212  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 1.571  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 2.321  ; 2.377  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 2.605  ; 2.683  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 6.744  ; 7.372  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 5.145  ; 5.350  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 5.111  ; 5.307  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 5.042  ; 5.320  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 5.160  ; 5.342  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 6.744  ; 7.372  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 5.077  ; 5.243  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 4.794  ; 4.949  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 4.901  ; 5.056  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 4.960  ; 5.138  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 5.062  ; 5.230  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 1.578  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 1.578  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 4.119  ; 4.711  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 2.554  ; 2.666  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 2.607  ; 2.739  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 2.409  ; 2.529  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 2.569  ; 2.752  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 4.119  ; 4.711  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 2.708  ; 2.851  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 2.486  ; 2.625  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 2.418  ; 2.535  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 2.371  ; 2.485  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 2.445  ; 2.559  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 2.448  ; 2.562  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 2.372  ; 2.480  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 2.737  ; 2.879  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 2.737  ; 2.879  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 2.664  ; 2.803  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 2.262  ; 2.356  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 2.422  ; 2.527  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 4.280  ; 4.479  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 3.717  ; 3.760  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 3.727  ; 3.826  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 3.521  ; 3.602  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 3.811  ; 3.883  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 3.721  ; 3.775  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 3.769  ; 3.836  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 3.782  ; 3.829  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 3.673  ; 3.798  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 3.449  ; 3.626  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 3.522  ; 3.603  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 3.765  ; 3.801  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 3.459  ; 3.532  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 3.876  ; 3.923  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 3.713  ; 3.809  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 3.518  ; 3.680  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 3.314  ; 3.450  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 3.775  ; 3.875  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 3.667  ; 3.879  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 3.675  ; 3.856  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 3.983  ; 4.152  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 4.121  ; 4.365  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 3.729  ; 3.844  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 3.467  ; 3.665  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 4.280  ; 4.479  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 3.931  ; 4.083  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 3.836  ; 3.995  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 3.643  ; 3.824  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 3.565  ; 3.759  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 4.126  ; 4.418  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 4.203  ; 4.479  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 3.926  ; 4.172  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 4.085  ; 4.266  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 2.571  ; 2.694  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 2.571  ; 2.694  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 2.444  ; 2.562  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 2.351  ; 2.463  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 2.472  ; 2.588  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -1.638 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -1.536 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 3.799  ; 3.905  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 3.799  ; 3.928  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 3.805  ; 3.905  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 1.338  ; 2.105  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 3.115  ; 3.291  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 4.815  ; 5.466  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 3.170  ; 3.399  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 3.298  ; 3.514  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 5.131  ; 5.778  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 3.434  ; 3.648  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 3.380  ; 3.590  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 3.606  ; 3.921  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 3.580  ; 3.790  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 3.889  ; 4.112  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 2.930  ; 3.121  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 3.392  ; 3.592  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 3.762  ; 4.007  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 3.216  ; 3.383  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 3.456  ; 3.641  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 3.044  ; 3.195  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 3.225  ; 3.367  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 3.375  ; 3.543  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 3.096  ; 3.234  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 5.167  ; 5.828  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 3.203  ; 3.342  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 1.338  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 2.052  ; 2.105  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 2.325  ; 2.399  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 2.901  ; 3.008  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 3.510  ; 3.715  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 3.505  ; 3.695  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 3.345  ; 3.610  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 3.458  ; 3.606  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 5.045  ; 5.659  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 3.066  ; 3.171  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 2.959  ; 3.063  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 2.901  ; 3.008  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 2.947  ; 3.071  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 3.124  ; 3.242  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 1.344  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 1.344  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 2.108  ; 2.215  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 2.285  ; 2.393  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 2.335  ; 2.463  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 2.146  ; 2.263  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 2.294  ; 2.471  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 3.852  ; 4.440  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 2.433  ; 2.571  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 2.219  ; 2.354  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 2.154  ; 2.268  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 2.108  ; 2.219  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 2.179  ; 2.290  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 2.183  ; 2.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 2.110  ; 2.215  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 2.390  ; 2.525  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 2.459  ; 2.597  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 2.390  ; 2.525  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 2.003  ; 2.096  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 2.158  ; 2.260  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 2.605  ; 2.713  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 2.606  ; 2.725  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 2.852  ; 2.990  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 2.663  ; 2.791  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 2.705  ; 2.835  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 2.605  ; 2.713  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 2.672  ; 2.796  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 2.659  ; 2.780  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 2.684  ; 2.818  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 2.789  ; 2.941  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 2.847  ; 2.986  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 2.804  ; 2.935  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 2.736  ; 2.858  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 2.909  ; 3.051  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 3.074  ; 3.236  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 2.815  ; 2.971  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 2.732  ; 2.768  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 2.945  ; 3.104  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 3.149  ; 3.328  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 2.962  ; 3.156  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 3.264  ; 3.465  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 3.401  ; 3.634  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 3.059  ; 3.257  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 2.947  ; 3.104  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 3.541  ; 3.770  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 3.213  ; 3.372  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 3.117  ; 3.309  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 2.773  ; 2.893  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 2.796  ; 2.960  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 3.294  ; 3.513  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 3.253  ; 3.439  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 3.145  ; 3.336  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 3.262  ; 3.517  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 2.179  ; 2.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 2.301  ; 2.420  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 2.179  ; 2.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 2.089  ; 2.197  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 2.207  ; 2.319  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -1.860 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -1.760 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 2.646 ;    ;    ; 3.093 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 2.611 ;    ;    ; 3.061 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 3.745 ; 3.369 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.771 ; 3.395 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.771 ; 3.395 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.761 ; 3.385 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.027 ; 3.651 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.041 ; 3.665 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.023 ; 3.647 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 4.023 ; 3.647 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 4.008 ; 3.632 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.993 ; 3.617 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 4.011 ; 3.635 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 3.975 ; 3.599 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 4.041 ; 3.665 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.194 ; 3.818 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.781 ; 3.405 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.194 ; 3.818 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.745 ; 3.369 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 4.199 ; 3.823 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.190 ; 3.814 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.209 ; 3.833 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 4.393 ; 4.017 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 4.416 ; 4.040 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 4.415 ; 4.039 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 4.541 ; 4.165 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 4.531 ; 4.155 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 4.662 ; 4.286 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 4.672 ; 4.296 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 4.761 ; 4.385 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 4.396 ; 4.020 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 4.403 ; 4.027 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 4.375 ; 3.999 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 4.209 ; 3.833 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 4.366 ; 3.990 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 3.367 ; 3.006 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.392 ; 3.031 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.392 ; 3.031 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.382 ; 3.021 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 3.638 ; 3.277 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 3.651 ; 3.290 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 3.634 ; 3.273 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 3.634 ; 3.273 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 3.619 ; 3.258 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.604 ; 3.243 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 3.621 ; 3.260 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 3.587 ; 3.226 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 3.651 ; 3.290 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 3.798 ; 3.437 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.402 ; 3.041 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 3.798 ; 3.437 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.367 ; 3.006 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 3.802 ; 3.441 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 3.794 ; 3.433 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 3.812 ; 3.451 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 3.990 ; 3.629 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 4.011 ; 3.650 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 4.011 ; 3.650 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 4.132 ; 3.771 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 4.122 ; 3.761 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 4.248 ; 3.887 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 4.258 ; 3.897 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 4.343 ; 3.982 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 3.991 ; 3.630 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 4.000 ; 3.639 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 3.971 ; 3.610 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 3.812 ; 3.451 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 3.961 ; 3.600 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 3.484     ; 3.860     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.527     ; 3.903     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.527     ; 3.903     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.517     ; 3.893     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 3.811     ; 4.187     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 3.830     ; 4.206     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 3.813     ; 4.189     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 3.813     ; 4.189     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 3.806     ; 4.182     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.783     ; 4.159     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 3.800     ; 4.176     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 3.751     ; 4.127     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 3.830     ; 4.206     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 3.993     ; 4.369     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.537     ; 3.913     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 3.993     ; 4.369     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.484     ; 3.860     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 4.018     ; 4.394     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.001     ; 4.377     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.028     ; 4.404     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 4.242     ; 4.618     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 4.266     ; 4.642     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 4.260     ; 4.636     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 4.402     ; 4.778     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 4.392     ; 4.768     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 4.550     ; 4.926     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 4.560     ; 4.936     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 4.648     ; 5.024     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 4.246     ; 4.622     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 4.252     ; 4.628     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 4.220     ; 4.596     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 4.028     ; 4.404     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 4.216     ; 4.592     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; SDR1_DQ[*]   ; CLOCK_50   ; 3.116     ; 3.477     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 3.158     ; 3.519     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 3.158     ; 3.519     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 3.148     ; 3.509     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 3.431     ; 3.792     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 3.449     ; 3.810     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 3.432     ; 3.793     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 3.432     ; 3.793     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 3.425     ; 3.786     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.402     ; 3.763     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 3.419     ; 3.780     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 3.371     ; 3.732     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 3.449     ; 3.810     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 3.605     ; 3.966     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 3.168     ; 3.529     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 3.605     ; 3.966     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 3.116     ; 3.477     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 3.629     ; 3.990     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 3.613     ; 3.974     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 3.639     ; 4.000     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 3.844     ; 4.205     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 3.867     ; 4.228     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 3.862     ; 4.223     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 3.998     ; 4.359     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 3.988     ; 4.349     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 4.140     ; 4.501     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 4.150     ; 4.511     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 4.234     ; 4.595     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 3.847     ; 4.208     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 3.854     ; 4.215     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 3.822     ; 4.183     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30] ; CLOCK_50   ; 3.639     ; 4.000     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31] ; CLOCK_50   ; 3.817     ; 4.178     ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                         ; Synchronization Node                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]         ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]          ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -1.557         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;                ;              ;                  ; 0.341        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ;                ;              ;                  ; -1.898       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -1.359         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;                ;              ;                  ; 0.274        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ;                ;              ;                  ; -1.633       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -1.357         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;                ;              ;                  ; 0.269        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ;                ;              ;                  ; -1.626       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -1.319         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;                ;              ;                  ; 0.327        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ;                ;              ;                  ; -1.646       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -1.131         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;                ;              ;                  ; 0.546        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ;                ;              ;                  ; -1.677       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -1.078         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;                ;              ;                  ; 0.612        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ;                ;              ;                  ; -1.690       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -0.995         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;                ;              ;                  ; 0.546        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ;                ;              ;                  ; -1.541       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -0.947         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;                ;              ;                  ; 0.609        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ;                ;              ;                  ; -1.556       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -0.916         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;                ;              ;                  ; 0.547        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ;                ;              ;                  ; -1.463       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; -0.867         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;                ;              ;                  ; 0.610        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ;                ;              ;                  ; -1.477       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.110         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;                ;              ;                  ; 9.255        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;                ;              ;                  ; 7.855        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.160         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ;                ;              ;                  ; 9.578        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ;                ;              ;                  ; 7.582        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.173         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 9.506        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 7.667        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.208         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;                ;              ;                  ; 9.254        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;                ;              ;                  ; 7.954        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.234         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 9.277        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 7.957        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.266         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 9.231        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 8.035        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.339         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ;                ;              ;                  ; 9.301        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ;                ;              ;                  ; 8.038        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.342         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 9.330        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 8.012        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.377         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 9.269        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 8.108        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.414         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 9.333        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 8.081        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.443         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ;                ;              ;                  ; 9.400        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ;                ;              ;                  ; 8.043        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.470         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[3] ;                ;              ;                  ; 9.455        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[3] ;                ;              ;                  ; 8.015        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.505         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ;                ;              ;                  ; 9.385        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ;                ;              ;                  ; 8.120        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.562         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ;                ;              ;                  ; 9.466        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ;                ;              ;                  ; 8.096        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.594         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[8] ;                ;              ;                  ; 9.403        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[8] ;                ;              ;                  ; 8.191        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.620         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[9] ;                ;              ;                  ; 9.455        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ;                ;              ;                  ; 8.165        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.679         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 9.241        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 8.438        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.794         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ;                ;              ;                  ; 9.384        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ;                ;              ;                  ; 8.410        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                               ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 17.822         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  GPIO2[18]                                                                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                    ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 9.409        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 8.413        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 17.842         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[1] ;                ;              ;                  ; 9.455        ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[1] ;                ;              ;                  ; 8.387        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.206         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[7] ;                ;              ;                  ; 39.300       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ;                ;              ;                  ; 37.906       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.226         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[6] ;                ;              ;                  ; 39.308       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ;                ;              ;                  ; 37.918       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.452         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[5] ;                ;              ;                  ; 39.358       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ;                ;              ;                  ; 38.094       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.454         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[2] ;                ;              ;                  ; 39.431       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ;                ;              ;                  ; 38.023       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.494         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[3] ;                ;              ;                  ; 39.483       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ;                ;              ;                  ; 38.011       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.522         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[4] ;                ;              ;                  ; 39.415       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ;                ;              ;                  ; 38.107       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.578         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[8] ;                ;              ;                  ; 39.411       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ;                ;              ;                  ; 38.167       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.598         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[9] ;                ;              ;                  ; 39.417       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ;                ;              ;                  ; 38.181       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.845         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[0] ;                ;              ;                  ; 39.418       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ;                ;              ;                  ; 38.427       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                        ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                 ; 77.897         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                    ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                 ;                ;              ;                  ;              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                          ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                    ;                ;              ;                  ;              ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a[1] ;                ;              ;                  ; 39.485       ;
;  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_knj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ;                ;              ;                  ; 38.412       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -6.363   ; -1.302 ; -4.640   ; 0.766   ; -9.457              ;
;  CLOCK_50                                                  ; 16.312   ; 0.188  ; N/A      ; N/A     ; 9.267               ;
;  GPIO2[18]                                                 ; -6.363   ; -1.302 ; -2.031   ; 0.766   ; -9.457              ;
;  RAW2RGB:u10|dval_ctrl                                     ; N/A      ; N/A    ; -3.494   ; 2.255   ; -1.000              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]           ; 34.926   ; 0.187  ; 14.840   ; 2.261   ; 19.747              ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.946   ; 0.179  ; -4.640   ; 2.452   ; 4.736               ;
; Design-wide TNS                                            ; -682.795 ; -1.302 ; -819.707 ; 0.0     ; -388.096            ;
;  CLOCK_50                                                  ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  GPIO2[18]                                                 ; -556.743 ; -1.302 ; -385.121 ; 0.000   ; -387.096            ;
;  RAW2RGB:u10|dval_ctrl                                     ; N/A      ; N/A    ; -3.494   ; 0.000   ; -1.000              ;
;  u11|altpll_component|auto_generated|pll1|clk[0]           ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; -126.052 ; 0.000  ; -431.092 ; 0.000   ; 0.000               ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; 1.930 ; 2.473 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; 1.705 ; 2.284 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; 1.788 ; 2.348 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; 1.844 ; 2.436 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; 1.881 ; 2.473 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; 1.930 ; 2.436 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; 1.593 ; 2.091 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; 1.745 ; 2.242 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; 1.213 ; 1.723 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; 1.206 ; 1.715 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; 1.540 ; 2.051 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; 1.657 ; 2.159 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; 1.803 ; 2.346 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.101 ; 0.534 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; 0.028 ; 0.493 ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.101 ; 0.534 ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; 4.353 ; 4.961 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; 4.272 ; 4.836 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; 4.353 ; 4.928 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; 4.240 ; 4.826 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; 4.037 ; 4.614 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; 4.021 ; 4.555 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; 4.002 ; 4.565 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; 3.924 ; 4.451 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; 3.659 ; 4.200 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; 3.901 ; 4.442 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; 3.852 ; 4.394 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; 4.028 ; 4.617 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; 3.961 ; 4.520 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; 4.006 ; 4.578 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; 4.254 ; 4.828 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; 4.022 ; 4.585 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; 4.244 ; 4.871 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; 3.968 ; 4.513 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; 4.209 ; 4.780 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; 4.011 ; 4.575 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; 3.964 ; 4.510 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; 3.949 ; 4.504 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; 4.027 ; 4.608 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; 4.206 ; 4.758 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; 4.070 ; 4.646 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; 4.258 ; 4.891 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; 4.324 ; 4.961 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; 4.251 ; 4.892 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; 4.018 ; 4.590 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; 4.248 ; 4.829 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; 3.908 ; 4.451 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+
; GPIO2[*]     ; GPIO2[18]  ; -0.528 ; -1.026 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[0]    ; GPIO2[18]  ; -0.813 ; -1.515 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[1]    ; GPIO2[18]  ; -0.854 ; -1.569 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[2]    ; GPIO2[18]  ; -0.887 ; -1.659 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[3]    ; GPIO2[18]  ; -0.910 ; -1.683 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[8]    ; GPIO2[18]  ; -0.920 ; -1.647 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[9]    ; GPIO2[18]  ; -0.728 ; -1.353 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[10]   ; GPIO2[18]  ; -0.817 ; -1.506 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[15]   ; GPIO2[18]  ; -0.532 ; -1.032 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[16]   ; GPIO2[18]  ; -0.528 ; -1.026 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[19]   ; GPIO2[18]  ; -0.702 ; -1.324 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[20]   ; GPIO2[18]  ; -0.768 ; -1.411 ; Rise       ; GPIO2[18]                                                 ;
;  GPIO2[21]   ; GPIO2[18]  ; -0.868 ; -1.580 ; Rise       ; GPIO2[18]                                                 ;
; KEY[*]       ; GPIO2[18]  ; 0.467  ; 0.265  ; Rise       ; GPIO2[18]                                                 ;
;  KEY[2]      ; GPIO2[18]  ; 0.467  ; 0.265  ; Rise       ; GPIO2[18]                                                 ;
;  KEY[3]      ; GPIO2[18]  ; 0.375  ; 0.184  ; Rise       ; GPIO2[18]                                                 ;
; SDR1_DQ[*]   ; CLOCK_50   ; -1.733 ; -2.498 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]  ; CLOCK_50   ; -2.059 ; -2.883 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]  ; CLOCK_50   ; -2.117 ; -2.949 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]  ; CLOCK_50   ; -2.077 ; -2.886 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]  ; CLOCK_50   ; -1.939 ; -2.754 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]  ; CLOCK_50   ; -1.931 ; -2.727 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]  ; CLOCK_50   ; -1.911 ; -2.717 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]  ; CLOCK_50   ; -1.861 ; -2.648 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]  ; CLOCK_50   ; -1.733 ; -2.498 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]  ; CLOCK_50   ; -1.857 ; -2.648 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]  ; CLOCK_50   ; -1.812 ; -2.602 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10] ; CLOCK_50   ; -1.925 ; -2.735 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11] ; CLOCK_50   ; -1.918 ; -2.700 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12] ; CLOCK_50   ; -1.916 ; -2.733 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13] ; CLOCK_50   ; -2.067 ; -2.878 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14] ; CLOCK_50   ; -1.926 ; -2.733 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15] ; CLOCK_50   ; -2.042 ; -2.909 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16] ; CLOCK_50   ; -1.876 ; -2.685 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17] ; CLOCK_50   ; -2.025 ; -2.840 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18] ; CLOCK_50   ; -1.921 ; -2.719 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19] ; CLOCK_50   ; -1.883 ; -2.697 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20] ; CLOCK_50   ; -1.881 ; -2.683 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21] ; CLOCK_50   ; -1.954 ; -2.748 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22] ; CLOCK_50   ; -2.027 ; -2.843 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23] ; CLOCK_50   ; -1.969 ; -2.780 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24] ; CLOCK_50   ; -2.067 ; -2.935 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25] ; CLOCK_50   ; -2.123 ; -2.997 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26] ; CLOCK_50   ; -2.084 ; -2.933 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27] ; CLOCK_50   ; -1.915 ; -2.744 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28] ; CLOCK_50   ; -2.094 ; -2.900 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29] ; CLOCK_50   ; -1.842 ; -2.648 ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 6.735  ; 6.784  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 6.654  ; 6.760  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 6.735  ; 6.784  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 11.902 ; 12.400 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 8.938  ; 8.965  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 11.048 ; 11.558 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 8.794  ; 8.804  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 9.164  ; 9.265  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 11.902 ; 12.400 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 9.203  ; 9.211  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 9.421  ; 9.513  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 9.514  ; 9.629  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 9.437  ; 9.502  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 9.760  ; 9.732  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 5.630  ; 5.740  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 8.818  ; 8.857  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 9.855  ; 9.959  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 8.894  ; 8.920  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 8.991  ; 8.936  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 8.671  ; 8.689  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 8.609  ; 8.587  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 9.355  ; 9.404  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 8.877  ; 8.881  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 11.496 ; 12.010 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 8.675  ; 8.719  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 2.609  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 3.854  ; 3.866  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 4.361  ; 4.352  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 11.146 ; 11.517 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 8.804  ; 8.826  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 8.751  ; 8.783  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 8.800  ; 8.804  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 8.918  ; 8.881  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 11.146 ; 11.517 ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 8.838  ; 8.784  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 8.303  ; 8.277  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 8.476  ; 8.492  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 8.645  ; 8.622  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 8.758  ; 8.785  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 2.536  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 2.536  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 6.477  ; 7.007  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 4.225  ; 4.287  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 4.325  ; 4.385  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 3.987  ; 4.067  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 4.328  ; 4.377  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 6.477  ; 7.007  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 4.472  ; 4.573  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 4.163  ; 4.220  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 4.040  ; 4.058  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 3.931  ; 3.995  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 4.054  ; 4.106  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 4.062  ; 4.102  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 3.919  ; 3.977  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 4.550  ; 4.605  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 4.550  ; 4.605  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 4.407  ; 4.464  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 3.726  ; 3.760  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 4.009  ; 4.045  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 7.115  ; 7.193  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 6.133  ; 6.072  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 6.178  ; 6.148  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 5.797  ; 5.812  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 6.326  ; 6.292  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 6.171  ; 6.091  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 6.253  ; 6.203  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 6.269  ; 6.180  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 6.130  ; 6.165  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 5.839  ; 5.881  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 5.854  ; 5.814  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 6.243  ; 6.154  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 5.716  ; 5.698  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 6.404  ; 6.316  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 6.127  ; 6.108  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 5.854  ; 5.952  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 5.708  ; 5.682  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 6.242  ; 6.270  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 6.204  ; 6.239  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 6.119  ; 6.203  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 6.610  ; 6.661  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 6.863  ; 7.031  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 6.169  ; 6.193  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 5.826  ; 5.901  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 7.115  ; 7.193  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 6.568  ; 6.638  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 6.474  ; 6.519  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 6.192  ; 6.214  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 5.991  ; 6.071  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 6.978  ; 7.022  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 7.076  ; 7.183  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 6.629  ; 6.701  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 6.912  ; 6.866  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 4.287  ; 4.293  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 4.287  ; 4.293  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 4.088  ; 4.110  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 3.891  ; 3.927  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 4.088  ; 4.116  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -0.670 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -0.677 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; LED[*]         ; GPIO2[18]  ; 3.799  ; 3.905  ; Rise       ; GPIO2[18]                                                 ;
;  LED[0]        ; GPIO2[18]  ; 3.799  ; 3.928  ; Rise       ; GPIO2[18]                                                 ;
;  LED[1]        ; GPIO2[18]  ; 3.805  ; 3.905  ; Rise       ; GPIO2[18]                                                 ;
; GPIO0[*]       ; CLOCK_50   ; 1.338  ; 2.105  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[6]      ; CLOCK_50   ; 3.115  ; 3.291  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[7]      ; CLOCK_50   ; 4.815  ; 5.466  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[8]      ; CLOCK_50   ; 3.170  ; 3.399  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[9]      ; CLOCK_50   ; 3.298  ; 3.514  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[10]     ; CLOCK_50   ; 5.131  ; 5.778  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[11]     ; CLOCK_50   ; 3.434  ; 3.648  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[12]     ; CLOCK_50   ; 3.380  ; 3.590  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[13]     ; CLOCK_50   ; 3.606  ; 3.921  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[14]     ; CLOCK_50   ; 3.580  ; 3.790  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[15]     ; CLOCK_50   ; 3.889  ; 4.112  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[16]     ; CLOCK_50   ; 2.930  ; 3.121  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[17]     ; CLOCK_50   ; 3.392  ; 3.592  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[18]     ; CLOCK_50   ; 3.762  ; 4.007  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[19]     ; CLOCK_50   ; 3.216  ; 3.383  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[20]     ; CLOCK_50   ; 3.456  ; 3.641  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[21]     ; CLOCK_50   ; 3.044  ; 3.195  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[22]     ; CLOCK_50   ; 3.225  ; 3.367  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[23]     ; CLOCK_50   ; 3.375  ; 3.543  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[24]     ; CLOCK_50   ; 3.096  ; 3.234  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[25]     ; CLOCK_50   ; 5.167  ; 5.828  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[26]     ; CLOCK_50   ; 3.203  ; 3.342  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ; 1.338  ;        ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[28]     ; CLOCK_50   ; 2.052  ; 2.105  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[29]     ; CLOCK_50   ; 2.325  ; 2.399  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO1[*]       ; CLOCK_50   ; 2.901  ; 3.008  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[20]     ; CLOCK_50   ; 3.510  ; 3.715  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[21]     ; CLOCK_50   ; 3.505  ; 3.695  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[22]     ; CLOCK_50   ; 3.345  ; 3.610  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[23]     ; CLOCK_50   ; 3.458  ; 3.606  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[24]     ; CLOCK_50   ; 5.045  ; 5.659  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[25]     ; CLOCK_50   ; 3.066  ; 3.171  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[26]     ; CLOCK_50   ; 2.959  ; 3.063  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[27]     ; CLOCK_50   ; 2.901  ; 3.008  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[28]     ; CLOCK_50   ; 2.947  ; 3.071  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO1[29]     ; CLOCK_50   ; 3.124  ; 3.242  ; Rise       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; GPIO0[*]       ; CLOCK_50   ;        ; 1.344  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
;  GPIO0[27]     ; CLOCK_50   ;        ; 1.344  ; Fall       ; u11|altpll_component|auto_generated|pll1|clk[0]           ;
; SDR1_ADDR[*]   ; CLOCK_50   ; 2.108  ; 2.215  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[0]  ; CLOCK_50   ; 2.285  ; 2.393  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[1]  ; CLOCK_50   ; 2.335  ; 2.463  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[2]  ; CLOCK_50   ; 2.146  ; 2.263  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[3]  ; CLOCK_50   ; 2.294  ; 2.471  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[4]  ; CLOCK_50   ; 3.852  ; 4.440  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[5]  ; CLOCK_50   ; 2.433  ; 2.571  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[6]  ; CLOCK_50   ; 2.219  ; 2.354  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[7]  ; CLOCK_50   ; 2.154  ; 2.268  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[8]  ; CLOCK_50   ; 2.108  ; 2.219  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[9]  ; CLOCK_50   ; 2.179  ; 2.290  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[10] ; CLOCK_50   ; 2.183  ; 2.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_ADDR[11] ; CLOCK_50   ; 2.110  ; 2.215  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_BA[*]     ; CLOCK_50   ; 2.390  ; 2.525  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[0]    ; CLOCK_50   ; 2.459  ; 2.597  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_BA[1]    ; CLOCK_50   ; 2.390  ; 2.525  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CAS_N     ; CLOCK_50   ; 2.003  ; 2.096  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CS_N      ; CLOCK_50   ; 2.158  ; 2.260  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQ[*]     ; CLOCK_50   ; 2.605  ; 2.713  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[0]    ; CLOCK_50   ; 2.606  ; 2.725  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[1]    ; CLOCK_50   ; 2.852  ; 2.990  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[2]    ; CLOCK_50   ; 2.663  ; 2.791  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[3]    ; CLOCK_50   ; 2.705  ; 2.835  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[4]    ; CLOCK_50   ; 2.605  ; 2.713  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[5]    ; CLOCK_50   ; 2.672  ; 2.796  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[6]    ; CLOCK_50   ; 2.659  ; 2.780  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[7]    ; CLOCK_50   ; 2.684  ; 2.818  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[8]    ; CLOCK_50   ; 2.789  ; 2.941  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[9]    ; CLOCK_50   ; 2.847  ; 2.986  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[10]   ; CLOCK_50   ; 2.804  ; 2.935  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[11]   ; CLOCK_50   ; 2.736  ; 2.858  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[12]   ; CLOCK_50   ; 2.909  ; 3.051  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[13]   ; CLOCK_50   ; 3.074  ; 3.236  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[14]   ; CLOCK_50   ; 2.815  ; 2.971  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[15]   ; CLOCK_50   ; 2.732  ; 2.768  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[16]   ; CLOCK_50   ; 2.945  ; 3.104  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[17]   ; CLOCK_50   ; 3.149  ; 3.328  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[18]   ; CLOCK_50   ; 2.962  ; 3.156  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[19]   ; CLOCK_50   ; 3.264  ; 3.465  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[20]   ; CLOCK_50   ; 3.401  ; 3.634  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[21]   ; CLOCK_50   ; 3.059  ; 3.257  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[22]   ; CLOCK_50   ; 2.947  ; 3.104  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[23]   ; CLOCK_50   ; 3.541  ; 3.770  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[24]   ; CLOCK_50   ; 3.213  ; 3.372  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[25]   ; CLOCK_50   ; 3.117  ; 3.309  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[26]   ; CLOCK_50   ; 2.773  ; 2.893  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[27]   ; CLOCK_50   ; 2.796  ; 2.960  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[28]   ; CLOCK_50   ; 3.294  ; 3.513  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[29]   ; CLOCK_50   ; 3.253  ; 3.439  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[30]   ; CLOCK_50   ; 3.145  ; 3.336  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQ[31]   ; CLOCK_50   ; 3.262  ; 3.517  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_DQM[*]    ; CLOCK_50   ; 2.179  ; 2.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[0]   ; CLOCK_50   ; 2.301  ; 2.420  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  SDR1_DQM[1]   ; CLOCK_50   ; 2.179  ; 2.294  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_RAS_N     ; CLOCK_50   ; 2.089  ; 2.197  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_WE_N      ; CLOCK_50   ; 2.207  ; 2.319  ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; SDR1_CLK       ; CLOCK_50   ; -1.860 ;        ; Rise       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; SDR1_CLK       ; CLOCK_50   ;        ; -1.760 ; Fall       ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 4.308 ;    ;    ; 4.487 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_27   ; GPIO2[17]   ; 2.611 ;    ;    ; 3.061 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_CLK        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_ADDR[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQM[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQM[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQM[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQM[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_WE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_CAS_N    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_RAS_N    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_CS_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_BA[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_BA[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_CLK      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DCLK          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; nCS           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ASDI          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_ADDR[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQM[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQM[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQM[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQM[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_WE_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_CAS_N    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_RAS_N    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_CS_N     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_BA[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_BA[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_CLK      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USB_DP        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; USB_DN        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_CMD        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[24]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[25]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[26]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[27]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[28]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[29]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[30]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR0_DQ[31]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[16]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[17]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[18]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[19]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[22]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[23]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[24]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[25]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[26]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[27]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[28]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[29]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[30]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[31]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[32]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[33]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[34]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[35]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[16]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[17]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[18]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[19]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[20]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[21]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[22]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[23]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[24]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[25]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[26]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[27]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[28]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[29]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[30]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[31]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[32]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[33]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[34]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO3[35]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[24]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[25]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[26]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[27]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[28]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[29]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[30]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDR1_DQ[31]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[13]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[14]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[16]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[17]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[18]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[19]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[20]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[21]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[22]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[23]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[24]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[25]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[26]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[27]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[28]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO0[29]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[20]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[21]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[22]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[23]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[24]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[25]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[26]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[27]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[28]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO1[29]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[15]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[16]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[17]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[18]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[19]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[20]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; GPIO2[21]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; KEY[1]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DATA        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_DP      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_DN      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SD_CMD      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[16] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[17] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[18] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[19] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[20] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[21] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[22] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[23] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[24] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[25] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[26] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[27] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[28] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[29] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[30] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR0_DQ[31] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[16]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[17]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[18]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[19]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[22]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[23]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[24]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[25]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[26]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[27]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[28]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[29]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[30]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[31]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[32]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[33]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[34]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[35]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[16]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[17]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[18]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[19]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[20]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[21]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[22]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[23]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[24]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[25]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[26]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[27]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[28]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[29]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[30]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[31]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[32]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[33]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[34]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO3[35]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[16] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[17] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[18] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[19] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[20] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[21] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[22] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[23] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[24] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[25] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[26] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[27] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[28] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[29] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[30] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDR1_DQ[31] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[16]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[17]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[18]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[19]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[20]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[21]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[22]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[23]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[24]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[25]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[26]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[27]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[28]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO0[29]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[20]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[21]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[22]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[23]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[24]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[25]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[26]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[27]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[28]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1[29]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[16]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[17]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[18]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[19]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[20]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO2[21]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK_50    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK_27    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[0]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[2]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[3]      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQM[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQM[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQM[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQM[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_CAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_RAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_CS_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_BA[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_BA[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_CLK      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; DCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; nCS           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.91e-06 V                   ; 3.08 V              ; -0.00888 V          ; 0.063 V                              ; 0.206 V                              ; 2.34e-09 s                  ; 2.41e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.91e-06 V                  ; 3.08 V             ; -0.00888 V         ; 0.063 V                             ; 0.206 V                             ; 2.34e-09 s                 ; 2.41e-09 s                 ; Yes                       ; Yes                       ;
; ASDI          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.91e-06 V                   ; 3.08 V              ; -0.00888 V          ; 0.063 V                              ; 0.206 V                              ; 2.34e-09 s                  ; 2.41e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.91e-06 V                  ; 3.08 V             ; -0.00888 V         ; 0.063 V                             ; 0.206 V                             ; 2.34e-09 s                 ; 2.41e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQM[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQM[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQM[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQM[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_CAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_RAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_CS_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_BA[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_BA[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_CLK      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USB_DP        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; USB_DN        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR0_DQ[31]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[30]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[31]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; GPIO2[32]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[33]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO2[34]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[35]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; GPIO3[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; GPIO3[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[30]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; GPIO3[31]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[32]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[33]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO3[34]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO3[35]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; SDR1_DQ[31]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.00186 V          ; 0.089 V                              ; 0.168 V                              ; 6.97e-09 s                  ; 7.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.00186 V         ; 0.089 V                             ; 0.168 V                             ; 6.97e-09 s                 ; 7.46e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0132 V           ; 0.103 V                              ; 0.224 V                              ; 1.59e-09 s                  ; 1.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0132 V          ; 0.103 V                             ; 0.224 V                             ; 1.59e-09 s                 ; 1.71e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.36e-06 V                   ; 3.09 V              ; -0.0168 V           ; 0.102 V                              ; 0.236 V                              ; 1.19e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.36e-06 V                  ; 3.09 V             ; -0.0168 V          ; 0.102 V                             ; 0.236 V                             ; 1.19e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; GPIO1[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO1[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO2[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SD_CLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; SDR0_DQM[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; SDR0_DQM[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQM[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQM[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_CAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_RAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; SDR0_CS_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_BA[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_BA[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_CLK      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; DCLK          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; nCS           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.06e-07 V                   ; 3.49 V              ; -0.0264 V           ; 0.266 V                              ; 0.326 V                              ; 1.74e-09 s                  ; 1.76e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.06e-07 V                  ; 3.49 V             ; -0.0264 V          ; 0.266 V                             ; 0.326 V                             ; 1.74e-09 s                 ; 1.76e-09 s                 ; No                        ; No                        ;
; ASDI          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.06e-07 V                   ; 3.49 V              ; -0.0264 V           ; 0.266 V                              ; 0.326 V                              ; 1.74e-09 s                  ; 1.76e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.06e-07 V                  ; 3.49 V             ; -0.0264 V          ; 0.266 V                             ; 0.326 V                             ; 1.74e-09 s                 ; 1.76e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; SDR1_ADDR[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_ADDR[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQM[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQM[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQM[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQM[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_WE_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_CAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_RAS_N    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_CS_N     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_BA[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_BA[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_CLK      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; USB_DP        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; USB_DN        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SD_DAT[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SD_DAT[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SD_CMD        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; SDR0_DQ[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; SDR0_DQ[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR0_DQ[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR0_DQ[31]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO0[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; GPIO0[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO1[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; GPIO1[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; GPIO1[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO1[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO1[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; GPIO1[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO1[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[30]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[31]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; GPIO2[32]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[33]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO2[34]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[35]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; GPIO3[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; GPIO3[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[30]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; GPIO3[31]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[32]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[33]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO3[34]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO3[35]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR1_DQ[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[24]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR1_DQ[25]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR1_DQ[26]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDR1_DQ[27]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[28]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[29]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[30]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDR1_DQ[31]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO0[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; GPIO0[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO0[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.47 V              ; -0.00709 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-09 s                  ; 5.43e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.47 V             ; -0.00709 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-09 s                 ; 5.43e-09 s                 ; No                        ; No                        ;
; GPIO0[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[13]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO0[14]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO0[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; GPIO0[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.51 V              ; -0.0419 V           ; 0.296 V                              ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.51 V             ; -0.0419 V          ; 0.296 V                             ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; GPIO1[22]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-07 V                    ; 3.52 V              ; -0.0514 V           ; 0.253 V                              ; 0.324 V                              ; 8.77e-10 s                  ; 8.98e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.1e-07 V                   ; 3.52 V             ; -0.0514 V          ; 0.253 V                             ; 0.324 V                             ; 8.77e-10 s                 ; 8.98e-10 s                 ; No                        ; No                        ;
; GPIO1[23]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[24]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; GPIO1[25]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[26]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[27]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[28]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO1[29]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[15]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[16]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[17]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[18]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[19]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[20]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO2[21]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                  ; CLOCK_50                                                  ; 760      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                  ; GPIO2[18]                                                 ; 3        ; 0        ; 0        ; 0        ;
; GPIO2[18]                                                 ; GPIO2[18]                                                 ; 7121     ; 0        ; 0        ; 0        ;
; RAW2RGB:u10|dval_ctrl                                     ; GPIO2[18]                                                 ; 1        ; 0        ; 0        ; 0        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; GPIO2[18]                                                 ; 10       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 50       ; 0        ; 0        ; 0        ;
; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 60       ; 0        ; 0        ; 0        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 6358     ; 0        ; 0        ; 0        ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; u11|altpll_component|auto_generated|pll1|clk[0]           ; 1823     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                  ; CLOCK_50                                                  ; 760      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                  ; GPIO2[18]                                                 ; 3        ; 0        ; 0        ; 0        ;
; GPIO2[18]                                                 ; GPIO2[18]                                                 ; 7121     ; 0        ; 0        ; 0        ;
; RAW2RGB:u10|dval_ctrl                                     ; GPIO2[18]                                                 ; 1        ; 0        ; 0        ; 0        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; GPIO2[18]                                                 ; 10       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 50       ; 0        ; 0        ; 0        ;
; GPIO2[18]                                                 ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 60       ; 0        ; 0        ; 0        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 6358     ; 0        ; 0        ; 0        ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; u11|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; u11|altpll_component|auto_generated|pll1|clk[0]           ; u11|altpll_component|auto_generated|pll1|clk[0]           ; 1823     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; GPIO2[18]                                                 ; 145      ; 0        ; 0        ; 0        ;
; GPIO2[18]  ; GPIO2[18]                                                 ; 74       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; RAW2RGB:u10|dval_ctrl                                     ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 62       ; 0        ; 0        ; 0        ;
; GPIO2[18]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 96       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u11|altpll_component|auto_generated|pll1|clk[0]           ; 101      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; GPIO2[18]                                                 ; 145      ; 0        ; 0        ; 0        ;
; GPIO2[18]  ; GPIO2[18]                                                 ; 74       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; RAW2RGB:u10|dval_ctrl                                     ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 62       ; 0        ; 0        ; 0        ;
; GPIO2[18]  ; u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 96       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u11|altpll_component|auto_generated|pll1|clk[0]           ; 101      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 90    ; 90   ;
; Unconstrained Output Port Paths ; 697   ; 697  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Mon Nov 26 14:47:56 2012
Info: Command: quartus_sta MT9V034C_DISPLAY -c MT9V034C_DISPLAY
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_knj1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a* 
Info: Reading SDC File: 'cpu_0.sdc'
Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(46): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_break_path|break_readreg*] -to [get_keepers *$cpu_0_jtag_sr*]
Warning: Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(47): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_debug_path|*resetlatch]     -to [get_keepers *$cpu_0_jtag_sr[33]]
Warning: Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(48): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_debug_path|monitor_ready]  -to [get_keepers *$cpu_0_jtag_sr[0]]
Warning: Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning: Ignored filter at cpu_0.sdc(49): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_oci_debug_path|monitor_error]  -to [get_keepers *$cpu_0_jtag_sr[34]]
Warning: Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(50): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$cpu_0_ocimem_path|*MonDReg*] -to [get_keepers *$cpu_0_jtag_sr*]
Warning: Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection
Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at cpu_0.sdc(51): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID
    Info: set_false_path -from *$cpu_0_jtag_sr*    -to *$cpu_0_jtag_sysclk_path|*jdo*
Warning: Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID
Warning: Ignored filter at cpu_0.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at cpu_0.sdc(52): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID
    Info: set_false_path -from sld_hub:*|irf_reg* -to *$cpu_0_jtag_sysclk_path|ir*
Warning: Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID
Warning: Ignored filter at cpu_0.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at cpu_0.sdc(53): *cpu_0:*|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID
    Info: set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$cpu_0_oci_debug_path|monitor_go
Warning: Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info: create_generated_clock -source {u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]} {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {u8|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]} {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {u11|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u11|altpll_component|auto_generated|pll1|clk[0]} {u11|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name GPIO2[18] GPIO2[18]
    Info: create_clock -period 1.000 -name RAW2RGB:u10|dval_ctrl RAW2RGB:u10|dval_ctrl
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.363
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.363      -556.743 GPIO2[18] 
    Info:    -3.946      -126.052 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.312         0.000 CLOCK_50 
    Info:    34.926         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -1.302
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.302        -1.302 GPIO2[18] 
    Info:     0.358         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.358         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.359         0.000 CLOCK_50 
Info: Worst-case recovery slack is -4.640
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.640      -431.092 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -3.494        -3.494 RAW2RGB:u10|dval_ctrl 
    Info:    -2.031      -385.121 GPIO2[18] 
    Info:    14.840         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.435
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.435         0.000 GPIO2[18] 
    Info:     3.984         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
    Info:     3.986         0.000 RAW2RGB:u10|dval_ctrl 
    Info:     4.389         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is -9.457
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.457      -327.848 GPIO2[18] 
    Info:    -1.000        -1.000 RAW2RGB:u10|dval_ctrl 
    Info:     4.736         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.592         0.000 CLOCK_50 
    Info:    19.750         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Report Metastability: Found 40 synchronizer chains.
    Info: Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.611
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.611      -478.307 GPIO2[18] 
    Info:    -3.467      -110.047 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.673         0.000 CLOCK_50 
    Info:    35.447         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -1.267
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.267        -1.267 GPIO2[18] 
    Info:     0.311         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.312         0.000 CLOCK_50 
    Info:     0.312         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is -3.999
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.999      -371.331 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -3.063        -3.063 RAW2RGB:u10|dval_ctrl 
    Info:    -1.665      -312.880 GPIO2[18] 
    Info:    15.437         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.306
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.306         0.000 GPIO2[18] 
    Info:     3.504         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
    Info:     3.613         0.000 RAW2RGB:u10|dval_ctrl 
    Info:     3.861         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is -9.457
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.457      -327.809 GPIO2[18] 
    Info:    -1.000        -1.000 RAW2RGB:u10|dval_ctrl 
    Info:     4.740         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.588         0.000 CLOCK_50 
    Info:    19.747         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Report Metastability: Found 40 synchronizer chains.
    Info: Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.150
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {RAW2RGB:u10|dval_ctrl}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {GPIO2[18]}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u11|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {RAW2RGB:u10|dval_ctrl}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {GPIO2[18]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.137
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.137      -226.260 GPIO2[18] 
    Info:    -1.862       -58.935 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    17.906         0.000 CLOCK_50 
    Info:    36.953         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -0.665
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.665        -0.665 GPIO2[18] 
    Info:     0.179         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.187         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.188         0.000 CLOCK_50 
Info: Worst-case recovery slack is -2.283
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.283      -211.540 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.604        -1.604 RAW2RGB:u10|dval_ctrl 
    Info:    -0.873      -150.467 GPIO2[18] 
    Info:    16.957         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.766
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.766         0.000 GPIO2[18] 
    Info:     2.255         0.000 RAW2RGB:u10|dval_ctrl 
    Info:     2.261         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
    Info:     2.452         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is -9.457
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.457      -387.096 GPIO2[18] 
    Info:    -1.000        -1.000 RAW2RGB:u10|dval_ctrl 
    Info:     4.746         0.000 u8|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.267         0.000 CLOCK_50 
    Info:    19.752         0.000 u11|altpll_component|auto_generated|pll1|clk[0] 
Info: Report Metastability: Found 40 synchronizer chains.
    Info: Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 415 megabytes
    Info: Processing ended: Mon Nov 26 14:48:05 2012
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


