Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e607f617a4cc49209b92cca18bcb5c76 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'write_addr' [F:/Project/FPAG/Vivado_18.3/minecraft_moon/minecraft_moon.srcs/sources_1/top.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'write_data' [F:/Project/FPAG/Vivado_18.3/minecraft_moon/minecraft_moon.srcs/sources_1/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write_en' [F:/Project/FPAG/Vivado_18.3/minecraft_moon/minecraft_moon.srcs/sources_1/top.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.viewport_scanner
Compiling module xil_defaultlib.angle_to_coord
Compiling module xil_defaultlib.angle_relative
Compiling module xil_defaultlib.viewport_params
Compiling module xil_defaultlib.ppl_entry
Compiling module xil_defaultlib.projection
Compiling module xil_defaultlib.ppl_proc
Compiling module xil_defaultlib.ppl
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.map_ram
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.texture_rom
Compiling module xil_defaultlib.map
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
