read_verilog ../../techmap/cells_sim.v
read_verilog ../../techmap/iobs.v
read_verilog ../../techmap/cells_map.v
read_verilog ../../techmap/cells_formal.v
read_verilog counter_arty.v
prep -flatten -top top
splitnets -ports;;
design -stash gold
read_verilog ../../techmap/cells_sim.v
read_verilog ../../techmap/iobs.v
read_verilog ../../techmap/cells_map.v
read_verilog ../../techmap/cells_formal.v
read_verilog top.eblif.v
prep -flatten -top top
splitnets -ports;;
design -stash gate
design -copy-from gold -as gold top
design -copy-from gate -as gate top
equiv_make -inames gold gate equiv
prep -flatten -top equiv

#opt_clean -purge
#show -prefix equiv-prep -colors 1 -stretch -format svg

## method 1
opt -full
equiv_simple -seq 5
equiv_induct -seq 5
equiv_status -assert

## method 2
#equiv_struct -icells t:$adff t:$equiv
#equiv_simple -seq 5
#equiv_induct -seq 5
#equiv_status -assert

## method 3
#techmap -map +/adff2dff.v
#equiv_simple -seq 5
#equiv_induct -seq 5
#equiv_status -assert

## method 4
#clk2fflogic
#equiv_simple -seq 10
#equiv_induct -seq 10
#equiv_status -assert
