INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 06:57:05 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 control_merge2/oehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.698ns (16.971%)  route 3.415ns (83.029%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 7.204 - 6.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=541, unset)          1.336     1.336    control_merge2/oehb1/clk
    SLICE_X6Y109         FDCE                                         r  control_merge2/oehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDCE (Prop_fdce_C_Q)         0.259     1.595 f  control_merge2/oehb1/full_reg_reg/Q
                         net (fo=10, routed)          0.486     2.081    control_merge2/oehb1/full_reg_reg_0
    SLICE_X6Y110         LUT5 (Prop_lut5_I0_O)        0.047     2.128 r  control_merge2/oehb1/Tail[0]_i_2/O
                         net (fo=10, routed)          0.341     2.469    control_merge2/oehb1/full_reg_reg_1
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.134     2.603 f  control_merge2/oehb1/idx_address1[10]_INST_0_i_5/O
                         net (fo=22, routed)          0.538     3.141    mux2/tehb1/data_reg_reg[7]_2
    SLICE_X0Y114         LUT6 (Prop_lut6_I2_O)        0.043     3.184 r  mux2/tehb1/idx_address1[0]_INST_0_i_1/O
                         net (fo=10, routed)          0.462     3.646    mux2/tehb1/data_reg_reg[0]_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I1_O)        0.043     3.689 r  mux2/tehb1/data_reg[10]_i_3/O
                         net (fo=7, routed)           0.477     4.166    mux2/tehb1/data_reg[10]_i_3_n_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.043     4.209 r  mux2/tehb1/validArray[0]_i_2/O
                         net (fo=11, routed)          0.306     4.515    control_merge2/oehb1/reg_value_reg_3
    SLICE_X5Y110         LUT6 (Prop_lut6_I3_O)        0.043     4.558 r  control_merge2/oehb1/reg_value_i_3__0/O
                         net (fo=5, routed)           0.259     4.818    fork4/generateBlocks[0].regblock/reg_value_reg_2
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.043     4.861 r  fork4/generateBlocks[0].regblock/full_reg_i_2__4/O
                         net (fo=5, routed)           0.218     5.078    fork2/generateBlocks[1].regblock/full_reg_reg_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I5_O)        0.043     5.121 r  fork2/generateBlocks[1].regblock/data_reg[10]_i_1__1/O
                         net (fo=11, routed)          0.328     5.449    mux2/tehb1/data_reg_reg[0]_1[0]
    SLICE_X1Y112         FDCE                                         r  mux2/tehb1/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=541, unset)          1.204     7.204    mux2/tehb1/clk
    SLICE_X1Y112         FDCE                                         r  mux2/tehb1/data_reg_reg[3]/C
                         clock pessimism              0.085     7.289    
                         clock uncertainty           -0.035     7.254    
    SLICE_X1Y112         FDCE (Setup_fdce_C_CE)      -0.201     7.053    mux2/tehb1/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  1.604    




