# Loading project testLFSR
vlog -work work {/home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/testLFSR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:12 on Jun 11,2019
# vlog -reportprogress 300 -work work /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/testLFSR.v 
# -- Compiling module testLFSR
# 
# Top level modules:
# 	testLFSR
# End time: 21:35:13 on Jun 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testLFSR -t ns
# vsim work.testLFSR -t ns 
# Start time: 21:35:50 on Jun 11,2019
# Loading work.testLFSR
# Loading work.LFSR
add wave -position insertpoint sim:/testLFSR/*
force -freeze sim:/testLFSR/clk 1 0, 0 {10 ns} -r 20
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# clock value-random:
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
run
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
run
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
run
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
run
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
run
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,xxxxxxxxxxxxx
# 0,xxxxxxxxxxxxx
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
run
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
run
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
run
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,1111111110100
# 0,1111111110100
# 1,0111100100101
# 0,0111100100101
run
# 1,0111100100101
# 0,0111100100101
# 1,0111100100101
# 0,0111100100101
# 1,0111100100101
# 0,0111100100101
# 1,0111100100101
# 0,0111100100101
# 1,0111100100101
# 0,0111100100101
restart
force -freeze sim:/testLFSR/clk 1 0, 0 {10 ns} -r 20
# Compile of LFSR.v was successful with warnings.
# Compile of testLFSR.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of LFSR.v was successful with warnings.
# Compile of testLFSR.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -t ns work.testLFSR
# End time: 21:44:11 on Jun 11,2019, Elapsed time: 0:08:21
# Errors: 0, Warnings: 1
# vsim -t ns work.testLFSR 
# Start time: 21:44:11 on Jun 11,2019
# Loading work.testLFSR
# Loading work.LFSR
# ** Warning: (vsim-3015) /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/testLFSR.v(11): [PCDPC] - Port size (10) does not match connection size (13) for port 'value'. The port definition is at: /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/LFSR.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /testLFSR/lfsr File: /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/LFSR.v
add wave -position insertpoint sim:/testLFSR/*
force -freeze sim:/testLFSR/clk 1 0, 0 {10 ns} -r 20
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# clock value-random:
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
run
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
run
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
run
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
run
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
# 1,zzzxxxxxxxxxx
# 0,zzzxxxxxxxxxx
run
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
run
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
run
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz0001110111
# 0,zzz0001110111
run
# 1,zzz0001110111
# 0,zzz0001110111
# 1,zzz1000011000
# 0,zzz1000011000
# 1,zzz1000011000
# 0,zzz1000011000
# 1,zzz1000011000
# 0,zzz1000011000
# 1,zzz1000011000
# 0,zzz1000011000
restart
# ** Warning: (vsim-3015) /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/testLFSR.v(11): [PCDPC] - Port size (10) does not match connection size (13) for port 'value'. The port definition is at: /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/LFSR.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /testLFSR/lfsr File: /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/LFSR.v
# Compile of LFSR.v was successful with warnings.
# Compile of testLFSR.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -t ns work.testLFSR
# End time: 21:46:34 on Jun 11,2019, Elapsed time: 0:02:23
# Errors: 0, Warnings: 3
# vsim -t ns work.testLFSR 
# Start time: 21:46:34 on Jun 11,2019
# Loading work.testLFSR
# Loading work.LFSR
add wave -position insertpoint sim:/testLFSR/*
force -freeze sim:/testLFSR/clk 1 0, 0 {10 ns} -r 20
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# clock value-random:
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
run
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
run
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
run
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
run
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
# 1,xxxxxxxxxx
# 0,xxxxxxxxxx
run
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
run
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
run
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
# 1,0001110111
# 0,0001110111
run
# 1,0001110111
# 0,0001110111
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
run
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
run
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
run
# 1,1000011000
# 0,1000011000
# 1,1000011000
# 0,1000011000
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
run
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
run
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
run
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1101000011
# 0,1101000011
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
run
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
run
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
run
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,1001111001
# 0,1001111001
# 1,0010000010
# 0,0010000010
run
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
run
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
run
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
# 1,0010000010
# 0,0010000010
run
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
run
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
run
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
# 1,0011000000
# 0,0011000000
run
# 1,0011000000
# 0,0011000000
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
run
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
run
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
run
# 1,0101001110
# 0,0101001110
# 1,0101001110
# 0,0101001110
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
run
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
run
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
run
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,1000101111
# 0,1000101111
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
run
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
run
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
run
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0001011101
# 0,0001011101
# 1,0000110011
# 0,0000110011
run
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
run
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
run
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
# 1,0000110011
# 0,0000110011
run
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
run
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
run
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
# 1,1000001110
# 0,1000001110
run
# 1,1000001110
# 0,1000001110
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
run
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
run
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
run
# 1,1010011010
# 0,1010011010
# 1,1010011010
# 0,1010011010
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
run
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
run
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
run
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1110000011
# 0,1110000011
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
run
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
run
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
run
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1100110111
# 0,1100110111
# 1,1010101101
# 0,1010101101
run
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
run
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
run
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# 1,1010101101
# 0,1010101101
# End time: 21:53:13 on Jun 11,2019, Elapsed time: 0:06:39
# Errors: 0, Warnings: 1
# Closing project /home/gabriel/Documentos/ConsoleFPGA/testbenchs/module LFSR/testLFSR.mpf
# reading /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
