

================================================================
== Synthesis Summary Report of 'CNN'
================================================================
+ General Information: 
    * Date:           Mon Jan 29 11:40:07 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        line_buffer_code_C
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |                                             Modules                                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |                                             & Loops                                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +------------------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ CNN                                                                                           |     -|  0.36|        -|          -|         -|        -|     -|        no|  16 (~0%)|  105 (1%)|  11704 (~0%)|  11212 (~0%)|    -|
    | + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s                           |     -|  0.36|    54241|  3.612e+05|         -|    54241|     -|        no|  16 (~0%)|  102 (1%)|  10658 (~0%)|   9443 (~0%)|    -|
    |  o VITIS_LOOP_44_2_Push_pixel                                                                  |     -|  4.86|    54240|  3.612e+05|       113|        -|   480|        no|         -|         -|            -|            -|    -|
    |   + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3  |     -|  3.10|       32|    213.120|         -|       32|     -|        no|         -|         -|     18 (~0%)|    144 (~0%)|    -|
    |    o VITIS_LOOP_46_3                                                                           |     -|  4.86|       30|    199.800|         2|        1|    30|       yes|         -|         -|            -|            -|    -|
    |   + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right  |     -|  0.36|       75|    499.500|         -|       75|     -|        no|         -|  102 (1%)|   9247 (~0%)|   8535 (~0%)|    -|
    |    o Shift_win_right                                                                           |     -|  4.86|       73|    486.180|        47|        1|    28|       yes|         -|         -|            -|            -|    -|
    | + convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s                           |     -|  3.43|        -|          -|         -|        -|     -|        no|         -|         -|    140 (~0%)|    176 (~0%)|    -|
    |  o VITIS_LOOP_46_3                                                                             |     -|  4.86|       17|    113.220|         2|        1|    16|       yes|         -|         -|            -|            -|    -|
    | + CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3                              |     -|  0.58|        -|          -|         -|        -|     -|        no|         -|         -|    645 (~0%)|   1264 (~0%)|    -|
    |  o VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3                                          |     -|  4.86|        -|          -|         1|        1|     -|       yes|         -|         -|            -|            -|    -|
    +------------------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------------+---------+----------+
| Interface       | Mode    | Bitwidth |
+-----------------+---------+----------+
| hight           | ap_none | 32       |
| image_r         | ap_none | 64       |
| output_conv1_i  | ap_none | 64       |
| output_conv1_o  | ap_none | 64       |
| output_conv2    | ap_none | 64       |
| output_pooling1 | ap_none | 64       |
| padding         | ap_none | 32       |
| width           | ap_none | 32       |
+-----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+----------+
| Argument        | Direction | Datatype |
+-----------------+-----------+----------+
| padding         | in        | int      |
| width           | in        | int      |
| hight           | in        | int      |
| image           | in        | double*  |
| output_conv1    | inout     | double*  |
| output_pooling1 | inout     | double*  |
| output_conv2    | out       | double*  |
+-----------------+-----------+----------+

* SW-to-HW Mapping
+-----------------+------------------------+---------+
| Argument        | HW Interface           | HW Type |
+-----------------+------------------------+---------+
| padding         | padding                | port    |
| width           | width                  | port    |
| hight           | hight                  | port    |
| image           | image_r                | port    |
| output_conv1    | output_conv1_i         | port    |
| output_conv1    | output_conv1_o         | port    |
| output_conv1    | output_conv1_o_ap_vld  | port    |
| output_pooling1 | output_pooling1        | port    |
| output_pooling1 | output_pooling1_ap_vld | port    |
| output_conv2    | output_conv2           | port    |
+-----------------+------------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                                                                          | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-----------------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + CNN                                                                                         | 105 |        |             |      |         |         |
|   add_ln118_fu_152_p2                                                                         | -   |        | add_ln118   | add  | fabric  | 0       |
|   add_ln118_1_fu_187_p2                                                                       | -   |        | add_ln118_1 | add  | fabric  | 0       |
|   mul_32ns_32ns_126_1_1_U64                                                                   | 3   |        | bound       | mul  | auto    | 0       |
|  + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s                         | 102 |        |             |      |         |         |
|    empty_20_fu_344_p2                                                                         | -   |        | empty_20    | add  | fabric  | 0       |
|    add_ln44_fu_356_p2                                                                         | -   |        | add_ln44    | add  | fabric  | 0       |
|    add_ln44_9_fu_379_p2                                                                       | -   |        | add_ln44_9  | add  | fabric  | 0       |
|    p_mid1_fu_405_p2                                                                           | -   |        | p_mid1      | add  | fabric  | 0       |
|    add_ln44_1_fu_437_p2                                                                       | -   |        | add_ln44_1  | add  | fabric  | 0       |
|    add_ln44_2_fu_448_p2                                                                       | -   |        | add_ln44_2  | add  | fabric  | 0       |
|    add_ln44_3_fu_459_p2                                                                       | -   |        | add_ln44_3  | add  | fabric  | 0       |
|    add_ln44_4_fu_470_p2                                                                       | -   |        | add_ln44_4  | add  | fabric  | 0       |
|    add_ln44_5_fu_481_p2                                                                       | -   |        | add_ln44_5  | add  | fabric  | 0       |
|    add_ln44_6_fu_492_p2                                                                       | -   |        | add_ln44_6  | add  | fabric  | 0       |
|    add_ln44_7_fu_503_p2                                                                       | -   |        | add_ln44_7  | add  | fabric  | 0       |
|    add_ln44_8_fu_514_p2                                                                       | -   |        | add_ln44_8  | add  | fabric  | 0       |
|    add_ln45_fu_560_p2                                                                         | -   |        | add_ln45    | add  | fabric  | 0       |
|   + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3 | 0   |        |             |      |         |         |
|     add_ln46_fu_119_p2                                                                        | -   |        | add_ln46    | add  | fabric  | 0       |
|   + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right | 102 |        |             |      |         |         |
|     add_ln68_fu_380_p2                                                                        | -   |        | add_ln68    | add  | fabric  | 0       |
|     empty_19_fu_386_p2                                                                        | -   |        | empty_19    | add  | fabric  | 0       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U16                                                         | 8   |        | mul         | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U6                                                         | 3   |        | sum_1       | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U17                                                         | 8   |        | mul_0_1     | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U7                                                         | 3   |        | sum_1_0_1   | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U18                                                         | 8   |        | mul_0_2     | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U8                                                         | 3   |        | sum_1_0_2   | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U19                                                         | 8   |        | mul_1       | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U9                                                         | 3   |        | sum_1_1     | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U20                                                         | 8   |        | mul_1_1     | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U10                                                        | 3   |        | sum_1_1_1   | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U21                                                         | 8   |        | mul_1_2     | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U11                                                        | 3   |        | sum_1_1_2   | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U22                                                         | 8   |        | mul_2       | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U12                                                        | 3   |        | sum_1_2     | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U23                                                         | 8   |        | mul_2_1     | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U13                                                        | 3   |        | sum_1_2_1   | dadd | fulldsp | 3       |
|     dmul_64ns_64ns_64_4_max_dsp_1_U24                                                         | 8   |        | mul_2_2     | dmul | maxdsp  | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U14                                                        | 3   |        | sum_1_2_2   | dadd | fulldsp | 3       |
|     dadd_64ns_64ns_64_4_full_dsp_1_U15                                                        | 3   |        | sum         | dadd | fulldsp | 3       |
|  + convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s                         | 0   |        |             |      |         |         |
|    add_ln46_fu_83_p2                                                                          | -   |        | add_ln46    | add  | fabric  | 0       |
|  + CNN_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2_VITIS_LOOP_120_3                            | 0   |        |             |      |         |         |
|    add_ln118_fu_179_p2                                                                        | -   |        | add_ln118   | add  | fabric  | 0       |
|    add_ln119_fu_231_p2                                                                        | -   |        | add_ln119   | add  | fabric  | 0       |
|    add_ln120_fu_292_p2                                                                        | -   |        | add_ln120   | add  | fabric  | 0       |
|    add_ln119_1_fu_298_p2                                                                      | -   |        | add_ln119_1 | add  | fabric  | 0       |
+-----------------------------------------------------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------------------------------------+------+------+--------+-----------------+---------+------+---------+
| Name                                                                  | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+-----------------------------------------------------------------------+------+------+--------+-----------------+---------+------+---------+
| + CNN                                                                 | 16   | 0    |        |                 |         |      |         |
|  + convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s | 16   | 0    |        |                 |         |      |         |
|    line_buffer_0_U                                                    | -    | -    |        | line_buffer_0   | ram_s2p | auto | 1       |
|    line_buffer_1_U                                                    | -    | -    |        | line_buffer_1   | ram_s2p | auto | 1       |
|    line_buffer_2_U                                                    | -    | -    |        | line_buffer_2   | ram_s2p | auto | 1       |
|    bias_conv1_U                                                       | -    | -    |        | bias_conv1      | rom_1p  | auto | 1       |
|    kernel_conv1_U                                                     | 16   | -    |        | kernel_conv1    | rom_np  | auto | 1       |
|  + convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s | 0    | 0    |        |                 |         |      |         |
|    line_buffer_2_1_U                                                  | -    | -    |        | line_buffer_2_1 | ram_1p  | auto | 1       |
|    line_buffer_1_1_U                                                  | -    | -    |        | line_buffer_1_1 | ram_1p  | auto | 1       |
+-----------------------------------------------------------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
  No pragmas found

