// Seed: 1350456286
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  assign id_3[1'b0] = id_1;
  reg   id_4;
  logic sample;
  logic id_5, id_6, id_7;
  always @(id_0 or negedge id_0) id_4 <= id_0;
endmodule
