[03/31 13:09:42      0s] 
[03/31 13:09:42      0s] Cadence Innovus(TM) Implementation System.
[03/31 13:09:42      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/31 13:09:42      0s] 
[03/31 13:09:42      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[03/31 13:09:42      0s] Options:	
[03/31 13:09:42      0s] Date:		Wed Mar 31 13:09:42 2021
[03/31 13:09:42      0s] Host:		cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB)
[03/31 13:09:42      0s] OS:		Red Hat Enterprise Linux Server release 6.0 (Santiago)
[03/31 13:09:42      0s] 
[03/31 13:09:42      0s] License:
[03/31 13:09:43      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[03/31 13:09:43      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/31 13:10:55     12s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[03/31 13:10:55     12s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[03/31 13:10:55     12s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[03/31 13:10:55     12s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[03/31 13:10:55     12s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[03/31 13:10:55     12s] @(#)CDS: CPE v17.13-s062
[03/31 13:10:55     12s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[03/31 13:10:55     12s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[03/31 13:10:55     12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/31 13:10:55     12s] @(#)CDS: RCDB 11.10
[03/31 13:10:55     12s] --- Running on cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) ---
[03/31 13:10:56     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19094_cad54_student_o8Axb2.

[03/31 13:10:56     12s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[03/31 13:11:05     13s] 
[03/31 13:11:05     13s] **INFO:  MMMC transition support version v31-84 
[03/31 13:11:05     13s] 
[03/31 13:11:05     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/31 13:11:05     13s] <CMD> suppressMessage ENCEXT-2799
[03/31 13:11:05     13s] <CMD> getVersion
[03/31 13:11:05     13s] <CMD> getVersion
[03/31 13:11:06     13s] [INFO] Loading PVS 16.11-s011 fill procedures
[03/31 13:11:07     13s] <CMD> win
[03/31 13:22:40     17s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[03/31 13:22:40     17s] <CMD> set conf_qxconf_file NULL
[03/31 13:22:40     17s] <CMD> set conf_qxlib_file NULL
[03/31 13:22:40     17s] <CMD> set defHierChar /
[03/31 13:22:40     17s] <CMD> set distributed_client_message_echo 1
[03/31 13:22:40     17s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[03/31 13:22:40     17s] <CMD> set enc_enable_print_mode_command_reset_options 1
[03/31 13:22:40     17s] <CMD> set init_design_settop 0
[03/31 13:22:40     17s] <CMD> set init_gnd_net VSS
[03/31 13:22:40     17s] <CMD> set init_lef_file /cad/FOUNDRY/digital/180nm/dig/lef/all.lef
[03/31 13:22:40     17s] <CMD> set init_mmmc_file Default.view
[03/31 13:22:40     17s] <CMD> set init_pwr_net VDD
[03/31 13:22:40     17s] <CMD> set init_verilog netlist_core.v
[03/31 13:22:40     17s] <CMD> set latch_time_borrow_mode max_borrow
[03/31 13:22:40     17s] <CMD> set pegDefaultResScaleFactor 1
[03/31 13:22:40     17s] <CMD> set pegDetailResScaleFactor 1
[03/31 13:22:40     17s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[03/31 13:22:40     17s] <CMD> set soft_stack_size_limit 15
[03/31 13:23:12     20s] <CMD> init_design
[03/31 13:23:12     20s] #% Begin Load MMMC data ... (date=03/31 13:23:12, mem=480.5M)
[03/31 13:23:12     20s] #% End Load MMMC data ... (date=03/31 13:23:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=480.6M, current mem=480.6M)
[03/31 13:23:12     20s] 
[03/31 13:23:12     20s] Loading LEF file /cad/FOUNDRY/digital/180nm/dig/lef/all.lef ...
[03/31 13:23:12     20s] Set DBUPerIGU to M2 pitch 1320.
[03/31 13:23:12     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-200' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-201' for more detail.
[03/31 13:23:12     20s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/31 13:23:12     20s] To increase the message display limit, refer to the product command reference manual.
[03/31 13:23:12     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-200' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-200' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/31 13:23:12     20s] Type 'man IMPLF-200' for more detail.
[03/31 13:23:12     20s] 
[03/31 13:23:12     20s] viaInitial starts at Wed Mar 31 13:23:12 2021
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/31 13:23:12     20s] Type 'man IMPPP-557' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/31 13:23:12     20s] Type 'man IMPPP-557' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/31 13:23:12     20s] Type 'man IMPPP-557' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/31 13:23:12     20s] Type 'man IMPPP-557' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/31 13:23:12     20s] Type 'man IMPPP-557' for more detail.
[03/31 13:23:12     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/31 13:23:12     20s] Type 'man IMPPP-557' for more detail.
[03/31 13:23:12     20s] viaInitial ends at Wed Mar 31 13:23:12 2021
Loading view definition file from Default.view
[03/31 13:23:12     20s] Reading max_timing timing library '/cad/FOUNDRY/digital/180nm/dig/lib/slow.lib' ...
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:12     20s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[03/31 13:23:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[03/31 13:23:13     21s] Read 462 cells in library 'tsmc18' 
[03/31 13:23:13     21s] Reading min_timing timing library '/cad/FOUNDRY/digital/180nm/dig/lib/fast.lib' ...
[03/31 13:23:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /cad/FOUNDRY/digital/180nm/dig/lib/fast.lib)
[03/31 13:23:13     21s] Read 470 cells in library 'tsmc18' 
[03/31 13:23:13     21s] *** End library_loading (cpu=0.02min, real=0.02min, mem=20.1M, fe_cpu=0.36min, fe_real=13.52min, fe_mem=622.2M) ***
[03/31 13:23:13     21s] #% Begin Load netlist data ... (date=03/31 13:23:13, mem=557.5M)
[03/31 13:23:13     21s] *** Begin netlist parsing (mem=622.2M) ***
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/31 13:23:13     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/31 13:23:13     21s] To increase the message display limit, refer to the product command reference manual.
[03/31 13:23:13     21s] Created 470 new cells from 2 timing libraries.
[03/31 13:23:13     21s] Reading netlist ...
[03/31 13:23:13     21s] Backslashed names will retain backslash and a trailing blank character.
[03/31 13:23:13     21s] Reading verilog netlist 'netlist_core.v'
[03/31 13:23:13     21s] 
[03/31 13:23:13     21s] *** Memory Usage v#1 (Current mem = 623.219M, initial mem = 233.340M) ***
[03/31 13:23:13     21s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=623.2M) ***
[03/31 13:23:13     21s] #% End Load netlist data ... (date=03/31 13:23:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=557.5M, current mem=513.3M)
[03/31 13:23:13     21s] Top level cell is core.
[03/31 13:23:15     22s] Hooked 932 DB cells to tlib cells.
[03/31 13:23:15     22s] ** Removed 8 unused lib cells.
[03/31 13:23:15     22s] Starting recursive module instantiation check.
[03/31 13:23:15     22s] No recursion found.
[03/31 13:23:15     22s] Building hierarchical netlist for Cell core ...
[03/31 13:23:15     22s] *** Netlist is unique.
[03/31 13:23:15     22s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[03/31 13:23:15     22s] ** info: there are 976 modules.
[03/31 13:23:15     22s] ** info: there are 5972 stdCell insts.
[03/31 13:23:15     22s] 
[03/31 13:23:15     22s] *** Memory Usage v#1 (Current mem = 654.887M, initial mem = 233.340M) ***
[03/31 13:23:15     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/31 13:23:15     22s] Type 'man IMPFP-3961' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/31 13:23:15     22s] Type 'man IMPFP-3961' for more detail.
[03/31 13:23:15     22s] Horizontal Layer M1 offset = 560 (derived)
[03/31 13:23:15     22s] Vertical Layer M2 offset = 660 (derived)
[03/31 13:23:15     22s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[03/31 13:23:15     22s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[03/31 13:23:15     22s] Set Default Net Delay as 1000 ps.
[03/31 13:23:15     22s] Set Default Net Load as 0.5 pF. 
[03/31 13:23:15     22s] Set Default Input Pin Transition as 0.1 ps.
[03/31 13:23:15     22s] Extraction setup Delayed 
[03/31 13:23:15     22s] *Info: initialize multi-corner CTS.
[03/31 13:23:15     22s] Reading timing constraints file 'timing_core.sdc' ...
[03/31 13:23:15     22s] Current (total cpu=0:00:22.2, real=0:13:33, peak res=651.7M, current mem=651.7M)
[03/31 13:23:15     22s] **WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File timing_core.sdc, Line 9).
[03/31 13:23:15     22s] 
[03/31 13:23:15     22s] **WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File timing_core.sdc, Line 10).
[03/31 13:23:15     22s] 
[03/31 13:23:15     22s] INFO (CTE): Reading of timing constraints file timing_core.sdc completed, with 2 WARNING
[03/31 13:23:15     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=660.1M, current mem=660.1M)
[03/31 13:23:15     22s] Current (total cpu=0:00:22.3, real=0:13:33, peak res=660.1M, current mem=660.1M)
[03/31 13:23:15     22s] Creating Cell Server ...(0, 1, 1, 1)
[03/31 13:23:15     22s] Summary for sequential cells identification: 
[03/31 13:23:15     22s]   Identified SBFF number: 116
[03/31 13:23:15     22s]   Identified MBFF number: 0
[03/31 13:23:15     22s]   Identified SB Latch number: 0
[03/31 13:23:15     22s]   Identified MB Latch number: 0
[03/31 13:23:15     22s]   Not identified SBFF number: 24
[03/31 13:23:15     22s]   Not identified MBFF number: 0
[03/31 13:23:15     22s]   Not identified SB Latch number: 0
[03/31 13:23:15     22s]   Not identified MB Latch number: 0
[03/31 13:23:15     22s]   Number of sequential cells which are not FFs: 38
[03/31 13:23:15     22s] Total number of combinational cells: 266
[03/31 13:23:15     22s] Total number of sequential cells: 178
[03/31 13:23:15     22s] Total number of tristate cells: 18
[03/31 13:23:15     22s] Total number of level shifter cells: 0
[03/31 13:23:15     22s] Total number of power gating cells: 0
[03/31 13:23:15     22s] Total number of isolation cells: 0
[03/31 13:23:15     22s] Total number of power switch cells: 0
[03/31 13:23:15     22s] Total number of pulse generator cells: 0
[03/31 13:23:15     22s] Total number of always on buffers: 0
[03/31 13:23:15     22s] Total number of retention cells: 0
[03/31 13:23:15     22s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[03/31 13:23:15     22s] Total number of usable buffers: 18
[03/31 13:23:15     22s] List of unusable buffers:
[03/31 13:23:15     22s] Total number of unusable buffers: 0
[03/31 13:23:15     22s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[03/31 13:23:15     22s] Total number of usable inverters: 18
[03/31 13:23:15     22s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[03/31 13:23:15     22s] Total number of unusable inverters: 3
[03/31 13:23:15     22s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[03/31 13:23:15     22s] Total number of identified usable delay cells: 4
[03/31 13:23:15     22s] List of identified unusable delay cells:
[03/31 13:23:15     22s] Total number of identified unusable delay cells: 0
[03/31 13:23:15     22s] Creating Cell Server, finished. 
[03/31 13:23:15     22s] 
[03/31 13:23:15     22s] Deleting Cell Server ...
[03/31 13:23:15     22s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[03/31 13:23:15     22s] Extraction setup Started 
[03/31 13:23:15     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/31 13:23:15     22s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/31 13:23:15     22s] Type 'man IMPEXT-2773' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/31 13:23:15     22s] Type 'man IMPEXT-2776' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/31 13:23:15     22s] Type 'man IMPEXT-2776' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/31 13:23:15     22s] Type 'man IMPEXT-2776' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/31 13:23:15     22s] Type 'man IMPEXT-2776' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[03/31 13:23:15     22s] Type 'man IMPEXT-2776' for more detail.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/31 13:23:15     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[03/31 13:23:15     22s] Summary of Active RC-Corners : 
[03/31 13:23:15     22s]  
[03/31 13:23:15     22s]  Analysis View: worst
[03/31 13:23:15     22s]     RC-Corner Name        : default_rc_corner
[03/31 13:23:15     22s]     RC-Corner Index       : 0
[03/31 13:23:15     22s]     RC-Corner Temperature : 25 Celsius
[03/31 13:23:15     22s]     RC-Corner Cap Table   : ''
[03/31 13:23:15     22s]     RC-Corner PreRoute Res Factor         : 1
[03/31 13:23:15     22s]     RC-Corner PreRoute Cap Factor         : 1
[03/31 13:23:15     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/31 13:23:15     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/31 13:23:15     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/31 13:23:15     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[03/31 13:23:15     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[03/31 13:23:15     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/31 13:23:15     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/31 13:23:15     22s]  
[03/31 13:23:15     22s]  Analysis View: best
[03/31 13:23:15     22s]     RC-Corner Name        : default_rc_corner
[03/31 13:23:15     22s]     RC-Corner Index       : 0
[03/31 13:23:15     22s]     RC-Corner Temperature : 25 Celsius
[03/31 13:23:15     22s]     RC-Corner Cap Table   : ''
[03/31 13:23:15     22s]     RC-Corner PreRoute Res Factor         : 1
[03/31 13:23:15     22s]     RC-Corner PreRoute Cap Factor         : 1
[03/31 13:23:15     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/31 13:23:15     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/31 13:23:15     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/31 13:23:15     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[03/31 13:23:15     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[03/31 13:23:15     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/31 13:23:15     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/31 13:23:15     22s] 
[03/31 13:23:15     22s] *** Summary of all messages that are not suppressed in this session:
[03/31 13:23:15     22s] Severity  ID               Count  Summary                                  
[03/31 13:23:15     22s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/31 13:23:15     22s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/31 13:23:15     22s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/31 13:23:15     22s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[03/31 13:23:15     22s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/31 13:23:15     22s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[03/31 13:23:15     22s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[03/31 13:23:15     22s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[03/31 13:23:15     22s] WARNING   TCLCMD-1457          2  Skipped unsupported command: %s          
[03/31 13:23:15     22s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/31 13:23:15     22s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[03/31 13:23:15     22s] *** Message Summary: 1022 warning(s), 0 error(s)
[03/31 13:23:15     22s] 
[03/31 13:26:47     23s] <CMD> getIoFlowFlag
[03/31 13:30:42     30s] <CMD> setIoFlowFlag 0
[03/31 13:30:42     30s] <CMD> floorPlan -coreMarginsBy die -site tsm3site -r 1 0.699996 4.0 4.0 4.0 4.0
[03/31 13:30:42     30s] Horizontal Layer M1 offset = 560 (derived)
[03/31 13:30:42     30s] Vertical Layer M2 offset = 660 (derived)
[03/31 13:30:42     30s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[03/31 13:30:42     30s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[03/31 13:30:42     30s] <CMD> uiSetTool select
[03/31 13:30:42     30s] <CMD> getIoFlowFlag
[03/31 13:30:42     30s] <CMD> fit
[03/31 13:31:11     31s] <CMD> setIoFlowFlag 0
[03/31 13:31:11     31s] <CMD> floorPlan -site tsm3site -r 0.987636363636 0.69989 4.62 4.48 4.62 4.48
[03/31 13:31:11     31s] Horizontal Layer M1 offset = 560 (derived)
[03/31 13:31:11     31s] Vertical Layer M2 offset = 660 (derived)
[03/31 13:31:11     31s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[03/31 13:31:11     31s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[03/31 13:31:11     31s] <CMD> uiSetTool select
[03/31 13:31:11     31s] <CMD> getIoFlowFlag
[03/31 13:31:11     31s] <CMD> fit
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingOffset 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingThreshold 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingLayers {}
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingOffset 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingThreshold 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingLayers {}
[03/31 13:32:49     36s] <CMD> set sprCreateIeStripeWidth 10.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeStripeWidth 10.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingOffset 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingThreshold 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeRingLayers {}
[03/31 13:32:49     36s] <CMD> set sprCreateIeStripeWidth 10.0
[03/31 13:32:49     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/31 13:39:55     64s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/31 13:39:55     64s] The ring targets are set to core/block ring wires.
[03/31 13:39:55     64s] addRing command will consider rows while creating rings.
[03/31 13:39:55     64s] addRing command will disallow rings to go over rows.
[03/31 13:39:55     64s] addRing command will ignore shorts while creating rings.
[03/31 13:39:55     64s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/31 13:39:55     64s] 
[03/31 13:39:55     64s] **WARN: (IMPPP-136):	The currently specified top spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
[03/31 13:39:55     64s] **WARN: (IMPPP-136):	The currently specified bottom spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
[03/31 13:39:55     64s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
[03/31 13:39:55     64s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
[03/31 13:39:55     64s] Ring generation is complete.
[03/31 13:39:55     64s] vias are now being generated.
[03/31 13:39:55     64s] addRing created 8 wires.
[03/31 13:39:55     64s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/31 13:39:55     64s] +--------+----------------+----------------+
[03/31 13:39:55     64s] |  Layer |     Created    |     Deleted    |
[03/31 13:39:55     64s] +--------+----------------+----------------+
[03/31 13:39:55     64s] | Metal1 |        4       |       NA       |
[03/31 13:39:55     64s] |  Via12 |        8       |        0       |
[03/31 13:39:55     64s] | Metal2 |        4       |       NA       |
[03/31 13:39:55     64s] +--------+----------------+----------------+
[03/31 13:41:37     65s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/31 13:41:37     65s] The ring targets are set to core/block ring wires.
[03/31 13:41:37     65s] addRing command will consider rows while creating rings.
[03/31 13:41:37     65s] addRing command will disallow rings to go over rows.
[03/31 13:41:37     65s] addRing command will ignore shorts while creating rings.
[03/31 13:41:37     65s] <CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/31 13:41:37     65s] 
[03/31 13:41:37     65s] **WARN: (IMPPP-136):	The currently specified top spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
[03/31 13:41:37     65s] **WARN: (IMPPP-136):	The currently specified bottom spacing 0.2000  is less than the required spacing 0.2300 for widths specified as 0.7000 and 0.7000.
[03/31 13:41:37     65s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
[03/31 13:41:37     65s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2000  is less than the required spacing 0.2800 for widths specified as 0.7000 and 0.7000.
[03/31 13:41:37     65s] Ring generation is complete.
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingOffset 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingThreshold 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingLayers {}
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingOffset 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingThreshold 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingLayers {}
[03/31 13:44:57     69s] <CMD> set sprCreateIeStripeWidth 10.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeStripeWidth 10.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingOffset 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingThreshold 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeRingLayers {}
[03/31 13:44:57     69s] <CMD> set sprCreateIeStripeWidth 10.0
[03/31 13:44:57     69s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/31 13:47:56     74s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[03/31 13:47:56     74s] addStripe will allow jog to connect padcore ring and block ring.
[03/31 13:47:56     74s] Stripes will stop at the boundary of the specified area.
[03/31 13:47:56     74s] When breaking rings, the power planner will consider the existence of blocks.
[03/31 13:47:56     74s] Stripes will not extend to closest target.
[03/31 13:47:56     74s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/31 13:47:56     74s] Stripes will not be created over regions without power planning wires.
[03/31 13:47:56     74s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/31 13:47:56     74s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/31 13:47:56     74s] Offset for stripe breaking is set to 0.
[03/31 13:47:56     74s] <CMD> addStripe -nets {VSS VDD} -layer Metal5 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/31 13:47:56     74s] 
[03/31 13:47:56     74s] Starting stripe generation ...
[03/31 13:47:56     74s] Non-Default Mode Option Settings :
[03/31 13:47:56     74s]   NONE
[03/31 13:47:56     74s] Stripe generation is complete.
[03/31 13:47:56     74s] vias are now being generated.
[03/31 13:47:56     74s] addStripe created 16 wires.
[03/31 13:47:56     74s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[03/31 13:47:56     74s] +--------+----------------+----------------+
[03/31 13:47:56     74s] |  Layer |     Created    |     Deleted    |
[03/31 13:47:56     74s] +--------+----------------+----------------+
[03/31 13:47:56     74s] |  Via12 |       32       |        0       |
[03/31 13:47:56     74s] |  Via23 |       32       |        0       |
[03/31 13:47:56     74s] |  Via34 |       32       |        0       |
[03/31 13:47:56     74s] |  Via45 |       32       |        0       |
[03/31 13:47:56     74s] | Metal5 |       16       |       NA       |
[03/31 13:47:56     74s] +--------+----------------+----------------+
[03/31 13:49:55     76s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[03/31 13:49:55     76s] addStripe will allow jog to connect padcore ring and block ring.
[03/31 13:49:55     76s] Stripes will stop at the boundary of the specified area.
[03/31 13:49:55     76s] When breaking rings, the power planner will consider the existence of blocks.
[03/31 13:49:55     76s] Stripes will not extend to closest target.
[03/31 13:49:55     76s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/31 13:49:55     76s] Stripes will not be created over regions without power planning wires.
[03/31 13:49:55     76s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/31 13:49:55     76s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/31 13:49:55     76s] Offset for stripe breaking is set to 0.
[03/31 13:49:55     76s] <CMD> addStripe -nets {VSS VDD} -layer Metal5 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 8 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/31 13:49:55     76s] 
[03/31 13:49:55     76s] Starting stripe generation ...
[03/31 13:49:55     76s] Non-Default Mode Option Settings :
[03/31 13:49:55     76s]   -trim_antenna_max_distance  0.00
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (5.52, 3.28) (5.52, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (75.46, 3.28) (75.46, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (145.40, 3.28) (145.40, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (215.34, 3.28) (215.34, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (285.28, 3.28) (285.28, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (355.22, 3.28) (355.22, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (425.16, 3.28) (425.16, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (495.10, 3.28) (495.10, 494.56) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.12, 2.38) (9.12, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (79.06, 2.38) (79.06, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (149.00, 2.38) (149.00, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (218.94, 2.38) (218.94, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (288.88, 2.38) (288.88, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (358.82, 2.38) (358.82, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (428.76, 2.38) (428.76, 495.46) because same wire already exists.
[03/31 13:49:55     76s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (498.70, 2.38) (498.70, 495.46) because same wire already exists.
[03/31 13:49:55     76s] Stripe generation is complete.
[03/31 13:54:22     79s] <CMD> saveFPlan core.fp
[03/31 13:56:23     85s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/31 13:56:23     85s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[03/31 13:56:23     85s] *** Begin SPECIAL ROUTE on Wed Mar 31 13:56:23 2021 ***
[03/31 13:56:23     85s] SPECIAL ROUTE ran on directory: /home/student/Desktop/17BEC10971
[03/31 13:56:23     85s] SPECIAL ROUTE ran on machine: cad54 (Linux 2.6.32-71.el6.x86_64 x86_64 3.30Ghz)
[03/31 13:56:23     85s] 
[03/31 13:56:23     85s] Begin option processing ...
[03/31 13:56:23     85s] srouteConnectPowerBump set to false
[03/31 13:56:23     85s] routeSelectNet set to "VSS VDD"
[03/31 13:56:23     85s] routeSpecial set to true
[03/31 13:56:23     85s] srouteBlockPin set to "useLef"
[03/31 13:56:23     85s] srouteBottomLayerLimit set to 1
[03/31 13:56:23     85s] srouteBottomTargetLayerLimit set to 1
[03/31 13:56:23     85s] srouteConnectConverterPin set to false
[03/31 13:56:23     85s] srouteCrossoverViaBottomLayer set to 1
[03/31 13:56:23     85s] srouteCrossoverViaTopLayer set to 6
[03/31 13:56:23     85s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/31 13:56:23     85s] srouteFollowCorePinEnd set to 3
[03/31 13:56:23     85s] srouteJogControl set to "preferWithChanges differentLayer"
[03/31 13:56:23     85s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/31 13:56:23     85s] sroutePadPinAllPorts set to true
[03/31 13:56:23     85s] sroutePreserveExistingRoutes set to true
[03/31 13:56:23     85s] srouteRoutePowerBarPortOnBothDir set to true
[03/31 13:56:23     85s] srouteStopBlockPin set to "nearestTarget"
[03/31 13:56:23     85s] srouteTopLayerLimit set to 6
[03/31 13:56:23     85s] srouteTopTargetLayerLimit set to 6
[03/31 13:56:23     85s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1758.00 megs.
[03/31 13:56:23     85s] 
[03/31 13:56:23     85s] Reading DB technology information...
[03/31 13:56:23     85s] Finished reading DB technology information.
[03/31 13:56:23     85s] Reading floorplan and netlist information...
[03/31 13:56:23     85s] Finished reading floorplan and netlist information.
[03/31 13:56:23     86s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/31 13:56:23     86s] Read in 933 macros, 75 used
[03/31 13:56:23     86s] Read in 73 components
[03/31 13:56:23     86s]   73 core components: 73 unplaced, 0 placed, 0 fixed
[03/31 13:56:23     86s] Read in 166 logical pins
[03/31 13:56:23     86s] Read in 166 nets
[03/31 13:56:23     86s] Read in 2 special nets, 2 routed
[03/31 13:56:23     86s] 2 nets selected.
[03/31 13:56:23     86s] 
[03/31 13:56:23     86s] Begin power routing ...
[03/31 13:56:23     86s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:23     86s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/31 13:56:23     86s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/31 13:56:23     86s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 13:56:23     86s] Type 'man IMPSR-1256' for more detail.
[03/31 13:56:23     86s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 13:56:23     86s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:23     86s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/31 13:56:23     86s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/31 13:56:23     86s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 13:56:23     86s] Type 'man IMPSR-1256' for more detail.
[03/31 13:56:23     86s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 13:56:23     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:23     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:23     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:23     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:23     86s] CPU time for FollowPin 0 seconds
[03/31 13:56:23     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:23     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:23     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:23     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:23     86s] CPU time for FollowPin 0 seconds
[03/31 13:56:23     86s]   Number of IO ports routed: 0
[03/31 13:56:23     86s]   Number of Block ports routed: 0
[03/31 13:56:23     86s]   Number of Stripe ports routed: 0
[03/31 13:56:23     86s]   Number of Core ports routed: 194
[03/31 13:56:23     86s]   Number of Pad ports routed: 0
[03/31 13:56:23     86s]   Number of Power Bump ports routed: 0
[03/31 13:56:23     86s]   Number of Followpin connections: 97
[03/31 13:56:23     86s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1774.00 megs.
[03/31 13:56:23     86s] 
[03/31 13:56:23     86s] 
[03/31 13:56:23     86s] 
[03/31 13:56:23     86s]  Begin updating DB with routing results ...
[03/31 13:56:23     86s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/31 13:56:23     86s] Pin and blockage extraction finished
[03/31 13:56:23     86s] 
[03/31 13:56:23     86s] sroute created 291 wires.
[03/31 13:56:23     86s] ViaGen created 194 vias, deleted 0 via to avoid violation.
[03/31 13:56:23     86s] +--------+----------------+----------------+
[03/31 13:56:23     86s] |  Layer |     Created    |     Deleted    |
[03/31 13:56:23     86s] +--------+----------------+----------------+
[03/31 13:56:23     86s] | Metal1 |       291      |       NA       |
[03/31 13:56:23     86s] |  Via12 |       194      |        0       |
[03/31 13:56:23     86s] +--------+----------------+----------------+
[03/31 13:56:41     86s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/31 13:56:41     86s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[03/31 13:56:41     86s] *** Begin SPECIAL ROUTE on Wed Mar 31 13:56:41 2021 ***
[03/31 13:56:41     86s] SPECIAL ROUTE ran on directory: /home/student/Desktop/17BEC10971
[03/31 13:56:41     86s] SPECIAL ROUTE ran on machine: cad54 (Linux 2.6.32-71.el6.x86_64 x86_64 1.60Ghz)
[03/31 13:56:41     86s] 
[03/31 13:56:41     86s] Begin option processing ...
[03/31 13:56:41     86s] srouteConnectPowerBump set to false
[03/31 13:56:41     86s] routeSelectNet set to "VSS VDD"
[03/31 13:56:41     86s] routeSpecial set to true
[03/31 13:56:41     86s] srouteBlockPin set to "useLef"
[03/31 13:56:41     86s] srouteBottomLayerLimit set to 1
[03/31 13:56:41     86s] srouteBottomTargetLayerLimit set to 1
[03/31 13:56:41     86s] srouteConnectConverterPin set to false
[03/31 13:56:41     86s] srouteCrossoverViaBottomLayer set to 1
[03/31 13:56:41     86s] srouteCrossoverViaTopLayer set to 6
[03/31 13:56:41     86s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/31 13:56:41     86s] srouteFollowCorePinEnd set to 3
[03/31 13:56:41     86s] srouteJogControl set to "preferWithChanges differentLayer"
[03/31 13:56:41     86s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/31 13:56:41     86s] sroutePadPinAllPorts set to true
[03/31 13:56:41     86s] sroutePreserveExistingRoutes set to true
[03/31 13:56:41     86s] srouteRoutePowerBarPortOnBothDir set to true
[03/31 13:56:41     86s] srouteStopBlockPin set to "nearestTarget"
[03/31 13:56:41     86s] srouteTopLayerLimit set to 6
[03/31 13:56:41     86s] srouteTopTargetLayerLimit set to 6
[03/31 13:56:41     86s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1774.00 megs.
[03/31 13:56:41     86s] 
[03/31 13:56:41     86s] Reading DB technology information...
[03/31 13:56:41     86s] Finished reading DB technology information.
[03/31 13:56:41     86s] Reading floorplan and netlist information...
[03/31 13:56:41     86s] Finished reading floorplan and netlist information.
[03/31 13:56:42     86s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/31 13:56:42     86s] Read in 933 macros, 75 used
[03/31 13:56:42     86s] Read in 73 components
[03/31 13:56:42     86s]   73 core components: 73 unplaced, 0 placed, 0 fixed
[03/31 13:56:42     86s] Read in 166 logical pins
[03/31 13:56:42     86s] Read in 166 nets
[03/31 13:56:42     86s] Read in 2 special nets, 2 routed
[03/31 13:56:42     86s] 2 nets selected.
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] Begin power routing ...
[03/31 13:56:42     86s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:42     86s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/31 13:56:42     86s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/31 13:56:42     86s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 13:56:42     86s] Type 'man IMPSR-1256' for more detail.
[03/31 13:56:42     86s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 13:56:42     86s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:42     86s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/31 13:56:42     86s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/31 13:56:42     86s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 13:56:42     86s] Type 'man IMPSR-1256' for more detail.
[03/31 13:56:42     86s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] CPU time for FollowPin 0 seconds
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] CPU time for FollowPin 0 seconds
[03/31 13:56:42     86s]   Number of IO ports routed: 0
[03/31 13:56:42     86s]   Number of Block ports routed: 0
[03/31 13:56:42     86s]   Number of Stripe ports routed: 0
[03/31 13:56:42     86s]   Number of Core ports routed: 0
[03/31 13:56:42     86s]   Number of Pad ports routed: 0
[03/31 13:56:42     86s]   Number of Power Bump ports routed: 0
[03/31 13:56:42     86s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1777.00 megs.
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s]  Begin updating DB with routing results ...
[03/31 13:56:42     86s]  Updating DB with 0 via definition ...
[03/31 13:56:42     86s] sroute created 0 wire.
[03/31 13:56:42     86s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/31 13:56:42     86s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/31 13:56:42     86s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[03/31 13:56:42     86s] *** Begin SPECIAL ROUTE on Wed Mar 31 13:56:42 2021 ***
[03/31 13:56:42     86s] SPECIAL ROUTE ran on directory: /home/student/Desktop/17BEC10971
[03/31 13:56:42     86s] SPECIAL ROUTE ran on machine: cad54 (Linux 2.6.32-71.el6.x86_64 x86_64 1.60Ghz)
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] Begin option processing ...
[03/31 13:56:42     86s] srouteConnectPowerBump set to false
[03/31 13:56:42     86s] routeSelectNet set to "VSS VDD"
[03/31 13:56:42     86s] routeSpecial set to true
[03/31 13:56:42     86s] srouteBlockPin set to "useLef"
[03/31 13:56:42     86s] srouteBottomLayerLimit set to 1
[03/31 13:56:42     86s] srouteBottomTargetLayerLimit set to 1
[03/31 13:56:42     86s] srouteConnectConverterPin set to false
[03/31 13:56:42     86s] srouteCrossoverViaBottomLayer set to 1
[03/31 13:56:42     86s] srouteCrossoverViaTopLayer set to 6
[03/31 13:56:42     86s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/31 13:56:42     86s] srouteFollowCorePinEnd set to 3
[03/31 13:56:42     86s] srouteJogControl set to "preferWithChanges differentLayer"
[03/31 13:56:42     86s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/31 13:56:42     86s] sroutePadPinAllPorts set to true
[03/31 13:56:42     86s] sroutePreserveExistingRoutes set to true
[03/31 13:56:42     86s] srouteRoutePowerBarPortOnBothDir set to true
[03/31 13:56:42     86s] srouteStopBlockPin set to "nearestTarget"
[03/31 13:56:42     86s] srouteTopLayerLimit set to 6
[03/31 13:56:42     86s] srouteTopTargetLayerLimit set to 6
[03/31 13:56:42     86s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1777.00 megs.
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] Reading DB technology information...
[03/31 13:56:42     86s] Finished reading DB technology information.
[03/31 13:56:42     86s] Reading floorplan and netlist information...
[03/31 13:56:42     86s] Finished reading floorplan and netlist information.
[03/31 13:56:42     86s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/31 13:56:42     86s] Read in 933 macros, 75 used
[03/31 13:56:42     86s] Read in 73 components
[03/31 13:56:42     86s]   73 core components: 73 unplaced, 0 placed, 0 fixed
[03/31 13:56:42     86s] Read in 166 logical pins
[03/31 13:56:42     86s] Read in 166 nets
[03/31 13:56:42     86s] Read in 2 special nets, 2 routed
[03/31 13:56:42     86s] 2 nets selected.
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] Begin power routing ...
[03/31 13:56:42     86s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:42     86s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/31 13:56:42     86s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/31 13:56:42     86s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 13:56:42     86s] Type 'man IMPSR-1256' for more detail.
[03/31 13:56:42     86s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 13:56:42     86s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:42     86s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/31 13:56:42     86s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/31 13:56:42     86s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/31 13:56:42     86s] Type 'man IMPSR-1256' for more detail.
[03/31 13:56:42     86s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] CPU time for FollowPin 0 seconds
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[03/31 13:56:42     86s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/31 13:56:42     86s] CPU time for FollowPin 0 seconds
[03/31 13:56:42     86s]   Number of IO ports routed: 0
[03/31 13:56:42     86s]   Number of Block ports routed: 0
[03/31 13:56:42     86s]   Number of Stripe ports routed: 0
[03/31 13:56:42     86s]   Number of Core ports routed: 0
[03/31 13:56:42     86s]   Number of Pad ports routed: 0
[03/31 13:56:42     86s]   Number of Power Bump ports routed: 0
[03/31 13:56:42     86s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1777.00 megs.
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s] 
[03/31 13:56:42     86s]  Begin updating DB with routing results ...
[03/31 13:56:42     86s]  Updating DB with 0 via definition ...
[03/31 13:56:42     86s] sroute created 0 wire.
[03/31 13:56:42     86s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/31 14:03:45    104s] <CMD> setPlaceMode -fp false
[03/31 14:03:45    104s] <CMD> report_message -start_cmd
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -maxRouteLayer
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[03/31 14:03:45    104s] <CMD> getPlaceMode -timingDriven -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -adaptive -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[03/31 14:03:45    104s] <CMD> getPlaceMode -ignoreScan -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -ignoreScan
[03/31 14:03:45    104s] <CMD> getPlaceMode -repairPlace -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -repairPlace
[03/31 14:03:45    104s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[03/31 14:03:45    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[03/31 14:03:45    104s] <CMD> um::push_snapshot_stack
[03/31 14:03:45    104s] <CMD> getDesignMode -quiet -flowEffort
[03/31 14:03:45    104s] <CMD> getDesignMode -highSpeedCore -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -adaptive
[03/31 14:03:45    104s] <CMD> set spgFlowInInitialPlace 1
[03/31 14:03:45    104s] <CMD> getPlaceMode -sdpAlignment -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -softGuide -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -useSdpGroup -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -sdpAlignment -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:03:45    104s] <CMD> getPlaceMode -sdpPlace -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -sdpPlace -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[03/31 14:03:45    104s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[03/31 14:03:45    104s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[03/31 14:03:45    104s] [check_scan_connected]: number of scan connected with missing definition = 192, number of scan = 993, number of sequential = 1036, percentage of missing scan cell = 18.53% (192 / 1036)
[03/31 14:03:45    104s] <CMD> getPlaceMode -ignoreScan -quiet
[03/31 14:03:45    104s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.53% flops. Placement and timing QoR can be severely impacted in this case!
[03/31 14:03:45    104s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/31 14:03:45    104s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[03/31 14:03:45    104s] <CMD> getPlaceMode -place_check_library -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -trimView -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[03/31 14:03:45    104s] <CMD> getPlaceMode -congEffort -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[03/31 14:03:45    104s] <CMD> getPlaceMode -ignoreScan -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -ignoreScan
[03/31 14:03:45    104s] <CMD> getPlaceMode -repairPlace -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -repairPlace
[03/31 14:03:45    104s] <CMD> getPlaceMode -congEffort -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -fp -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -timingDriven -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -user -timingDriven
[03/31 14:03:45    104s] <CMD> getPlaceMode -fastFp -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -clusterMode -quiet
[03/31 14:03:45    104s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/31 14:03:45    104s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[03/31 14:03:45    104s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -forceTiming -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -fp -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -fastfp -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -timingDriven -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -fp -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -fastfp -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -powerDriven -quiet
[03/31 14:03:45    104s] <CMD> getExtractRCMode -quiet -engine
[03/31 14:03:45    104s] <CMD> getAnalysisMode -quiet -clkSrcPath
[03/31 14:03:45    104s] <CMD> getAnalysisMode -quiet -clockPropagation
[03/31 14:03:45    104s] <CMD> getAnalysisMode -quiet -cppr
[03/31 14:03:45    104s] <CMD> setExtractRCMode -engine preRoute
[03/31 14:03:45    104s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[03/31 14:03:45    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:03:45    104s] <CMD_INTERNAL> isAnalysisModeSetup
[03/31 14:03:45    104s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:03:45    104s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[03/31 14:03:45    104s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[03/31 14:03:45    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -expNewFastMode
[03/31 14:03:45    104s] <CMD> setPlaceMode -expHiddenFastMode 1
[03/31 14:03:45    104s] <CMD> setPlaceMode -reset -ignoreScan
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[03/31 14:03:45    104s] *** Starting placeDesign default flow ***
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[03/31 14:03:45    104s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[03/31 14:03:45    104s] <CMD> deleteBufferTree -decloneInv
[03/31 14:03:45    104s] *** Start deleteBufferTree ***
[03/31 14:03:45    105s] Info: Detect buffers to remove automatically.
[03/31 14:03:45    105s] Analyzing netlist ...
[03/31 14:03:46    105s] Updating netlist
[03/31 14:03:46    105s] 
[03/31 14:03:46    105s] AAE DB initialization (MEM=1061.38 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/31 14:03:46    105s] Start AAE Lib Loading. (MEM=1061.38)
[03/31 14:03:46    105s] End AAE Lib Loading. (MEM=1262.66 CPU=0:00:00.0 Real=0:00:00.0)
[03/31 14:03:46    105s] *summary: 60 instances (buffers/inverters) removed
[03/31 14:03:46    105s] *** Finish deleteBufferTree (0:00:00.6) ***
[03/31 14:03:46    105s] <CMD> getAnalysisMode -quiet -honorClockDomains
[03/31 14:03:46    105s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[03/31 14:03:46    105s] <CMD> getAnalysisMode -quiet -honorClockDomains
[03/31 14:03:46    105s] **INFO: Enable pre-place timing setting for timing analysis
[03/31 14:03:46    105s] Set Using Default Delay Limit as 101.
[03/31 14:03:46    105s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/31 14:03:46    105s] <CMD> set delaycal_use_default_delay_limit 101
[03/31 14:03:46    105s] Set Default Net Delay as 0 ps.
[03/31 14:03:46    105s] <CMD> set delaycal_default_net_delay 0
[03/31 14:03:46    105s] Set Default Net Load as 0 pF. 
[03/31 14:03:46    105s] <CMD> set delaycal_default_net_load 0
[03/31 14:03:46    105s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[03/31 14:03:46    105s] <CMD> getAnalysisMode -clkSrcPath -quiet
[03/31 14:03:46    105s] <CMD> getAnalysisMode -clockPropagation -quiet
[03/31 14:03:46    105s] <CMD> getAnalysisMode -checkType -quiet
[03/31 14:03:46    105s] <CMD> buildTimingGraph
[03/31 14:03:46    105s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[03/31 14:03:46    105s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[03/31 14:03:46    105s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[03/31 14:03:46    105s] **INFO: Analyzing IO path groups for slack adjustment
[03/31 14:03:46    105s] <CMD> get_global timing_enable_path_group_priority
[03/31 14:03:46    105s] <CMD> get_global timing_constraint_enable_group_path_resetting
[03/31 14:03:46    105s] <CMD> set_global timing_enable_path_group_priority false
[03/31 14:03:46    105s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[03/31 14:03:46    105s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[03/31 14:03:46    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:03:46    105s] <CMD> group_path -name in2reg_tmp.19094 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
[03/31 14:03:46    105s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[03/31 14:03:46    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:03:46    105s] <CMD> group_path -name in2out_tmp.19094 -from {0x16 0x19} -to 0x1a -ignore_source_of_trigger_arc
[03/31 14:03:46    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:03:46    105s] <CMD> group_path -name reg2reg_tmp.19094 -from 0x1c -to 0x1d
[03/31 14:03:46    105s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:03:46    105s] <CMD> group_path -name reg2out_tmp.19094 -from 0x20 -to 0x21
[03/31 14:03:46    105s] <CMD> setPathGroupOptions reg2reg_tmp.19094 -effortLevel high
[03/31 14:03:46    105s] Effort level <high> specified for reg2reg_tmp.19094 path_group
[03/31 14:03:46    105s] #################################################################################
[03/31 14:03:46    105s] # Design Stage: PreRoute
[03/31 14:03:46    105s] # Design Name: core
[03/31 14:03:46    105s] # Design Mode: 90nm
[03/31 14:03:46    105s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:03:46    105s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:03:46    105s] # Signoff Settings: SI Off 
[03/31 14:03:46    105s] #################################################################################
[03/31 14:03:46    105s] Calculate delays in BcWc mode...
[03/31 14:03:46    105s] Topological Sorting (REAL = 0:00:00.0, MEM = 1264.4M, InitMEM = 1264.4M)
[03/31 14:03:46    105s] Start delay calculation (fullDC) (1 T). (MEM=1264.42)
[03/31 14:03:46    105s] End AAE Lib Interpolated Model. (MEM=1280.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:03:46    105s] First Iteration Infinite Tw... 
[03/31 14:03:47    106s] Total number of fetched objects 6049
[03/31 14:03:47    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:03:47    106s] End delay calculation. (MEM=1300.79 CPU=0:00:00.8 REAL=0:00:00.0)
[03/31 14:03:47    106s] End delay calculation (fullDC). (MEM=1203.42 CPU=0:00:01.1 REAL=0:00:01.0)
[03/31 14:03:47    106s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1203.4M) ***
[03/31 14:03:48    107s] <CMD> reset_path_group -name reg2out_tmp.19094
[03/31 14:03:48    107s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:03:48    107s] <CMD> reset_path_group -name in2out_tmp.19094
[03/31 14:03:48    107s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:03:48    107s] **INFO: Disable pre-place timing setting for timing analysis
[03/31 14:03:48    107s] <CMD> setDelayCalMode -ignoreNetLoad false
[03/31 14:03:48    107s] Set Using Default Delay Limit as 1000.
[03/31 14:03:48    107s] <CMD> set delaycal_use_default_delay_limit 1000
[03/31 14:03:48    107s] Set Default Net Delay as 1000 ps.
[03/31 14:03:48    107s] <CMD> set delaycal_default_net_delay 1000ps
[03/31 14:03:48    107s] Set Default Net Load as 0.5 pF. 
[03/31 14:03:48    107s] <CMD> set delaycal_default_net_load 0.5pf
[03/31 14:03:48    107s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[03/31 14:03:48    107s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:03:48    107s] <CMD> getAnalysisMode -quiet -honorClockDomains
[03/31 14:03:48    107s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/31 14:03:48    107s] Deleted 0 physical inst  (cell - / prefix -).
[03/31 14:03:48    107s] *** Starting "NanoPlace(TM) placement v#13 (mem=1189.2M)" ...
[03/31 14:03:48    107s] <CMD> setDelayCalMode -engine feDc
[03/31 14:03:48    107s] Wait...
[03/31 14:03:51    110s] *** Build Buffered Sizing Timing Model
[03/31 14:03:51    110s] (cpu=0:00:02.6 mem=1199.2M) ***
[03/31 14:03:51    110s] *** Build Virtual Sizing Timing Model
[03/31 14:03:51    110s] (cpu=0:00:02.7 mem=1199.2M) ***
[03/31 14:03:51    110s] No user setting net weight.
[03/31 14:03:51    110s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/31 14:03:51    110s] Scan chains were not defined.
[03/31 14:03:51    110s] #std cell=5914 (0 fixed + 5914 movable) #block=0 (0 floating + 0 preplaced)
[03/31 14:03:51    110s] #ioInst=0 #net=6047 #term=27509 #term/net=4.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=166
[03/31 14:03:51    110s] stdCell: 5914 single + 0 double + 0 multi
[03/31 14:03:51    110s] Total standard cell length = 33.5287 (mm), area = 0.1690 (mm^2)
[03/31 14:03:51    110s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1199.2M
[03/31 14:03:51    110s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1199.2M
[03/31 14:03:51    110s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1199.2M
[03/31 14:03:51    110s] Core basic site is tsm3site
[03/31 14:03:51    110s] Estimated cell power/ground rail width = 0.945 um
[03/31 14:03:51    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:03:51    110s] Mark StBox On SiteArr starts
[03/31 14:03:51    110s] Mark StBox On SiteArr ends
[03/31 14:03:51    110s] spiAuditVddOnBottomForRows for llg="default" starts
[03/31 14:03:51    110s] spiAuditVddOnBottomForRows ends
[03/31 14:03:51    110s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.012, MEM:1199.2M
[03/31 14:03:51    110s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1199.2M
[03/31 14:03:51    110s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.003, MEM:1199.2M
[03/31 14:03:51    110s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.090, REAL:0.086, MEM:1199.2M
[03/31 14:03:51    110s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.090, REAL:0.086, MEM:1199.2M
[03/31 14:03:51    110s] Apply auto density screen in pre-place stage.
[03/31 14:03:51    110s] Auto density screen increases utilization from 0.698 to 0.713
[03/31 14:03:51    110s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1199.2M
[03/31 14:03:51    110s] Average module density = 0.713.
[03/31 14:03:51    110s] Density for the design = 0.713.
[03/31 14:03:51    110s]        = stdcell_area 50801 sites (168984 um^2) / alloc_area 71262 sites (237046 um^2).
[03/31 14:03:51    110s] Pin Density = 0.3781.
[03/31 14:03:51    110s]             = total # of pins 27509 / total area 72750.
[03/31 14:03:51    110s] Initial padding reaches pin density 0.700 for top
[03/31 14:03:51    110s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.950
[03/31 14:03:51    110s] Initial padding increases density from 0.713 to 0.831 for top
[03/31 14:03:51    110s] === lastAutoLevel = 8 
[03/31 14:03:51    110s] [adp] 0:1:0:1
[03/31 14:03:52    111s] Clock gating cells determined by native netlist tracing.
[03/31 14:03:53    111s] Iteration  1: Total net bbox = 1.019e-08 (4.17e-09 6.02e-09)
[03/31 14:03:53    111s]               Est.  stn bbox = 1.090e-08 (4.47e-09 6.43e-09)
[03/31 14:03:53    111s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1204.8M
[03/31 14:03:53    111s] Iteration  2: Total net bbox = 1.019e-08 (4.17e-09 6.02e-09)
[03/31 14:03:53    111s]               Est.  stn bbox = 1.090e-08 (4.47e-09 6.43e-09)
[03/31 14:03:53    111s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1205.8M
[03/31 14:03:53    111s] exp_mt_sequential is set from setPlaceMode option to 1
[03/31 14:03:53    111s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/31 14:03:53    111s] place_exp_mt_interval set to default 32
[03/31 14:03:53    111s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/31 14:03:53    111s] Iteration  3: Total net bbox = 2.261e+02 (9.66e+01 1.30e+02)
[03/31 14:03:53    111s]               Est.  stn bbox = 2.996e+02 (1.30e+02 1.69e+02)
[03/31 14:03:53    111s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1222.9M
[03/31 14:03:53    111s] Total number of setup views is 1.
[03/31 14:03:53    111s] Total number of active setup views is 1.
[03/31 14:03:53    111s] Active setup views:
[03/31 14:03:53    111s]     worst
[03/31 14:03:56    114s] Iteration  4: Total net bbox = 1.873e+05 (1.08e+05 7.94e+04)
[03/31 14:03:56    114s]               Est.  stn bbox = 2.645e+05 (1.49e+05 1.15e+05)
[03/31 14:03:56    114s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 1222.9M
[03/31 14:03:58    116s] Iteration  5: Total net bbox = 2.239e+05 (1.18e+05 1.06e+05)
[03/31 14:03:58    116s]               Est.  stn bbox = 3.236e+05 (1.71e+05 1.52e+05)
[03/31 14:03:58    116s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1222.9M
[03/31 14:04:05    123s] Iteration  6: Total net bbox = 2.765e+05 (1.55e+05 1.22e+05)
[03/31 14:04:05    123s]               Est.  stn bbox = 3.848e+05 (2.14e+05 1.70e+05)
[03/31 14:04:05    123s]               cpu = 0:00:07.5 real = 0:00:07.0 mem = 1225.9M
[03/31 14:04:05    123s] Starting Early Global Route rough congestion estimation: mem = 1225.9M
[03/31 14:04:05    123s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[03/31 14:04:05    123s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[03/31 14:04:05    123s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[03/31 14:04:05    123s] (I)       Reading DB...
[03/31 14:04:05    123s] (I)       before initializing RouteDB syMemory usage = 1228.6 MB
[03/31 14:04:05    123s] (I)       congestionReportName   : 
[03/31 14:04:05    123s] (I)       layerRangeFor2DCongestion : 
[03/31 14:04:05    123s] (I)       buildTerm2TermWires    : 1
[03/31 14:04:05    123s] (I)       doTrackAssignment      : 1
[03/31 14:04:05    123s] (I)       dumpBookshelfFiles     : 0
[03/31 14:04:05    123s] (I)       numThreads             : 1
[03/31 14:04:05    123s] (I)       bufferingAwareRouting  : false
[03/31 14:04:05    123s] [NR-eGR] honorMsvRouteConstraint: false
[03/31 14:04:05    123s] (I)       honorPin               : false
[03/31 14:04:05    123s] (I)       honorPinGuide          : true
[03/31 14:04:05    123s] (I)       honorPartition         : false
[03/31 14:04:05    123s] (I)       allowPartitionCrossover: false
[03/31 14:04:05    123s] (I)       honorSingleEntry       : true
[03/31 14:04:05    123s] (I)       honorSingleEntryStrong : true
[03/31 14:04:05    123s] (I)       handleViaSpacingRule   : false
[03/31 14:04:05    123s] (I)       handleEolSpacingRule   : false
[03/31 14:04:05    123s] (I)       PDConstraint           : none
[03/31 14:04:05    123s] (I)       expBetterNDRHandling   : false
[03/31 14:04:05    123s] [NR-eGR] honorClockSpecNDR      : 0
[03/31 14:04:05    123s] (I)       routingEffortLevel     : 3
[03/31 14:04:05    123s] (I)       effortLevel            : standard
[03/31 14:04:05    123s] [NR-eGR] minRouteLayer          : 2
[03/31 14:04:05    123s] [NR-eGR] maxRouteLayer          : 127
[03/31 14:04:05    123s] (I)       relaxedTopLayerCeiling : 127
[03/31 14:04:05    123s] (I)       relaxedBottomLayerFloor: 2
[03/31 14:04:05    123s] (I)       numRowsPerGCell        : 7
[03/31 14:04:05    123s] (I)       speedUpLargeDesign     : 0
[03/31 14:04:05    123s] (I)       multiThreadingTA       : 1
[03/31 14:04:05    123s] (I)       blkAwareLayerSwitching : 1
[03/31 14:04:05    123s] (I)       optimizationMode       : false
[03/31 14:04:05    123s] (I)       routeSecondPG          : false
[03/31 14:04:05    123s] (I)       scenicRatioForLayerRelax: 0.00
[03/31 14:04:05    123s] (I)       detourLimitForLayerRelax: 0.00
[03/31 14:04:05    123s] (I)       punchThroughDistance   : 500.00
[03/31 14:04:05    123s] (I)       scenicBound            : 1.15
[03/31 14:04:05    123s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:04:05    123s] (I)       source-to-sink ratio   : 0.00
[03/31 14:04:05    123s] (I)       targetCongestionRatioH : 1.00
[03/31 14:04:05    123s] (I)       targetCongestionRatioV : 1.00
[03/31 14:04:05    123s] (I)       layerCongestionRatio   : 0.70
[03/31 14:04:05    123s] (I)       m1CongestionRatio      : 0.10
[03/31 14:04:05    123s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:04:05    123s] (I)       localRouteEffort       : 1.00
[03/31 14:04:05    123s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:04:05    123s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:04:05    123s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:04:05    123s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:04:05    123s] (I)       doubleCutViaModelingRatio: 0.00
[03/31 14:04:05    123s] (I)       routeVias              : 
[03/31 14:04:05    123s] (I)       readTROption           : true
[03/31 14:04:05    123s] (I)       extraSpacingFactor     : 1.00
[03/31 14:04:05    123s] [NR-eGR] numTracksPerClockWire  : 0
[03/31 14:04:05    123s] (I)       routeSelectedNetsOnly  : false
[03/31 14:04:05    123s] (I)       clkNetUseMaxDemand     : false
[03/31 14:04:05    123s] (I)       extraDemandForClocks   : 0
[03/31 14:04:05    123s] (I)       steinerRemoveLayers    : false
[03/31 14:04:05    123s] (I)       demoteLayerScenicScale : 1.00
[03/31 14:04:05    123s] (I)       nonpreferLayerCostScale : 100.00
[03/31 14:04:05    123s] (I)       similarTopologyRoutingFast : false
[03/31 14:04:05    123s] (I)       spanningTreeRefinement : false
[03/31 14:04:05    123s] (I)       spanningTreeRefinementAlpha : 0.50
[03/31 14:04:05    123s] (I)       starting read tracks
[03/31 14:04:05    123s] (I)       build grid graph
[03/31 14:04:05    123s] (I)       build grid graph start
[03/31 14:04:05    123s] [NR-eGR] Layer1 has no routable track
[03/31 14:04:05    123s] [NR-eGR] Layer2 has single uniform track structure
[03/31 14:04:05    123s] [NR-eGR] Layer3 has single uniform track structure
[03/31 14:04:05    123s] [NR-eGR] Layer4 has single uniform track structure
[03/31 14:04:05    123s] [NR-eGR] Layer5 has single uniform track structure
[03/31 14:04:05    123s] [NR-eGR] Layer6 has single uniform track structure
[03/31 14:04:05    123s] (I)       build grid graph end
[03/31 14:04:05    123s] (I)       numViaLayers=6
[03/31 14:04:05    123s] (I)       Reading via V12_VH for layer: 0 
[03/31 14:04:05    123s] (I)       Reading via via2 for layer: 1 
[03/31 14:04:05    123s] (I)       Reading via via3 for layer: 2 
[03/31 14:04:05    123s] (I)       Reading via via4 for layer: 3 
[03/31 14:04:05    123s] (I)       Reading via V56_VV for layer: 4 
[03/31 14:04:05    123s] (I)       end build via table
[03/31 14:04:05    123s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=446 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:04:05    123s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:04:05    123s] (I)       readDataFromPlaceDB
[03/31 14:04:05    123s] (I)       Read net information..
[03/31 14:04:05    123s] [NR-eGR] Read numTotalNets=5984  numIgnoredNets=0
[03/31 14:04:05    123s] (I)       Read testcase time = 0.000 seconds
[03/31 14:04:05    123s] 
[03/31 14:04:05    123s] (I)       read default dcut vias
[03/31 14:04:05    123s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[03/31 14:04:05    123s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[03/31 14:04:05    123s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[03/31 14:04:05    123s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[03/31 14:04:05    123s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[03/31 14:04:05    123s] (I)       build grid graph start
[03/31 14:04:05    123s] (I)       build grid graph end
[03/31 14:04:05    123s] (I)       Model blockage into capacity
[03/31 14:04:05    123s] (I)       Read numBlocks=446  numPreroutedWires=0  numCapScreens=0
[03/31 14:04:05    123s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:04:05    123s] (I)       blocked area on Layer2 : 14581620800  (1.48%)
[03/31 14:04:05    123s] (I)       blocked area on Layer3 : 930406400  (0.09%)
[03/31 14:04:05    123s] (I)       blocked area on Layer4 : 851558400  (0.09%)
[03/31 14:04:05    123s] (I)       blocked area on Layer5 : 74930944000  (7.60%)
[03/31 14:04:05    123s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/31 14:04:05    123s] (I)       Modeling time = 0.000 seconds
[03/31 14:04:05    123s] 
[03/31 14:04:05    123s] (I)       Number of ignored nets = 0
[03/31 14:04:05    123s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/31 14:04:05    123s] (I)       Number of clock nets = 1.  Ignored: No
[03/31 14:04:05    123s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/31 14:04:05    123s] (I)       Number of special nets = 0.  Ignored: Yes
[03/31 14:04:05    123s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/31 14:04:05    123s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/31 14:04:05    123s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/31 14:04:05    123s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/31 14:04:05    123s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/31 14:04:05    123s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/31 14:04:05    123s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1228.6 MB
[03/31 14:04:05    123s] (I)       Ndr track 0 does not exist
[03/31 14:04:05    123s] (I)       Layer1  viaCost=200.00
[03/31 14:04:05    123s] (I)       Layer2  viaCost=100.00
[03/31 14:04:05    123s] (I)       Layer3  viaCost=100.00
[03/31 14:04:05    123s] (I)       Layer4  viaCost=100.00
[03/31 14:04:05    123s] (I)       Layer5  viaCost=300.00
[03/31 14:04:05    123s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:04:05    123s] (I)       routing area        :  (9240, 8960) - (1008480, 995680)
[03/31 14:04:05    123s] (I)       core area           :  (9240, 8960) - (999240, 986720)
[03/31 14:04:05    123s] (I)       Site Width          :  1320  (dbu)
[03/31 14:04:05    123s] (I)       Row Height          : 10080  (dbu)
[03/31 14:04:05    123s] (I)       GCell Width         : 70560  (dbu)
[03/31 14:04:05    123s] (I)       GCell Height        : 70560  (dbu)
[03/31 14:04:05    123s] (I)       grid                :    15    14     6
[03/31 14:04:05    123s] (I)       vertical capacity   :     0 70560     0 70560     0 70560
[03/31 14:04:05    123s] (I)       horizontal capacity :     0     0 70560     0 70560     0
[03/31 14:04:05    123s] (I)       Default wire width  :   460   560   560   560   560   880
[03/31 14:04:05    123s] (I)       Default wire space  :   460   560   560   560   560   920
[03/31 14:04:05    123s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[03/31 14:04:05    123s] (I)       First Track Coord   :     0   660   560   660   560  1980
[03/31 14:04:05    123s] (I)       Num tracks per GCell: 76.70 53.45 63.00 53.45 63.00 35.64
[03/31 14:04:05    123s] (I)       Total num of tracks :     0   764   889   764   889   509
[03/31 14:04:05    123s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:04:05    123s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/31 14:04:05    123s] (I)       --------------------------------------------------------
[03/31 14:04:05    123s] 
[03/31 14:04:05    123s] [NR-eGR] ============ Routing rule table ============
[03/31 14:04:05    123s] [NR-eGR] Rule id 0. Nets 5984 
[03/31 14:04:05    123s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/31 14:04:05    123s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[03/31 14:04:05    123s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:04:05    123s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:04:05    123s] [NR-eGR] ========================================
[03/31 14:04:05    123s] [NR-eGR] 
[03/31 14:04:05    123s] (I)       After initializing earlyGlobalRoute syMemory usage = 1228.6 MB
[03/31 14:04:05    123s] (I)       Loading and dumping file time : 0.03 seconds
[03/31 14:04:05    123s] (I)       ============= Initialization =============
[03/31 14:04:05    123s] (I)       numLocalWires=27271  numGlobalNetBranches=9628  numLocalNetBranches=4041
[03/31 14:04:05    123s] (I)       totalPins=27280  totalGlobalPin=10956 (40.16%)
[03/31 14:04:05    123s] (I)       total 2D Cap : 53867 = (25493 H, 28374 V)
[03/31 14:04:05    123s] (I)       ============  Phase 1a Route ============
[03/31 14:04:05    123s] (I)       Phase 1a runs 0.00 seconds
[03/31 14:04:05    123s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:04:05    123s] (I)       Usage: 10480 = (5301 H, 5179 V) = (20.79% H, 18.25% V) = (1.870e+05um H, 1.827e+05um V)
[03/31 14:04:05    123s] (I)       
[03/31 14:04:05    123s] (I)       ============  Phase 1b Route ============
[03/31 14:04:05    123s] (I)       Usage: 10480 = (5301 H, 5179 V) = (20.79% H, 18.25% V) = (1.870e+05um H, 1.827e+05um V)
[03/31 14:04:05    123s] (I)       
[03/31 14:04:05    123s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/31 14:04:05    123s] 
[03/31 14:04:05    123s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:04:05    123s] Finished Early Global Route rough congestion estimation: mem = 1228.6M
[03/31 14:04:05    123s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/31 14:04:05    123s] Congestion driven padding in post-place stage.
[03/31 14:04:06    123s] Congestion driven padding increases utilization from 0.831 to 0.832
[03/31 14:04:06    123s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1228.6M
[03/31 14:04:06    124s] Global placement CDP skipped at cutLevel 7.
[03/31 14:04:06    124s] Iteration  7: Total net bbox = 3.586e+05 (2.14e+05 1.45e+05)
[03/31 14:04:06    124s]               Est.  stn bbox = 4.737e+05 (2.78e+05 1.96e+05)
[03/31 14:04:06    124s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1228.6M
[03/31 14:04:07    125s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:04:08    126s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:04:08    126s] Iteration  8: Total net bbox = 3.586e+05 (2.14e+05 1.45e+05)
[03/31 14:04:08    126s]               Est.  stn bbox = 4.737e+05 (2.78e+05 1.96e+05)
[03/31 14:04:08    126s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1228.6M
[03/31 14:04:13    131s] Starting Early Global Route rough congestion estimation: mem = 1228.6M
[03/31 14:04:13    131s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[03/31 14:04:13    131s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[03/31 14:04:13    131s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[03/31 14:04:13    131s] (I)       Reading DB...
[03/31 14:04:13    131s] (I)       before initializing RouteDB syMemory usage = 1228.6 MB
[03/31 14:04:13    131s] (I)       congestionReportName   : 
[03/31 14:04:13    131s] (I)       layerRangeFor2DCongestion : 
[03/31 14:04:13    131s] (I)       buildTerm2TermWires    : 1
[03/31 14:04:13    131s] (I)       doTrackAssignment      : 1
[03/31 14:04:13    131s] (I)       dumpBookshelfFiles     : 0
[03/31 14:04:13    131s] (I)       numThreads             : 1
[03/31 14:04:13    131s] (I)       bufferingAwareRouting  : false
[03/31 14:04:13    131s] [NR-eGR] honorMsvRouteConstraint: false
[03/31 14:04:13    131s] (I)       honorPin               : false
[03/31 14:04:13    131s] (I)       honorPinGuide          : true
[03/31 14:04:13    131s] (I)       honorPartition         : false
[03/31 14:04:13    131s] (I)       allowPartitionCrossover: false
[03/31 14:04:13    131s] (I)       honorSingleEntry       : true
[03/31 14:04:13    131s] (I)       honorSingleEntryStrong : true
[03/31 14:04:13    131s] (I)       handleViaSpacingRule   : false
[03/31 14:04:13    131s] (I)       handleEolSpacingRule   : false
[03/31 14:04:13    131s] (I)       PDConstraint           : none
[03/31 14:04:13    131s] (I)       expBetterNDRHandling   : false
[03/31 14:04:13    131s] [NR-eGR] honorClockSpecNDR      : 0
[03/31 14:04:13    131s] (I)       routingEffortLevel     : 3
[03/31 14:04:13    131s] (I)       effortLevel            : standard
[03/31 14:04:13    131s] [NR-eGR] minRouteLayer          : 2
[03/31 14:04:13    131s] [NR-eGR] maxRouteLayer          : 127
[03/31 14:04:13    131s] (I)       relaxedTopLayerCeiling : 127
[03/31 14:04:13    131s] (I)       relaxedBottomLayerFloor: 2
[03/31 14:04:13    131s] (I)       numRowsPerGCell        : 4
[03/31 14:04:13    131s] (I)       speedUpLargeDesign     : 0
[03/31 14:04:13    131s] (I)       multiThreadingTA       : 1
[03/31 14:04:13    131s] (I)       blkAwareLayerSwitching : 1
[03/31 14:04:13    131s] (I)       optimizationMode       : false
[03/31 14:04:13    131s] (I)       routeSecondPG          : false
[03/31 14:04:13    131s] (I)       scenicRatioForLayerRelax: 0.00
[03/31 14:04:13    131s] (I)       detourLimitForLayerRelax: 0.00
[03/31 14:04:13    131s] (I)       punchThroughDistance   : 500.00
[03/31 14:04:13    131s] (I)       scenicBound            : 1.15
[03/31 14:04:13    131s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:04:13    131s] (I)       source-to-sink ratio   : 0.00
[03/31 14:04:13    131s] (I)       targetCongestionRatioH : 1.00
[03/31 14:04:13    131s] (I)       targetCongestionRatioV : 1.00
[03/31 14:04:13    131s] (I)       layerCongestionRatio   : 0.70
[03/31 14:04:13    131s] (I)       m1CongestionRatio      : 0.10
[03/31 14:04:13    131s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:04:13    131s] (I)       localRouteEffort       : 1.00
[03/31 14:04:13    131s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:04:13    131s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:04:13    131s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:04:13    131s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:04:13    131s] (I)       doubleCutViaModelingRatio: 0.00
[03/31 14:04:13    131s] (I)       routeVias              : 
[03/31 14:04:13    131s] (I)       readTROption           : true
[03/31 14:04:13    131s] (I)       extraSpacingFactor     : 1.00
[03/31 14:04:13    131s] [NR-eGR] numTracksPerClockWire  : 0
[03/31 14:04:13    131s] (I)       routeSelectedNetsOnly  : false
[03/31 14:04:13    131s] (I)       clkNetUseMaxDemand     : false
[03/31 14:04:13    131s] (I)       extraDemandForClocks   : 0
[03/31 14:04:13    131s] (I)       steinerRemoveLayers    : false
[03/31 14:04:13    131s] (I)       demoteLayerScenicScale : 1.00
[03/31 14:04:13    131s] (I)       nonpreferLayerCostScale : 100.00
[03/31 14:04:13    131s] (I)       similarTopologyRoutingFast : false
[03/31 14:04:13    131s] (I)       spanningTreeRefinement : false
[03/31 14:04:13    131s] (I)       spanningTreeRefinementAlpha : 0.50
[03/31 14:04:13    131s] (I)       starting read tracks
[03/31 14:04:13    131s] (I)       build grid graph
[03/31 14:04:13    131s] (I)       build grid graph start
[03/31 14:04:13    131s] [NR-eGR] Layer1 has no routable track
[03/31 14:04:13    131s] [NR-eGR] Layer2 has single uniform track structure
[03/31 14:04:13    131s] [NR-eGR] Layer3 has single uniform track structure
[03/31 14:04:13    131s] [NR-eGR] Layer4 has single uniform track structure
[03/31 14:04:13    131s] [NR-eGR] Layer5 has single uniform track structure
[03/31 14:04:13    131s] [NR-eGR] Layer6 has single uniform track structure
[03/31 14:04:13    131s] (I)       build grid graph end
[03/31 14:04:13    131s] (I)       numViaLayers=6
[03/31 14:04:13    131s] (I)       Reading via V12_VH for layer: 0 
[03/31 14:04:13    131s] (I)       Reading via via2 for layer: 1 
[03/31 14:04:13    131s] (I)       Reading via via3 for layer: 2 
[03/31 14:04:13    131s] (I)       Reading via via4 for layer: 3 
[03/31 14:04:13    131s] (I)       Reading via V56_VV for layer: 4 
[03/31 14:04:13    131s] (I)       end build via table
[03/31 14:04:13    131s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=446 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:04:13    131s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:04:13    131s] (I)       readDataFromPlaceDB
[03/31 14:04:13    131s] (I)       Read net information..
[03/31 14:04:13    131s] [NR-eGR] Read numTotalNets=5984  numIgnoredNets=0
[03/31 14:04:13    131s] (I)       Read testcase time = 0.010 seconds
[03/31 14:04:13    131s] 
[03/31 14:04:13    131s] (I)       read default dcut vias
[03/31 14:04:13    131s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[03/31 14:04:13    131s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[03/31 14:04:13    131s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[03/31 14:04:13    131s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[03/31 14:04:13    131s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[03/31 14:04:13    131s] (I)       build grid graph start
[03/31 14:04:13    131s] (I)       build grid graph end
[03/31 14:04:13    131s] (I)       Model blockage into capacity
[03/31 14:04:13    131s] (I)       Read numBlocks=446  numPreroutedWires=0  numCapScreens=0
[03/31 14:04:13    131s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:04:13    131s] (I)       blocked area on Layer2 : 14581620800  (1.48%)
[03/31 14:04:13    131s] (I)       blocked area on Layer3 : 930406400  (0.09%)
[03/31 14:04:13    131s] (I)       blocked area on Layer4 : 851558400  (0.09%)
[03/31 14:04:13    131s] (I)       blocked area on Layer5 : 74930944000  (7.60%)
[03/31 14:04:13    131s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/31 14:04:13    131s] (I)       Modeling time = 0.000 seconds
[03/31 14:04:13    131s] 
[03/31 14:04:13    131s] (I)       Number of ignored nets = 0
[03/31 14:04:13    131s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/31 14:04:13    131s] (I)       Number of clock nets = 1.  Ignored: No
[03/31 14:04:13    131s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/31 14:04:13    131s] (I)       Number of special nets = 0.  Ignored: Yes
[03/31 14:04:13    131s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/31 14:04:13    131s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/31 14:04:13    131s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/31 14:04:13    131s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/31 14:04:13    131s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/31 14:04:13    131s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/31 14:04:13    131s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1228.6 MB
[03/31 14:04:13    131s] (I)       Ndr track 0 does not exist
[03/31 14:04:13    131s] (I)       Layer1  viaCost=200.00
[03/31 14:04:13    131s] (I)       Layer2  viaCost=100.00
[03/31 14:04:13    131s] (I)       Layer3  viaCost=100.00
[03/31 14:04:13    131s] (I)       Layer4  viaCost=100.00
[03/31 14:04:13    131s] (I)       Layer5  viaCost=300.00
[03/31 14:04:13    131s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:04:13    131s] (I)       routing area        :  (9240, 8960) - (1008480, 995680)
[03/31 14:04:13    131s] (I)       core area           :  (9240, 8960) - (999240, 986720)
[03/31 14:04:13    131s] (I)       Site Width          :  1320  (dbu)
[03/31 14:04:13    131s] (I)       Row Height          : 10080  (dbu)
[03/31 14:04:13    131s] (I)       GCell Width         : 40320  (dbu)
[03/31 14:04:13    131s] (I)       GCell Height        : 40320  (dbu)
[03/31 14:04:13    131s] (I)       grid                :    25    25     6
[03/31 14:04:13    131s] (I)       vertical capacity   :     0 40320     0 40320     0 40320
[03/31 14:04:13    131s] (I)       horizontal capacity :     0     0 40320     0 40320     0
[03/31 14:04:13    131s] (I)       Default wire width  :   460   560   560   560   560   880
[03/31 14:04:13    131s] (I)       Default wire space  :   460   560   560   560   560   920
[03/31 14:04:13    131s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[03/31 14:04:13    131s] (I)       First Track Coord   :     0   660   560   660   560  1980
[03/31 14:04:13    131s] (I)       Num tracks per GCell: 43.83 30.55 36.00 30.55 36.00 20.36
[03/31 14:04:13    131s] (I)       Total num of tracks :     0   764   889   764   889   509
[03/31 14:04:13    131s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:04:13    131s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/31 14:04:13    131s] (I)       --------------------------------------------------------
[03/31 14:04:13    131s] 
[03/31 14:04:13    131s] [NR-eGR] ============ Routing rule table ============
[03/31 14:04:13    131s] [NR-eGR] Rule id 0. Nets 5984 
[03/31 14:04:13    131s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/31 14:04:13    131s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[03/31 14:04:13    131s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:04:13    131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:04:13    131s] [NR-eGR] ========================================
[03/31 14:04:13    131s] [NR-eGR] 
[03/31 14:04:13    131s] (I)       After initializing earlyGlobalRoute syMemory usage = 1228.6 MB
[03/31 14:04:13    131s] (I)       Loading and dumping file time : 0.03 seconds
[03/31 14:04:13    131s] (I)       ============= Initialization =============
[03/31 14:04:13    131s] (I)       numLocalWires=19922  numGlobalNetBranches=7787  numLocalNetBranches=2212
[03/31 14:04:13    131s] (I)       totalPins=27280  totalGlobalPin=15591 (57.15%)
[03/31 14:04:13    131s] (I)       total 2D Cap : 93265 = (42586 H, 50679 V)
[03/31 14:04:13    131s] (I)       ============  Phase 1a Route ============
[03/31 14:04:13    131s] (I)       Phase 1a runs 0.01 seconds
[03/31 14:04:13    131s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:04:13    131s] (I)       Usage: 19412 = (10126 H, 9286 V) = (23.78% H, 18.32% V) = (2.041e+05um H, 1.872e+05um V)
[03/31 14:04:13    131s] (I)       
[03/31 14:04:13    131s] (I)       ============  Phase 1b Route ============
[03/31 14:04:13    131s] (I)       Usage: 19412 = (10126 H, 9286 V) = (23.78% H, 18.32% V) = (2.041e+05um H, 1.872e+05um V)
[03/31 14:04:13    131s] (I)       
[03/31 14:04:13    131s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/31 14:04:13    131s] 
[03/31 14:04:13    131s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:04:13    131s] Finished Early Global Route rough congestion estimation: mem = 1228.6M
[03/31 14:04:13    131s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/31 14:04:13    131s] Congestion driven padding in post-place stage.
[03/31 14:04:13    131s] Congestion driven padding increases utilization from 0.832 to 0.833
[03/31 14:04:13    131s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1228.6M
[03/31 14:04:13    131s] Global placement CDP skipped at cutLevel 9.
[03/31 14:04:13    131s] Iteration  9: Total net bbox = 3.658e+05 (2.16e+05 1.49e+05)
[03/31 14:04:13    131s]               Est.  stn bbox = 4.825e+05 (2.81e+05 2.02e+05)
[03/31 14:04:13    131s]               cpu = 0:00:05.7 real = 0:00:05.0 mem = 1228.6M
[03/31 14:04:14    132s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:04:15    133s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:04:15    133s] Iteration 10: Total net bbox = 3.658e+05 (2.16e+05 1.49e+05)
[03/31 14:04:15    133s]               Est.  stn bbox = 4.825e+05 (2.81e+05 2.02e+05)
[03/31 14:04:15    133s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1228.6M
[03/31 14:04:25    143s] Iteration 11: Total net bbox = 3.742e+05 (2.18e+05 1.56e+05)
[03/31 14:04:25    143s]               Est.  stn bbox = 4.902e+05 (2.82e+05 2.08e+05)
[03/31 14:04:25    143s]               cpu = 0:00:09.8 real = 0:00:10.0 mem = 1228.6M
[03/31 14:04:25    143s] Iteration 12: Total net bbox = 3.742e+05 (2.18e+05 1.56e+05)
[03/31 14:04:25    143s]               Est.  stn bbox = 4.902e+05 (2.82e+05 2.08e+05)
[03/31 14:04:25    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1228.6M
[03/31 14:04:25    143s] *** cost = 3.742e+05 (2.18e+05 1.56e+05) (cpu for global=0:00:32.3) real=0:00:33.0***
[03/31 14:04:25    143s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/31 14:04:25    143s] Solver runtime cpu: 0:00:27.0 real: 0:00:27.2
[03/31 14:04:25    143s] Core Placement runtime cpu: 0:00:27.7 real: 0:00:28.0
[03/31 14:04:25    143s] <CMD> scanReorder
[03/31 14:04:25    143s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/31 14:04:25    143s] Type 'man IMPSP-9025' for more detail.
[03/31 14:04:25    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:1228.6M
[03/31 14:04:25    143s] #spOpts: mergeVia=F 
[03/31 14:04:25    143s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1228.6M
[03/31 14:04:25    143s] Core basic site is tsm3site
[03/31 14:04:25    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:04:25    143s] Mark StBox On SiteArr starts
[03/31 14:04:25    143s] Mark StBox On SiteArr ends
[03/31 14:04:25    143s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.012, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF:       Starting CMU at level 4, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.015, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:1228.6M
[03/31 14:04:25    143s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1228.6MB).
[03/31 14:04:25    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1228.6M
[03/31 14:04:25    143s] OPERPROF: Starting RefinePlace at level 1, MEM:1228.6M
[03/31 14:04:25    143s] *** Starting refinePlace (0:02:24 mem=1228.6M) ***
[03/31 14:04:25    143s] Total net bbox length = 3.742e+05 (2.184e+05 1.558e+05) (ext = 7.167e+04)
[03/31 14:04:25    143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:04:25    143s] Starting refinePlace ...
[03/31 14:04:25    143s] default core: bins with density >  0.75 =   29 % ( 29 / 100 )
[03/31 14:04:25    143s] Density distribution unevenness ratio = 4.959%
[03/31 14:04:25    143s]   Spread Effort: high, standalone mode, useDDP on.
[03/31 14:04:25    143s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1228.6MB) @(0:02:24 - 0:02:24).
[03/31 14:04:25    143s] Move report: preRPlace moves 5914 insts, mean move: 1.52 um, max move: 11.98 um
[03/31 14:04:25    143s] 	Max move on inst (register_file/regFile_reg[9][6]): (459.67, 253.88) --> (450.12, 251.44)
[03/31 14:04:25    143s] 	Length: 25 sites, height: 1 rows, site name: tsm3site, cell type: SDFFRHQX1
[03/31 14:04:25    143s] wireLenOptFixPriorityInst 0 inst fixed
[03/31 14:04:25    143s] Placement tweakage begins.
[03/31 14:04:25    143s] wire length = 4.374e+05
[03/31 14:04:27    144s] wire length = 4.278e+05
[03/31 14:04:27    144s] Placement tweakage ends.
[03/31 14:04:27    144s] Move report: tweak moves 1699 insts, mean move: 9.06 um, max move: 50.10 um
[03/31 14:04:27    144s] 	Max move on inst (register_file/regFile_reg[17][10]): (165.00, 322.00) --> (130.02, 337.12)
[03/31 14:04:27    144s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:02.0, mem=1228.6MB) @(0:02:24 - 0:02:25).
[03/31 14:04:27    145s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:04:27    145s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1228.6MB) @(0:02:25 - 0:02:25).
[03/31 14:04:27    145s] Move report: Detail placement moves 5914 insts, mean move: 3.83 um, max move: 49.51 um
[03/31 14:04:27    145s] 	Max move on inst (register_file/regFile_reg[17][10]): (164.99, 322.58) --> (130.02, 337.12)
[03/31 14:04:27    145s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1228.6MB
[03/31 14:04:27    145s] Statistics of distance of Instance movement in refine placement:
[03/31 14:04:27    145s]   maximum (X+Y) =        49.51 um
[03/31 14:04:27    145s]   inst (register_file/regFile_reg[17][10]) with max move: (164.985, 322.579) -> (130.02, 337.12)
[03/31 14:04:27    145s]   mean    (X+Y) =         3.83 um
[03/31 14:04:27    145s] Total instances flipped for WireLenOpt: 395
[03/31 14:04:27    145s] Summary Report:
[03/31 14:04:27    145s] Instances move: 5914 (out of 5914 movable)
[03/31 14:04:27    145s] Instances flipped: 0
[03/31 14:04:27    145s] Mean displacement: 3.83 um
[03/31 14:04:27    145s] Max displacement: 49.51 um (Instance: register_file/regFile_reg[17][10]) (164.985, 322.579) -> (130.02, 337.12)
[03/31 14:04:27    145s] 	Length: 25 sites, height: 1 rows, site name: tsm3site, cell type: SDFFRHQX1
[03/31 14:04:27    145s] Total instances moved : 5914
[03/31 14:04:27    145s] Total net bbox length = 3.677e+05 (2.115e+05 1.562e+05) (ext = 7.128e+04)
[03/31 14:04:27    145s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1228.6MB
[03/31 14:04:27    145s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=1228.6MB) @(0:02:24 - 0:02:25).
[03/31 14:04:27    145s] *** Finished refinePlace (0:02:25 mem=1228.6M) ***
[03/31 14:04:27    145s] OPERPROF: Finished RefinePlace at level 1, CPU:1.410, REAL:1.408, MEM:1228.6M
[03/31 14:04:27    145s] *** End of Placement (cpu=0:00:37.5, real=0:00:39.0, mem=1228.6M) ***
[03/31 14:04:27    145s] #spOpts: mergeVia=F 
[03/31 14:04:27    145s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1228.6M
[03/31 14:04:27    145s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1228.6M
[03/31 14:04:27    145s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1228.6M
[03/31 14:04:27    145s] Core basic site is tsm3site
[03/31 14:04:27    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:04:27    145s] Mark StBox On SiteArr starts
[03/31 14:04:27    145s] Mark StBox On SiteArr ends
[03/31 14:04:27    145s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.012, MEM:1228.6M
[03/31 14:04:27    145s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:1228.6M
[03/31 14:04:27    145s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:1228.6M
[03/31 14:04:27    145s] default core: bins with density >  0.75 =   31 % ( 31 / 100 )
[03/31 14:04:27    145s] Density distribution unevenness ratio = 4.915%
[03/31 14:04:27    145s] *** Free Virtual Timing Model ...(mem=1224.6M)
[03/31 14:04:27    145s] <CMD> setDelayCalMode -engine aae
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[03/31 14:04:27    145s] <CMD> get_ccopt_clock_trees *
[03/31 14:04:27    145s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[03/31 14:04:27    145s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -improveWithPsp
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[03/31 14:04:27    145s] <CMD> getPlaceMode -congRepair -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -fp -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -congEffort -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[03/31 14:04:27    145s] <CMD> getPlaceMode -user -congRepairMaxIter
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[03/31 14:04:27    145s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -congEffort
[03/31 14:04:27    145s] <CMD> setPlaceMode -congRepairMaxIter 1
[03/31 14:04:27    145s] <CMD> getDesignMode -quiet -congEffort
[03/31 14:04:27    145s] <CMD> getPlaceMode -quickCTS -quiet
[03/31 14:04:27    145s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/31 14:04:27    145s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[03/31 14:04:27    145s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[03/31 14:04:27    145s] <CMD> um::enable_metric
[03/31 14:04:27    145s] <CMD> congRepair
[03/31 14:04:27    145s] Starting congestion repair ...
[03/31 14:04:27    145s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/31 14:04:27    145s] Starting Early Global Route congestion estimation: mem = 1210.4M
[03/31 14:04:27    145s] (I)       Reading DB...
[03/31 14:04:27    145s] (I)       before initializing RouteDB syMemory usage = 1210.4 MB
[03/31 14:04:27    145s] (I)       congestionReportName   : 
[03/31 14:04:27    145s] (I)       layerRangeFor2DCongestion : 
[03/31 14:04:27    145s] (I)       buildTerm2TermWires    : 1
[03/31 14:04:27    145s] (I)       doTrackAssignment      : 1
[03/31 14:04:27    145s] (I)       dumpBookshelfFiles     : 0
[03/31 14:04:27    145s] (I)       numThreads             : 1
[03/31 14:04:27    145s] (I)       bufferingAwareRouting  : false
[03/31 14:04:27    145s] [NR-eGR] honorMsvRouteConstraint: false
[03/31 14:04:27    145s] (I)       honorPin               : false
[03/31 14:04:27    145s] (I)       honorPinGuide          : true
[03/31 14:04:27    145s] (I)       honorPartition         : false
[03/31 14:04:27    145s] (I)       allowPartitionCrossover: false
[03/31 14:04:27    145s] (I)       honorSingleEntry       : true
[03/31 14:04:27    145s] (I)       honorSingleEntryStrong : true
[03/31 14:04:27    145s] (I)       handleViaSpacingRule   : false
[03/31 14:04:27    145s] (I)       handleEolSpacingRule   : false
[03/31 14:04:27    145s] (I)       PDConstraint           : none
[03/31 14:04:27    145s] (I)       expBetterNDRHandling   : false
[03/31 14:04:27    145s] [NR-eGR] honorClockSpecNDR      : 0
[03/31 14:04:27    145s] (I)       routingEffortLevel     : 3
[03/31 14:04:27    145s] (I)       effortLevel            : standard
[03/31 14:04:27    145s] [NR-eGR] minRouteLayer          : 2
[03/31 14:04:27    145s] [NR-eGR] maxRouteLayer          : 127
[03/31 14:04:27    145s] (I)       relaxedTopLayerCeiling : 127
[03/31 14:04:27    145s] (I)       relaxedBottomLayerFloor: 2
[03/31 14:04:27    145s] (I)       numRowsPerGCell        : 1
[03/31 14:04:27    145s] (I)       speedUpLargeDesign     : 0
[03/31 14:04:27    145s] (I)       multiThreadingTA       : 1
[03/31 14:04:27    145s] (I)       blkAwareLayerSwitching : 1
[03/31 14:04:27    145s] (I)       optimizationMode       : false
[03/31 14:04:27    145s] (I)       routeSecondPG          : false
[03/31 14:04:27    145s] (I)       scenicRatioForLayerRelax: 0.00
[03/31 14:04:27    145s] (I)       detourLimitForLayerRelax: 0.00
[03/31 14:04:27    145s] (I)       punchThroughDistance   : 500.00
[03/31 14:04:27    145s] (I)       scenicBound            : 1.15
[03/31 14:04:27    145s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:04:27    145s] (I)       source-to-sink ratio   : 0.00
[03/31 14:04:27    145s] (I)       targetCongestionRatioH : 1.00
[03/31 14:04:27    145s] (I)       targetCongestionRatioV : 1.00
[03/31 14:04:27    145s] (I)       layerCongestionRatio   : 0.70
[03/31 14:04:27    145s] (I)       m1CongestionRatio      : 0.10
[03/31 14:04:27    145s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:04:27    145s] (I)       localRouteEffort       : 1.00
[03/31 14:04:27    145s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:04:27    145s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:04:27    145s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:04:27    145s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:04:27    145s] (I)       doubleCutViaModelingRatio: 0.00
[03/31 14:04:27    145s] (I)       routeVias              : 
[03/31 14:04:27    145s] (I)       readTROption           : true
[03/31 14:04:27    145s] (I)       extraSpacingFactor     : 1.00
[03/31 14:04:27    145s] [NR-eGR] numTracksPerClockWire  : 0
[03/31 14:04:27    145s] (I)       routeSelectedNetsOnly  : false
[03/31 14:04:27    145s] (I)       clkNetUseMaxDemand     : false
[03/31 14:04:27    145s] (I)       extraDemandForClocks   : 0
[03/31 14:04:27    145s] (I)       steinerRemoveLayers    : false
[03/31 14:04:27    145s] (I)       demoteLayerScenicScale : 1.00
[03/31 14:04:27    145s] (I)       nonpreferLayerCostScale : 100.00
[03/31 14:04:27    145s] (I)       similarTopologyRoutingFast : false
[03/31 14:04:27    145s] (I)       spanningTreeRefinement : false
[03/31 14:04:27    145s] (I)       spanningTreeRefinementAlpha : 0.50
[03/31 14:04:27    145s] (I)       starting read tracks
[03/31 14:04:27    145s] (I)       build grid graph
[03/31 14:04:27    145s] (I)       build grid graph start
[03/31 14:04:27    145s] [NR-eGR] Layer1 has no routable track
[03/31 14:04:27    145s] [NR-eGR] Layer2 has single uniform track structure
[03/31 14:04:27    145s] [NR-eGR] Layer3 has single uniform track structure
[03/31 14:04:27    145s] [NR-eGR] Layer4 has single uniform track structure
[03/31 14:04:27    145s] [NR-eGR] Layer5 has single uniform track structure
[03/31 14:04:27    145s] [NR-eGR] Layer6 has single uniform track structure
[03/31 14:04:27    145s] (I)       build grid graph end
[03/31 14:04:27    145s] (I)       numViaLayers=6
[03/31 14:04:27    145s] (I)       Reading via V12_VH for layer: 0 
[03/31 14:04:27    145s] (I)       Reading via via2 for layer: 1 
[03/31 14:04:27    145s] (I)       Reading via via3 for layer: 2 
[03/31 14:04:27    145s] (I)       Reading via via4 for layer: 3 
[03/31 14:04:27    145s] (I)       Reading via V56_VV for layer: 4 
[03/31 14:04:27    145s] (I)       end build via table
[03/31 14:04:27    145s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=446 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:04:27    145s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:04:27    145s] (I)       readDataFromPlaceDB
[03/31 14:04:27    145s] (I)       Read net information..
[03/31 14:04:27    145s] [NR-eGR] Read numTotalNets=5984  numIgnoredNets=0
[03/31 14:04:27    145s] (I)       Read testcase time = 0.000 seconds
[03/31 14:04:27    145s] 
[03/31 14:04:27    145s] (I)       read default dcut vias
[03/31 14:04:27    145s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[03/31 14:04:27    145s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[03/31 14:04:27    145s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[03/31 14:04:27    145s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[03/31 14:04:27    145s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[03/31 14:04:27    145s] (I)       build grid graph start
[03/31 14:04:27    145s] (I)       build grid graph end
[03/31 14:04:27    145s] (I)       Model blockage into capacity
[03/31 14:04:27    145s] (I)       Read numBlocks=446  numPreroutedWires=0  numCapScreens=0
[03/31 14:04:27    145s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:04:27    145s] (I)       blocked area on Layer2 : 14581620800  (1.48%)
[03/31 14:04:27    145s] (I)       blocked area on Layer3 : 930406400  (0.09%)
[03/31 14:04:27    145s] (I)       blocked area on Layer4 : 851558400  (0.09%)
[03/31 14:04:27    145s] (I)       blocked area on Layer5 : 74930944000  (7.60%)
[03/31 14:04:27    145s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/31 14:04:27    145s] (I)       Modeling time = 0.000 seconds
[03/31 14:04:27    145s] 
[03/31 14:04:27    145s] (I)       Number of ignored nets = 0
[03/31 14:04:27    145s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/31 14:04:27    145s] (I)       Number of clock nets = 1.  Ignored: No
[03/31 14:04:27    145s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/31 14:04:27    145s] (I)       Number of special nets = 0.  Ignored: Yes
[03/31 14:04:27    145s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/31 14:04:27    145s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/31 14:04:27    145s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/31 14:04:27    145s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/31 14:04:27    145s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/31 14:04:27    145s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/31 14:04:27    145s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1210.4 MB
[03/31 14:04:27    145s] (I)       Ndr track 0 does not exist
[03/31 14:04:27    145s] (I)       Layer1  viaCost=200.00
[03/31 14:04:27    145s] (I)       Layer2  viaCost=100.00
[03/31 14:04:27    145s] (I)       Layer3  viaCost=100.00
[03/31 14:04:27    145s] (I)       Layer4  viaCost=100.00
[03/31 14:04:27    145s] (I)       Layer5  viaCost=300.00
[03/31 14:04:27    145s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:04:27    145s] (I)       routing area        :  (9240, 8960) - (1008480, 995680)
[03/31 14:04:27    145s] (I)       core area           :  (9240, 8960) - (999240, 986720)
[03/31 14:04:27    145s] (I)       Site Width          :  1320  (dbu)
[03/31 14:04:27    145s] (I)       Row Height          : 10080  (dbu)
[03/31 14:04:27    145s] (I)       GCell Width         : 10080  (dbu)
[03/31 14:04:27    145s] (I)       GCell Height        : 10080  (dbu)
[03/31 14:04:27    145s] (I)       grid                :   100    98     6
[03/31 14:04:27    145s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[03/31 14:04:27    145s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[03/31 14:04:27    145s] (I)       Default wire width  :   460   560   560   560   560   880
[03/31 14:04:27    145s] (I)       Default wire space  :   460   560   560   560   560   920
[03/31 14:04:27    145s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[03/31 14:04:27    145s] (I)       First Track Coord   :     0   660   560   660   560  1980
[03/31 14:04:27    145s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[03/31 14:04:27    145s] (I)       Total num of tracks :     0   764   889   764   889   509
[03/31 14:04:27    145s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:04:27    145s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/31 14:04:27    145s] (I)       --------------------------------------------------------
[03/31 14:04:27    145s] 
[03/31 14:04:27    145s] [NR-eGR] ============ Routing rule table ============
[03/31 14:04:27    145s] [NR-eGR] Rule id 0. Nets 5984 
[03/31 14:04:27    145s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/31 14:04:27    145s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[03/31 14:04:27    145s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:04:27    145s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:04:27    145s] [NR-eGR] ========================================
[03/31 14:04:27    145s] [NR-eGR] 
[03/31 14:04:27    145s] (I)       After initializing earlyGlobalRoute syMemory usage = 1210.4 MB
[03/31 14:04:27    145s] (I)       Loading and dumping file time : 0.05 seconds
[03/31 14:04:27    145s] (I)       ============= Initialization =============
[03/31 14:04:27    145s] (I)       totalPins=27280  totalGlobalPin=26137 (95.81%)
[03/31 14:04:27    145s] (I)       total 2D Cap : 368006 = (169290 H, 198716 V)
[03/31 14:04:27    145s] [NR-eGR] Layer group 1: route 5984 net(s) in layer range [2, 6]
[03/31 14:04:27    145s] (I)       ============  Phase 1a Route ============
[03/31 14:04:27    145s] (I)       Phase 1a runs 0.02 seconds
[03/31 14:04:27    145s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:04:27    145s] (I)       
[03/31 14:04:27    145s] (I)       ============  Phase 1b Route ============
[03/31 14:04:27    145s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:04:27    145s] (I)       
[03/31 14:04:27    145s] (I)       earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 4.084315e+05um
[03/31 14:04:27    145s] (I)       ============  Phase 1c Route ============
[03/31 14:04:27    145s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:04:27    145s] (I)       
[03/31 14:04:27    145s] (I)       ============  Phase 1d Route ============
[03/31 14:04:27    145s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:04:27    145s] (I)       
[03/31 14:04:27    145s] (I)       ============  Phase 1e Route ============
[03/31 14:04:27    145s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:04:27    145s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:04:27    145s] (I)       
[03/31 14:04:27    145s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 4.084315e+05um
[03/31 14:04:27    145s] [NR-eGR] 
[03/31 14:04:27    145s] (I)       ============  Phase 1l Route ============
[03/31 14:04:27    145s] (I)       Phase 1l runs 0.01 seconds
[03/31 14:04:27    145s] (I)       
[03/31 14:04:27    145s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/31 14:04:27    145s] [NR-eGR]                OverCon         OverCon         OverCon            
[03/31 14:04:27    145s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[03/31 14:04:27    145s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[03/31 14:04:27    145s] [NR-eGR] ------------------------------------------------------------------
[03/31 14:04:27    145s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[03/31 14:04:27    145s] [NR-eGR] Layer2      27( 0.28%)       0( 0.00%)       0( 0.00%)   ( 0.28%) 
[03/31 14:04:27    145s] [NR-eGR] Layer3       5( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[03/31 14:04:27    145s] [NR-eGR] Layer4       2( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[03/31 14:04:27    145s] [NR-eGR] Layer5      25( 0.26%)       2( 0.02%)       2( 0.02%)   ( 0.30%) 
[03/31 14:04:27    145s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[03/31 14:04:27    145s] [NR-eGR] ------------------------------------------------------------------
[03/31 14:04:27    145s] [NR-eGR] Total       59( 0.12%)       2( 0.00%)       2( 0.00%)   ( 0.13%) 
[03/31 14:04:27    145s] [NR-eGR] 
[03/31 14:04:27    145s] (I)       Total Global Routing Runtime: 0.06 seconds
[03/31 14:04:27    145s] (I)       total 2D Cap : 369076 = (170358 H, 198718 V)
[03/31 14:04:27    145s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[03/31 14:04:27    145s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[03/31 14:04:27    145s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1210.4M
[03/31 14:04:27    145s] [hotspot] +------------+---------------+---------------+
[03/31 14:04:27    145s] [hotspot] |            |   max hotspot | total hotspot |
[03/31 14:04:27    145s] [hotspot] +------------+---------------+---------------+
[03/31 14:04:27    145s] [hotspot] | normalized |          0.00 |          0.00 |
[03/31 14:04:27    145s] [hotspot] +------------+---------------+---------------+
[03/31 14:04:27    145s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:04:27    145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/31 14:04:27    145s] Skipped repairing congestion.
[03/31 14:04:27    145s] Starting Early Global Route wiring: mem = 1210.4M
[03/31 14:04:27    145s] (I)       ============= track Assignment ============
[03/31 14:04:27    145s] (I)       extract Global 3D Wires
[03/31 14:04:27    145s] (I)       Extract Global WL : time=0.00
[03/31 14:04:27    145s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:04:27    145s] (I)       Initialization real time=0.00 seconds
[03/31 14:04:27    145s] (I)       Run Multi-thread track assignment
[03/31 14:04:27    145s] (I)       merging nets...
[03/31 14:04:27    145s] (I)       merging nets done
[03/31 14:04:27    145s] (I)       Kernel real time=0.09 seconds
[03/31 14:04:27    145s] (I)       End Greedy Track Assignment
[03/31 14:04:27    145s] [NR-eGR] --------------------------------------------------------------------------
[03/31 14:04:27    145s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 27280
[03/31 14:04:27    145s] [NR-eGR] Layer2(Metal2)(V) length: 1.148305e+05um, number of vias: 39149
[03/31 14:04:27    145s] [NR-eGR] Layer3(Metal3)(H) length: 1.687018e+05um, number of vias: 6308
[03/31 14:04:27    145s] [NR-eGR] Layer4(Metal4)(V) length: 9.066567e+04um, number of vias: 2022
[03/31 14:04:27    145s] [NR-eGR] Layer5(Metal5)(H) length: 4.204616e+04um, number of vias: 343
[03/31 14:04:27    145s] [NR-eGR] Layer6(Metal6)(V) length: 1.099868e+04um, number of vias: 0
[03/31 14:04:27    145s] [NR-eGR] Total length: 4.272428e+05um, number of vias: 75102
[03/31 14:04:27    145s] [NR-eGR] --------------------------------------------------------------------------
[03/31 14:04:27    145s] [NR-eGR] Total clock nets wire length: 9.966740e+03um 
[03/31 14:04:27    145s] [NR-eGR] --------------------------------------------------------------------------
[03/31 14:04:27    145s] Early Global Route wiring runtime: 0.14 seconds, mem = 1210.4M
[03/31 14:04:27    145s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[03/31 14:04:27    145s] <CMD> um::enable_metric
[03/31 14:04:27    145s] <CMD> um::enable_metric
[03/31 14:04:27    145s] <CMD> um::enable_metric
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -congRepairMaxIter
[03/31 14:04:27    145s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:04:27    145s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[03/31 14:04:27    145s] *** Finishing placeDesign default flow ***
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[03/31 14:04:27    145s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:27    145s] <CMD> reset_path_group -name reg2reg_tmp.19094
[03/31 14:04:27    145s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:04:27    145s] <CMD> reset_path_group -name in2reg_tmp.19094
[03/31 14:04:27    145s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:04:27    145s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[03/31 14:04:27    145s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[03/31 14:04:27    145s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.53% flops. Placement and timing QoR can be severely impacted in this case!
[03/31 14:04:27    145s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/31 14:04:27    145s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[03/31 14:04:27    145s] **placeDesign ... cpu = 0: 0:41, real = 0: 0:42, mem = 1187.1M **
[03/31 14:04:27    145s] <CMD> getPlaceMode -trimView -quiet
[03/31 14:04:27    145s] <CMD> getOptMode -quiet -viewOptPolishing
[03/31 14:04:27    145s] <CMD> getOptMode -quiet -fastViewOpt
[03/31 14:04:27    145s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[03/31 14:04:27    145s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[03/31 14:04:27    145s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:27    145s] <CMD> setExtractRCMode -engine preRoute
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -ignoreScan
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -repairPlace
[03/31 14:04:27    145s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:04:27    145s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[03/31 14:04:27    145s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[03/31 14:04:27    145s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:04:27    145s] <CMD> setPlaceMode -reset -expHiddenFastMode
[03/31 14:04:27    145s] <CMD> getPlaceMode -tcg2Pass -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:04:27    145s] <CMD> getPlaceMode -fp -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -fastfp -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -doRPlace -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[03/31 14:04:27    145s] <CMD> getPlaceMode -quickCTS -quiet
[03/31 14:04:27    145s] <CMD> set spgFlowInInitialPlace 0
[03/31 14:04:27    145s] <CMD> getPlaceMode -user -maxRouteLayer
[03/31 14:04:27    145s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[03/31 14:04:27    145s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[03/31 14:04:27    145s] <CMD> getDesignMode -quiet -flowEffort
[03/31 14:04:27    145s] <CMD> report_message -end_cmd
[03/31 14:04:27    145s] 
[03/31 14:04:27    145s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:04:27    145s] Severity  ID               Count  Summary                                  
[03/31 14:04:27    145s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/31 14:04:27    145s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/31 14:04:27    145s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/31 14:04:27    145s] *** Message Summary: 2 warning(s), 2 error(s)
[03/31 14:04:27    145s] 
[03/31 14:04:27    145s] <CMD> um::create_snapshot -name final -auto min
[03/31 14:04:27    145s] <CMD> um::pop_snapshot_stack
[03/31 14:04:27    145s] <CMD> um::create_snapshot -name place_design
[03/31 14:04:27    145s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:54    146s] <CMD> setPlaceMode -fp false
[03/31 14:04:54    146s] <CMD> report_message -start_cmd
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -maxRouteLayer
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[03/31 14:04:54    146s] <CMD> getPlaceMode -timingDriven -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -adaptive -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[03/31 14:04:54    146s] <CMD> getPlaceMode -ignoreScan -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -ignoreScan
[03/31 14:04:54    146s] <CMD> getPlaceMode -repairPlace -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -repairPlace
[03/31 14:04:54    146s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[03/31 14:04:54    146s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[03/31 14:04:54    146s] <CMD> um::push_snapshot_stack
[03/31 14:04:54    146s] <CMD> getDesignMode -quiet -flowEffort
[03/31 14:04:54    146s] <CMD> getDesignMode -highSpeedCore -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -adaptive
[03/31 14:04:54    146s] <CMD> set spgFlowInInitialPlace 1
[03/31 14:04:54    146s] <CMD> getPlaceMode -sdpAlignment -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -softGuide -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -useSdpGroup -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -sdpAlignment -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:04:54    146s] <CMD> getPlaceMode -sdpPlace -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -sdpPlace -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[03/31 14:04:54    146s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[03/31 14:04:54    146s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[03/31 14:04:54    146s] [check_scan_connected]: number of scan connected with missing definition = 192, number of scan = 993, number of sequential = 1036, percentage of missing scan cell = 18.53% (192 / 1036)
[03/31 14:04:54    146s] <CMD> getPlaceMode -ignoreScan -quiet
[03/31 14:04:54    146s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.53% flops. Placement and timing QoR can be severely impacted in this case!
[03/31 14:04:54    146s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/31 14:04:54    146s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[03/31 14:04:54    146s] <CMD> getPlaceMode -place_check_library -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -trimView -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[03/31 14:04:54    146s] <CMD> getPlaceMode -congEffort -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[03/31 14:04:54    146s] <CMD> getPlaceMode -ignoreScan -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -ignoreScan
[03/31 14:04:54    146s] <CMD> getPlaceMode -repairPlace -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -repairPlace
[03/31 14:04:54    146s] <CMD> getPlaceMode -congEffort -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -fp -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -timingDriven -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -user -timingDriven
[03/31 14:04:54    146s] <CMD> getPlaceMode -fastFp -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -clusterMode -quiet
[03/31 14:04:54    146s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/31 14:04:54    146s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[03/31 14:04:54    146s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -forceTiming -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -fp -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -fastfp -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -timingDriven -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -fp -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -fastfp -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -powerDriven -quiet
[03/31 14:04:54    146s] <CMD> getExtractRCMode -quiet -engine
[03/31 14:04:54    146s] <CMD> getAnalysisMode -quiet -clkSrcPath
[03/31 14:04:54    146s] <CMD> getAnalysisMode -quiet -clockPropagation
[03/31 14:04:54    146s] <CMD> getAnalysisMode -quiet -cppr
[03/31 14:04:54    146s] <CMD> setExtractRCMode -engine preRoute
[03/31 14:04:54    146s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[03/31 14:04:54    146s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:54    146s] <CMD_INTERNAL> isAnalysisModeSetup
[03/31 14:04:54    146s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:54    146s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[03/31 14:04:54    146s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[03/31 14:04:54    146s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -expNewFastMode
[03/31 14:04:54    146s] <CMD> setPlaceMode -expHiddenFastMode 1
[03/31 14:04:54    146s] <CMD> setPlaceMode -reset -ignoreScan
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[03/31 14:04:54    146s] *** Starting placeDesign default flow ***
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[03/31 14:04:54    146s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[03/31 14:04:54    146s] <CMD> deleteBufferTree -decloneInv
[03/31 14:04:54    146s] *** Start deleteBufferTree ***
[03/31 14:04:54    146s] Info: Detect buffers to remove automatically.
[03/31 14:04:54    146s] Analyzing netlist ...
[03/31 14:04:54    146s] Updating netlist
[03/31 14:04:54    146s] 
[03/31 14:04:54    146s] *summary: 0 instances (buffers/inverters) removed
[03/31 14:04:54    146s] *** Finish deleteBufferTree (0:00:00.3) ***
[03/31 14:04:54    146s] Deleting Cell Server ...
[03/31 14:04:54    146s] <CMD> getAnalysisMode -quiet -honorClockDomains
[03/31 14:04:54    146s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[03/31 14:04:54    146s] <CMD> getAnalysisMode -quiet -honorClockDomains
[03/31 14:04:54    146s] **INFO: Enable pre-place timing setting for timing analysis
[03/31 14:04:54    146s] Set Using Default Delay Limit as 101.
[03/31 14:04:54    146s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/31 14:04:54    146s] <CMD> set delaycal_use_default_delay_limit 101
[03/31 14:04:54    146s] Set Default Net Delay as 0 ps.
[03/31 14:04:54    146s] <CMD> set delaycal_default_net_delay 0
[03/31 14:04:54    146s] Set Default Net Load as 0 pF. 
[03/31 14:04:54    146s] <CMD> set delaycal_default_net_load 0
[03/31 14:04:54    146s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[03/31 14:04:54    146s] <CMD> getAnalysisMode -clkSrcPath -quiet
[03/31 14:04:54    146s] <CMD> getAnalysisMode -clockPropagation -quiet
[03/31 14:04:54    146s] <CMD> getAnalysisMode -checkType -quiet
[03/31 14:04:54    146s] <CMD> buildTimingGraph
[03/31 14:04:54    146s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[03/31 14:04:54    146s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[03/31 14:04:54    146s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[03/31 14:04:54    146s] **INFO: Analyzing IO path groups for slack adjustment
[03/31 14:04:54    146s] <CMD> get_global timing_enable_path_group_priority
[03/31 14:04:54    146s] <CMD> get_global timing_constraint_enable_group_path_resetting
[03/31 14:04:54    146s] <CMD> set_global timing_enable_path_group_priority false
[03/31 14:04:54    146s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[03/31 14:04:54    146s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[03/31 14:04:54    146s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:04:54    146s] <CMD> group_path -name in2reg_tmp.19094 -from {0x25 0x28} -to 0x29 -ignore_source_of_trigger_arc
[03/31 14:04:54    146s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[03/31 14:04:54    146s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:04:54    146s] <CMD> group_path -name in2out_tmp.19094 -from {0x2c 0x2f} -to 0x30 -ignore_source_of_trigger_arc
[03/31 14:04:54    146s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:04:54    146s] <CMD> group_path -name reg2reg_tmp.19094 -from 0x32 -to 0x33
[03/31 14:04:54    146s] <CMD> set_global _is_ipo_interactive_path_groups 1
[03/31 14:04:54    146s] <CMD> group_path -name reg2out_tmp.19094 -from 0x36 -to 0x37
[03/31 14:04:54    146s] <CMD> setPathGroupOptions reg2reg_tmp.19094 -effortLevel high
[03/31 14:04:54    146s] Effort level <high> specified for reg2reg_tmp.19094 path_group
[03/31 14:04:54    146s] #################################################################################
[03/31 14:04:54    146s] # Design Stage: PreRoute
[03/31 14:04:54    146s] # Design Name: core
[03/31 14:04:54    146s] # Design Mode: 90nm
[03/31 14:04:54    146s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:04:54    146s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:04:54    146s] # Signoff Settings: SI Off 
[03/31 14:04:54    146s] #################################################################################
[03/31 14:04:55    146s] AAE_INFO: 1 threads acquired from CTE.
[03/31 14:04:55    146s] Calculate delays in BcWc mode...
[03/31 14:04:55    146s] Topological Sorting (REAL = 0:00:00.0, MEM = 1200.9M, InitMEM = 1200.9M)
[03/31 14:04:55    146s] Start delay calculation (fullDC) (1 T). (MEM=1200.87)
[03/31 14:04:55    146s] Updating RC grid for preRoute extraction ...
[03/31 14:04:55    146s] Initializing multi-corner resistance tables ...
[03/31 14:04:55    146s] End AAE Lib Interpolated Model. (MEM=1217.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:04:55    147s] Total number of fetched objects 6049
[03/31 14:04:56    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[03/31 14:04:56    147s] End delay calculation. (MEM=1267.84 CPU=0:00:00.8 REAL=0:00:01.0)
[03/31 14:04:56    147s] End delay calculation (fullDC). (MEM=1267.84 CPU=0:00:01.0 REAL=0:00:01.0)
[03/31 14:04:56    147s] *** CDM Built up (cpu=0:00:01.0  real=0:00:02.0  mem= 1267.8M) ***
[03/31 14:04:56    148s] <CMD> reset_path_group -name reg2out_tmp.19094
[03/31 14:04:56    148s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:04:56    148s] <CMD> reset_path_group -name in2out_tmp.19094
[03/31 14:04:56    148s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:04:56    148s] **INFO: Disable pre-place timing setting for timing analysis
[03/31 14:04:56    148s] <CMD> setDelayCalMode -ignoreNetLoad false
[03/31 14:04:56    148s] Set Using Default Delay Limit as 1000.
[03/31 14:04:56    148s] <CMD> set delaycal_use_default_delay_limit 1000
[03/31 14:04:56    148s] Set Default Net Delay as 1000 ps.
[03/31 14:04:56    148s] <CMD> set delaycal_default_net_delay 1000ps
[03/31 14:04:56    148s] Set Default Net Load as 0.5 pF. 
[03/31 14:04:56    148s] <CMD> set delaycal_default_net_load 0.5pf
[03/31 14:04:56    148s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[03/31 14:04:56    148s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:04:56    148s] <CMD> getAnalysisMode -quiet -honorClockDomains
[03/31 14:04:56    148s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/31 14:04:56    148s] Deleted 0 physical inst  (cell - / prefix -).
[03/31 14:04:56    148s] *** Starting "NanoPlace(TM) placement v#13 (mem=1253.6M)" ...
[03/31 14:04:56    148s] <CMD> setDelayCalMode -engine feDc
[03/31 14:04:59    151s] *** Build Buffered Sizing Timing Model
[03/31 14:04:59    151s] (cpu=0:00:02.6 mem=1253.6M) ***
[03/31 14:04:59    151s] *** Build Virtual Sizing Timing Model
[03/31 14:04:59    151s] (cpu=0:00:02.7 mem=1253.6M) ***
[03/31 14:04:59    151s] No user setting net weight.
[03/31 14:04:59    151s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/31 14:04:59    151s] Scan chains were not defined.
[03/31 14:04:59    151s] #std cell=5914 (0 fixed + 5914 movable) #block=0 (0 floating + 0 preplaced)
[03/31 14:04:59    151s] #ioInst=0 #net=6047 #term=27509 #term/net=4.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=166
[03/31 14:04:59    151s] stdCell: 5914 single + 0 double + 0 multi
[03/31 14:04:59    151s] Total standard cell length = 33.5287 (mm), area = 0.1690 (mm^2)
[03/31 14:04:59    151s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1253.6M
[03/31 14:04:59    151s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1253.6M
[03/31 14:04:59    151s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1253.6M
[03/31 14:04:59    151s] Core basic site is tsm3site
[03/31 14:04:59    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:04:59    151s] Mark StBox On SiteArr starts
[03/31 14:04:59    151s] Mark StBox On SiteArr ends
[03/31 14:04:59    151s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.012, MEM:1253.6M
[03/31 14:04:59    151s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1253.6M
[03/31 14:04:59    151s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.003, MEM:1253.6M
[03/31 14:04:59    151s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.017, MEM:1253.6M
[03/31 14:04:59    151s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.017, MEM:1253.6M
[03/31 14:04:59    151s] Apply auto density screen in pre-place stage.
[03/31 14:04:59    151s] Auto density screen increases utilization from 0.698 to 0.713
[03/31 14:04:59    151s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1253.6M
[03/31 14:04:59    151s] Average module density = 0.713.
[03/31 14:04:59    151s] Density for the design = 0.713.
[03/31 14:04:59    151s]        = stdcell_area 50801 sites (168984 um^2) / alloc_area 71262 sites (237046 um^2).
[03/31 14:04:59    151s] Pin Density = 0.3781.
[03/31 14:04:59    151s]             = total # of pins 27509 / total area 72750.
[03/31 14:04:59    151s] Initial padding reaches pin density 0.700 for top
[03/31 14:04:59    151s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.950
[03/31 14:04:59    151s] Initial padding increases density from 0.713 to 0.831 for top
[03/31 14:04:59    151s] === lastAutoLevel = 8 
[03/31 14:04:59    151s] [adp] 0:1:0:1
[03/31 14:05:00    152s] Clock gating cells determined by native netlist tracing.
[03/31 14:05:00    152s] Iteration  1: Total net bbox = 1.019e-08 (4.17e-09 6.02e-09)
[03/31 14:05:00    152s]               Est.  stn bbox = 1.090e-08 (4.47e-09 6.43e-09)
[03/31 14:05:00    152s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1213.4M
[03/31 14:05:00    152s] Iteration  2: Total net bbox = 1.019e-08 (4.17e-09 6.02e-09)
[03/31 14:05:00    152s]               Est.  stn bbox = 1.090e-08 (4.47e-09 6.43e-09)
[03/31 14:05:00    152s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1213.4M
[03/31 14:05:01    152s] Iteration  3: Total net bbox = 2.261e+02 (9.66e+01 1.30e+02)
[03/31 14:05:01    152s]               Est.  stn bbox = 2.996e+02 (1.30e+02 1.69e+02)
[03/31 14:05:01    152s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1231.4M
[03/31 14:05:01    152s] Total number of setup views is 1.
[03/31 14:05:01    152s] Total number of active setup views is 1.
[03/31 14:05:01    152s] Active setup views:
[03/31 14:05:01    152s]     worst
[03/31 14:05:03    155s] Iteration  4: Total net bbox = 1.873e+05 (1.08e+05 7.94e+04)
[03/31 14:05:03    155s]               Est.  stn bbox = 2.645e+05 (1.49e+05 1.15e+05)
[03/31 14:05:03    155s]               cpu = 0:00:02.7 real = 0:00:02.0 mem = 1231.4M
[03/31 14:05:06    158s] Iteration  5: Total net bbox = 2.239e+05 (1.18e+05 1.06e+05)
[03/31 14:05:06    158s]               Est.  stn bbox = 3.236e+05 (1.71e+05 1.52e+05)
[03/31 14:05:06    158s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 1231.4M
[03/31 14:05:13    165s] Iteration  6: Total net bbox = 2.765e+05 (1.55e+05 1.22e+05)
[03/31 14:05:13    165s]               Est.  stn bbox = 3.848e+05 (2.14e+05 1.70e+05)
[03/31 14:05:13    165s]               cpu = 0:00:07.6 real = 0:00:07.0 mem = 1233.4M
[03/31 14:05:14    165s] Starting Early Global Route rough congestion estimation: mem = 1233.4M
[03/31 14:05:14    165s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[03/31 14:05:14    165s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[03/31 14:05:14    165s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[03/31 14:05:14    165s] (I)       Reading DB...
[03/31 14:05:14    165s] (I)       before initializing RouteDB syMemory usage = 1236.2 MB
[03/31 14:05:14    165s] (I)       congestionReportName   : 
[03/31 14:05:14    165s] (I)       layerRangeFor2DCongestion : 
[03/31 14:05:14    165s] (I)       buildTerm2TermWires    : 1
[03/31 14:05:14    165s] (I)       doTrackAssignment      : 1
[03/31 14:05:14    165s] (I)       dumpBookshelfFiles     : 0
[03/31 14:05:14    165s] (I)       numThreads             : 1
[03/31 14:05:14    165s] (I)       bufferingAwareRouting  : false
[03/31 14:05:14    165s] [NR-eGR] honorMsvRouteConstraint: false
[03/31 14:05:14    165s] (I)       honorPin               : false
[03/31 14:05:14    165s] (I)       honorPinGuide          : true
[03/31 14:05:14    165s] (I)       honorPartition         : false
[03/31 14:05:14    165s] (I)       allowPartitionCrossover: false
[03/31 14:05:14    165s] (I)       honorSingleEntry       : true
[03/31 14:05:14    165s] (I)       honorSingleEntryStrong : true
[03/31 14:05:14    165s] (I)       handleViaSpacingRule   : false
[03/31 14:05:14    165s] (I)       handleEolSpacingRule   : false
[03/31 14:05:14    165s] (I)       PDConstraint           : none
[03/31 14:05:14    165s] (I)       expBetterNDRHandling   : false
[03/31 14:05:14    165s] [NR-eGR] honorClockSpecNDR      : 0
[03/31 14:05:14    165s] (I)       routingEffortLevel     : 3
[03/31 14:05:14    165s] (I)       effortLevel            : standard
[03/31 14:05:14    165s] [NR-eGR] minRouteLayer          : 2
[03/31 14:05:14    165s] [NR-eGR] maxRouteLayer          : 127
[03/31 14:05:14    165s] (I)       relaxedTopLayerCeiling : 127
[03/31 14:05:14    165s] (I)       relaxedBottomLayerFloor: 2
[03/31 14:05:14    165s] (I)       numRowsPerGCell        : 7
[03/31 14:05:14    165s] (I)       speedUpLargeDesign     : 0
[03/31 14:05:14    165s] (I)       multiThreadingTA       : 1
[03/31 14:05:14    165s] (I)       blkAwareLayerSwitching : 1
[03/31 14:05:14    165s] (I)       optimizationMode       : false
[03/31 14:05:14    165s] (I)       routeSecondPG          : false
[03/31 14:05:14    165s] (I)       scenicRatioForLayerRelax: 0.00
[03/31 14:05:14    165s] (I)       detourLimitForLayerRelax: 0.00
[03/31 14:05:14    165s] (I)       punchThroughDistance   : 500.00
[03/31 14:05:14    165s] (I)       scenicBound            : 1.15
[03/31 14:05:14    165s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:05:14    165s] (I)       source-to-sink ratio   : 0.00
[03/31 14:05:14    165s] (I)       targetCongestionRatioH : 1.00
[03/31 14:05:14    165s] (I)       targetCongestionRatioV : 1.00
[03/31 14:05:14    165s] (I)       layerCongestionRatio   : 0.70
[03/31 14:05:14    165s] (I)       m1CongestionRatio      : 0.10
[03/31 14:05:14    165s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:05:14    165s] (I)       localRouteEffort       : 1.00
[03/31 14:05:14    165s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:05:14    165s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:05:14    165s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:05:14    165s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:05:14    165s] (I)       doubleCutViaModelingRatio: 0.00
[03/31 14:05:14    165s] (I)       routeVias              : 
[03/31 14:05:14    165s] (I)       readTROption           : true
[03/31 14:05:14    165s] (I)       extraSpacingFactor     : 1.00
[03/31 14:05:14    165s] [NR-eGR] numTracksPerClockWire  : 0
[03/31 14:05:14    165s] (I)       routeSelectedNetsOnly  : false
[03/31 14:05:14    165s] (I)       clkNetUseMaxDemand     : false
[03/31 14:05:14    165s] (I)       extraDemandForClocks   : 0
[03/31 14:05:14    165s] (I)       steinerRemoveLayers    : false
[03/31 14:05:14    165s] (I)       demoteLayerScenicScale : 1.00
[03/31 14:05:14    165s] (I)       nonpreferLayerCostScale : 100.00
[03/31 14:05:14    165s] (I)       similarTopologyRoutingFast : false
[03/31 14:05:14    165s] (I)       spanningTreeRefinement : false
[03/31 14:05:14    165s] (I)       spanningTreeRefinementAlpha : 0.50
[03/31 14:05:14    165s] (I)       starting read tracks
[03/31 14:05:14    165s] (I)       build grid graph
[03/31 14:05:14    165s] (I)       build grid graph start
[03/31 14:05:14    165s] [NR-eGR] Layer1 has no routable track
[03/31 14:05:14    165s] [NR-eGR] Layer2 has single uniform track structure
[03/31 14:05:14    165s] [NR-eGR] Layer3 has single uniform track structure
[03/31 14:05:14    165s] [NR-eGR] Layer4 has single uniform track structure
[03/31 14:05:14    165s] [NR-eGR] Layer5 has single uniform track structure
[03/31 14:05:14    165s] [NR-eGR] Layer6 has single uniform track structure
[03/31 14:05:14    165s] (I)       build grid graph end
[03/31 14:05:14    165s] (I)       numViaLayers=6
[03/31 14:05:14    165s] (I)       Reading via V12_VH for layer: 0 
[03/31 14:05:14    165s] (I)       Reading via via2 for layer: 1 
[03/31 14:05:14    165s] (I)       Reading via via3 for layer: 2 
[03/31 14:05:14    165s] (I)       Reading via via4 for layer: 3 
[03/31 14:05:14    165s] (I)       Reading via V56_VV for layer: 4 
[03/31 14:05:14    165s] (I)       end build via table
[03/31 14:05:14    165s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=446 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:05:14    165s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:05:14    165s] (I)       readDataFromPlaceDB
[03/31 14:05:14    165s] (I)       Read net information..
[03/31 14:05:14    165s] [NR-eGR] Read numTotalNets=5984  numIgnoredNets=0
[03/31 14:05:14    165s] (I)       Read testcase time = 0.000 seconds
[03/31 14:05:14    165s] 
[03/31 14:05:14    165s] (I)       read default dcut vias
[03/31 14:05:14    165s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[03/31 14:05:14    165s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[03/31 14:05:14    165s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[03/31 14:05:14    165s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[03/31 14:05:14    165s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[03/31 14:05:14    165s] (I)       build grid graph start
[03/31 14:05:14    165s] (I)       build grid graph end
[03/31 14:05:14    165s] (I)       Model blockage into capacity
[03/31 14:05:14    165s] (I)       Read numBlocks=446  numPreroutedWires=0  numCapScreens=0
[03/31 14:05:14    165s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:05:14    165s] (I)       blocked area on Layer2 : 14581620800  (1.48%)
[03/31 14:05:14    165s] (I)       blocked area on Layer3 : 930406400  (0.09%)
[03/31 14:05:14    165s] (I)       blocked area on Layer4 : 851558400  (0.09%)
[03/31 14:05:14    165s] (I)       blocked area on Layer5 : 74930944000  (7.60%)
[03/31 14:05:14    165s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/31 14:05:14    165s] (I)       Modeling time = 0.000 seconds
[03/31 14:05:14    165s] 
[03/31 14:05:14    165s] (I)       Number of ignored nets = 0
[03/31 14:05:14    165s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/31 14:05:14    165s] (I)       Number of clock nets = 1.  Ignored: No
[03/31 14:05:14    165s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/31 14:05:14    165s] (I)       Number of special nets = 0.  Ignored: Yes
[03/31 14:05:14    165s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/31 14:05:14    165s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/31 14:05:14    165s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/31 14:05:14    165s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/31 14:05:14    165s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/31 14:05:14    165s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/31 14:05:14    165s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1236.2 MB
[03/31 14:05:14    165s] (I)       Ndr track 0 does not exist
[03/31 14:05:14    165s] (I)       Layer1  viaCost=200.00
[03/31 14:05:14    165s] (I)       Layer2  viaCost=100.00
[03/31 14:05:14    165s] (I)       Layer3  viaCost=100.00
[03/31 14:05:14    165s] (I)       Layer4  viaCost=100.00
[03/31 14:05:14    165s] (I)       Layer5  viaCost=300.00
[03/31 14:05:14    165s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:05:14    165s] (I)       routing area        :  (9240, 8960) - (1008480, 995680)
[03/31 14:05:14    165s] (I)       core area           :  (9240, 8960) - (999240, 986720)
[03/31 14:05:14    165s] (I)       Site Width          :  1320  (dbu)
[03/31 14:05:14    165s] (I)       Row Height          : 10080  (dbu)
[03/31 14:05:14    165s] (I)       GCell Width         : 70560  (dbu)
[03/31 14:05:14    165s] (I)       GCell Height        : 70560  (dbu)
[03/31 14:05:14    165s] (I)       grid                :    15    14     6
[03/31 14:05:14    165s] (I)       vertical capacity   :     0 70560     0 70560     0 70560
[03/31 14:05:14    165s] (I)       horizontal capacity :     0     0 70560     0 70560     0
[03/31 14:05:14    165s] (I)       Default wire width  :   460   560   560   560   560   880
[03/31 14:05:14    165s] (I)       Default wire space  :   460   560   560   560   560   920
[03/31 14:05:14    165s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[03/31 14:05:14    165s] (I)       First Track Coord   :     0   660   560   660   560  1980
[03/31 14:05:14    165s] (I)       Num tracks per GCell: 76.70 53.45 63.00 53.45 63.00 35.64
[03/31 14:05:14    165s] (I)       Total num of tracks :     0   764   889   764   889   509
[03/31 14:05:14    165s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:05:14    165s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/31 14:05:14    165s] (I)       --------------------------------------------------------
[03/31 14:05:14    165s] 
[03/31 14:05:14    165s] [NR-eGR] ============ Routing rule table ============
[03/31 14:05:14    165s] [NR-eGR] Rule id 0. Nets 5984 
[03/31 14:05:14    165s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/31 14:05:14    165s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[03/31 14:05:14    165s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:05:14    165s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:05:14    165s] [NR-eGR] ========================================
[03/31 14:05:14    165s] [NR-eGR] 
[03/31 14:05:14    165s] (I)       After initializing earlyGlobalRoute syMemory usage = 1236.2 MB
[03/31 14:05:14    165s] (I)       Loading and dumping file time : 0.03 seconds
[03/31 14:05:14    165s] (I)       ============= Initialization =============
[03/31 14:05:14    165s] (I)       numLocalWires=27271  numGlobalNetBranches=9628  numLocalNetBranches=4041
[03/31 14:05:14    165s] (I)       totalPins=27280  totalGlobalPin=10956 (40.16%)
[03/31 14:05:14    165s] (I)       total 2D Cap : 53867 = (25493 H, 28374 V)
[03/31 14:05:14    165s] (I)       ============  Phase 1a Route ============
[03/31 14:05:14    165s] (I)       Phase 1a runs 0.01 seconds
[03/31 14:05:14    165s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:05:14    165s] (I)       Usage: 10480 = (5301 H, 5179 V) = (20.79% H, 18.25% V) = (1.870e+05um H, 1.827e+05um V)
[03/31 14:05:14    165s] (I)       
[03/31 14:05:14    165s] (I)       ============  Phase 1b Route ============
[03/31 14:05:14    165s] (I)       Usage: 10480 = (5301 H, 5179 V) = (20.79% H, 18.25% V) = (1.870e+05um H, 1.827e+05um V)
[03/31 14:05:14    165s] (I)       
[03/31 14:05:14    165s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/31 14:05:14    165s] 
[03/31 14:05:14    165s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:05:14    165s] Finished Early Global Route rough congestion estimation: mem = 1236.2M
[03/31 14:05:14    165s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/31 14:05:14    165s] Congestion driven padding in post-place stage.
[03/31 14:05:14    165s] Congestion driven padding increases utilization from 0.831 to 0.832
[03/31 14:05:14    165s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.2M
[03/31 14:05:14    165s] Global placement CDP skipped at cutLevel 7.
[03/31 14:05:14    165s] Iteration  7: Total net bbox = 3.586e+05 (2.14e+05 1.45e+05)
[03/31 14:05:14    165s]               Est.  stn bbox = 4.737e+05 (2.78e+05 1.96e+05)
[03/31 14:05:14    165s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1236.2M
[03/31 14:05:15    166s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:05:16    167s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:05:16    167s] Iteration  8: Total net bbox = 3.586e+05 (2.14e+05 1.45e+05)
[03/31 14:05:16    167s]               Est.  stn bbox = 4.737e+05 (2.78e+05 1.96e+05)
[03/31 14:05:16    167s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1238.2M
[03/31 14:05:21    173s] Starting Early Global Route rough congestion estimation: mem = 1238.2M
[03/31 14:05:21    173s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[03/31 14:05:21    173s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[03/31 14:05:21    173s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[03/31 14:05:21    173s] (I)       Reading DB...
[03/31 14:05:21    173s] (I)       before initializing RouteDB syMemory usage = 1238.2 MB
[03/31 14:05:21    173s] (I)       congestionReportName   : 
[03/31 14:05:21    173s] (I)       layerRangeFor2DCongestion : 
[03/31 14:05:21    173s] (I)       buildTerm2TermWires    : 1
[03/31 14:05:21    173s] (I)       doTrackAssignment      : 1
[03/31 14:05:21    173s] (I)       dumpBookshelfFiles     : 0
[03/31 14:05:21    173s] (I)       numThreads             : 1
[03/31 14:05:21    173s] (I)       bufferingAwareRouting  : false
[03/31 14:05:21    173s] [NR-eGR] honorMsvRouteConstraint: false
[03/31 14:05:21    173s] (I)       honorPin               : false
[03/31 14:05:21    173s] (I)       honorPinGuide          : true
[03/31 14:05:21    173s] (I)       honorPartition         : false
[03/31 14:05:21    173s] (I)       allowPartitionCrossover: false
[03/31 14:05:21    173s] (I)       honorSingleEntry       : true
[03/31 14:05:21    173s] (I)       honorSingleEntryStrong : true
[03/31 14:05:21    173s] (I)       handleViaSpacingRule   : false
[03/31 14:05:21    173s] (I)       handleEolSpacingRule   : false
[03/31 14:05:21    173s] (I)       PDConstraint           : none
[03/31 14:05:21    173s] (I)       expBetterNDRHandling   : false
[03/31 14:05:21    173s] [NR-eGR] honorClockSpecNDR      : 0
[03/31 14:05:21    173s] (I)       routingEffortLevel     : 3
[03/31 14:05:21    173s] (I)       effortLevel            : standard
[03/31 14:05:21    173s] [NR-eGR] minRouteLayer          : 2
[03/31 14:05:21    173s] [NR-eGR] maxRouteLayer          : 127
[03/31 14:05:21    173s] (I)       relaxedTopLayerCeiling : 127
[03/31 14:05:21    173s] (I)       relaxedBottomLayerFloor: 2
[03/31 14:05:21    173s] (I)       numRowsPerGCell        : 4
[03/31 14:05:21    173s] (I)       speedUpLargeDesign     : 0
[03/31 14:05:21    173s] (I)       multiThreadingTA       : 1
[03/31 14:05:21    173s] (I)       blkAwareLayerSwitching : 1
[03/31 14:05:21    173s] (I)       optimizationMode       : false
[03/31 14:05:21    173s] (I)       routeSecondPG          : false
[03/31 14:05:21    173s] (I)       scenicRatioForLayerRelax: 0.00
[03/31 14:05:21    173s] (I)       detourLimitForLayerRelax: 0.00
[03/31 14:05:21    173s] (I)       punchThroughDistance   : 500.00
[03/31 14:05:21    173s] (I)       scenicBound            : 1.15
[03/31 14:05:21    173s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:05:21    173s] (I)       source-to-sink ratio   : 0.00
[03/31 14:05:21    173s] (I)       targetCongestionRatioH : 1.00
[03/31 14:05:21    173s] (I)       targetCongestionRatioV : 1.00
[03/31 14:05:21    173s] (I)       layerCongestionRatio   : 0.70
[03/31 14:05:21    173s] (I)       m1CongestionRatio      : 0.10
[03/31 14:05:21    173s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:05:21    173s] (I)       localRouteEffort       : 1.00
[03/31 14:05:21    173s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:05:21    173s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:05:21    173s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:05:21    173s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:05:21    173s] (I)       doubleCutViaModelingRatio: 0.00
[03/31 14:05:21    173s] (I)       routeVias              : 
[03/31 14:05:21    173s] (I)       readTROption           : true
[03/31 14:05:21    173s] (I)       extraSpacingFactor     : 1.00
[03/31 14:05:21    173s] [NR-eGR] numTracksPerClockWire  : 0
[03/31 14:05:21    173s] (I)       routeSelectedNetsOnly  : false
[03/31 14:05:21    173s] (I)       clkNetUseMaxDemand     : false
[03/31 14:05:21    173s] (I)       extraDemandForClocks   : 0
[03/31 14:05:21    173s] (I)       steinerRemoveLayers    : false
[03/31 14:05:21    173s] (I)       demoteLayerScenicScale : 1.00
[03/31 14:05:21    173s] (I)       nonpreferLayerCostScale : 100.00
[03/31 14:05:21    173s] (I)       similarTopologyRoutingFast : false
[03/31 14:05:21    173s] (I)       spanningTreeRefinement : false
[03/31 14:05:21    173s] (I)       spanningTreeRefinementAlpha : 0.50
[03/31 14:05:21    173s] (I)       starting read tracks
[03/31 14:05:21    173s] (I)       build grid graph
[03/31 14:05:21    173s] (I)       build grid graph start
[03/31 14:05:21    173s] [NR-eGR] Layer1 has no routable track
[03/31 14:05:21    173s] [NR-eGR] Layer2 has single uniform track structure
[03/31 14:05:21    173s] [NR-eGR] Layer3 has single uniform track structure
[03/31 14:05:21    173s] [NR-eGR] Layer4 has single uniform track structure
[03/31 14:05:21    173s] [NR-eGR] Layer5 has single uniform track structure
[03/31 14:05:21    173s] [NR-eGR] Layer6 has single uniform track structure
[03/31 14:05:21    173s] (I)       build grid graph end
[03/31 14:05:21    173s] (I)       numViaLayers=6
[03/31 14:05:21    173s] (I)       Reading via V12_VH for layer: 0 
[03/31 14:05:21    173s] (I)       Reading via via2 for layer: 1 
[03/31 14:05:21    173s] (I)       Reading via via3 for layer: 2 
[03/31 14:05:21    173s] (I)       Reading via via4 for layer: 3 
[03/31 14:05:21    173s] (I)       Reading via V56_VV for layer: 4 
[03/31 14:05:21    173s] (I)       end build via table
[03/31 14:05:21    173s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=446 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:05:21    173s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:05:21    173s] (I)       readDataFromPlaceDB
[03/31 14:05:21    173s] (I)       Read net information..
[03/31 14:05:21    173s] [NR-eGR] Read numTotalNets=5984  numIgnoredNets=0
[03/31 14:05:21    173s] (I)       Read testcase time = 0.000 seconds
[03/31 14:05:21    173s] 
[03/31 14:05:21    173s] (I)       read default dcut vias
[03/31 14:05:21    173s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[03/31 14:05:21    173s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[03/31 14:05:21    173s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[03/31 14:05:21    173s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[03/31 14:05:21    173s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[03/31 14:05:21    173s] (I)       build grid graph start
[03/31 14:05:21    173s] (I)       build grid graph end
[03/31 14:05:21    173s] (I)       Model blockage into capacity
[03/31 14:05:21    173s] (I)       Read numBlocks=446  numPreroutedWires=0  numCapScreens=0
[03/31 14:05:21    173s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:05:21    173s] (I)       blocked area on Layer2 : 14581620800  (1.48%)
[03/31 14:05:21    173s] (I)       blocked area on Layer3 : 930406400  (0.09%)
[03/31 14:05:21    173s] (I)       blocked area on Layer4 : 851558400  (0.09%)
[03/31 14:05:21    173s] (I)       blocked area on Layer5 : 74930944000  (7.60%)
[03/31 14:05:21    173s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/31 14:05:21    173s] (I)       Modeling time = 0.000 seconds
[03/31 14:05:21    173s] 
[03/31 14:05:21    173s] (I)       Number of ignored nets = 0
[03/31 14:05:21    173s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/31 14:05:21    173s] (I)       Number of clock nets = 1.  Ignored: No
[03/31 14:05:21    173s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/31 14:05:21    173s] (I)       Number of special nets = 0.  Ignored: Yes
[03/31 14:05:21    173s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/31 14:05:21    173s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/31 14:05:21    173s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/31 14:05:21    173s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/31 14:05:21    173s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/31 14:05:21    173s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/31 14:05:21    173s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1238.2 MB
[03/31 14:05:21    173s] (I)       Ndr track 0 does not exist
[03/31 14:05:21    173s] (I)       Layer1  viaCost=200.00
[03/31 14:05:21    173s] (I)       Layer2  viaCost=100.00
[03/31 14:05:21    173s] (I)       Layer3  viaCost=100.00
[03/31 14:05:21    173s] (I)       Layer4  viaCost=100.00
[03/31 14:05:21    173s] (I)       Layer5  viaCost=300.00
[03/31 14:05:21    173s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:05:21    173s] (I)       routing area        :  (9240, 8960) - (1008480, 995680)
[03/31 14:05:21    173s] (I)       core area           :  (9240, 8960) - (999240, 986720)
[03/31 14:05:21    173s] (I)       Site Width          :  1320  (dbu)
[03/31 14:05:21    173s] (I)       Row Height          : 10080  (dbu)
[03/31 14:05:21    173s] (I)       GCell Width         : 40320  (dbu)
[03/31 14:05:21    173s] (I)       GCell Height        : 40320  (dbu)
[03/31 14:05:21    173s] (I)       grid                :    25    25     6
[03/31 14:05:21    173s] (I)       vertical capacity   :     0 40320     0 40320     0 40320
[03/31 14:05:21    173s] (I)       horizontal capacity :     0     0 40320     0 40320     0
[03/31 14:05:21    173s] (I)       Default wire width  :   460   560   560   560   560   880
[03/31 14:05:21    173s] (I)       Default wire space  :   460   560   560   560   560   920
[03/31 14:05:21    173s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[03/31 14:05:21    173s] (I)       First Track Coord   :     0   660   560   660   560  1980
[03/31 14:05:21    173s] (I)       Num tracks per GCell: 43.83 30.55 36.00 30.55 36.00 20.36
[03/31 14:05:21    173s] (I)       Total num of tracks :     0   764   889   764   889   509
[03/31 14:05:21    173s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:05:21    173s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/31 14:05:21    173s] (I)       --------------------------------------------------------
[03/31 14:05:21    173s] 
[03/31 14:05:21    173s] [NR-eGR] ============ Routing rule table ============
[03/31 14:05:21    173s] [NR-eGR] Rule id 0. Nets 5984 
[03/31 14:05:21    173s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/31 14:05:21    173s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[03/31 14:05:21    173s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:05:21    173s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:05:21    173s] [NR-eGR] ========================================
[03/31 14:05:21    173s] [NR-eGR] 
[03/31 14:05:21    173s] (I)       After initializing earlyGlobalRoute syMemory usage = 1238.2 MB
[03/31 14:05:21    173s] (I)       Loading and dumping file time : 0.04 seconds
[03/31 14:05:21    173s] (I)       ============= Initialization =============
[03/31 14:05:21    173s] (I)       numLocalWires=19922  numGlobalNetBranches=7787  numLocalNetBranches=2212
[03/31 14:05:21    173s] (I)       totalPins=27280  totalGlobalPin=15591 (57.15%)
[03/31 14:05:21    173s] (I)       total 2D Cap : 93265 = (42586 H, 50679 V)
[03/31 14:05:21    173s] (I)       ============  Phase 1a Route ============
[03/31 14:05:21    173s] (I)       Phase 1a runs 0.00 seconds
[03/31 14:05:21    173s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/31 14:05:21    173s] (I)       Usage: 19412 = (10126 H, 9286 V) = (23.78% H, 18.32% V) = (2.041e+05um H, 1.872e+05um V)
[03/31 14:05:21    173s] (I)       
[03/31 14:05:21    173s] (I)       ============  Phase 1b Route ============
[03/31 14:05:21    173s] (I)       Usage: 19412 = (10126 H, 9286 V) = (23.78% H, 18.32% V) = (2.041e+05um H, 1.872e+05um V)
[03/31 14:05:21    173s] (I)       
[03/31 14:05:21    173s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/31 14:05:21    173s] 
[03/31 14:05:21    173s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/31 14:05:21    173s] Finished Early Global Route rough congestion estimation: mem = 1238.2M
[03/31 14:05:21    173s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/31 14:05:21    173s] Congestion driven padding in post-place stage.
[03/31 14:05:21    173s] Congestion driven padding increases utilization from 0.832 to 0.833
[03/31 14:05:21    173s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1238.2M
[03/31 14:05:21    173s] Global placement CDP skipped at cutLevel 9.
[03/31 14:05:21    173s] Iteration  9: Total net bbox = 3.658e+05 (2.16e+05 1.49e+05)
[03/31 14:05:21    173s]               Est.  stn bbox = 4.825e+05 (2.81e+05 2.02e+05)
[03/31 14:05:21    173s]               cpu = 0:00:05.7 real = 0:00:05.0 mem = 1238.2M
[03/31 14:05:22    174s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:05:23    175s] nrCritNet: 0.00% ( 0 / 6047 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[03/31 14:05:24    175s] Iteration 10: Total net bbox = 3.658e+05 (2.16e+05 1.49e+05)
[03/31 14:05:24    175s]               Est.  stn bbox = 4.825e+05 (2.81e+05 2.02e+05)
[03/31 14:05:24    175s]               cpu = 0:00:02.0 real = 0:00:03.0 mem = 1238.2M
[03/31 14:05:34    185s] Iteration 11: Total net bbox = 3.742e+05 (2.18e+05 1.56e+05)
[03/31 14:05:34    185s]               Est.  stn bbox = 4.902e+05 (2.82e+05 2.08e+05)
[03/31 14:05:34    185s]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 1238.2M
[03/31 14:05:34    185s] Iteration 12: Total net bbox = 3.742e+05 (2.18e+05 1.56e+05)
[03/31 14:05:34    185s]               Est.  stn bbox = 4.902e+05 (2.82e+05 2.08e+05)
[03/31 14:05:34    185s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1238.2M
[03/31 14:05:34    185s] *** cost = 3.742e+05 (2.18e+05 1.56e+05) (cpu for global=0:00:33.7) real=0:00:34.0***
[03/31 14:05:34    185s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/31 14:05:34    185s] Solver runtime cpu: 0:00:28.4 real: 0:00:28.6
[03/31 14:05:34    185s] Core Placement runtime cpu: 0:00:29.1 real: 0:00:29.0
[03/31 14:05:34    185s] <CMD> scanReorder
[03/31 14:05:34    185s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/31 14:05:34    185s] Type 'man IMPSP-9025' for more detail.
[03/31 14:05:34    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.2M
[03/31 14:05:34    185s] #spOpts: mergeVia=F 
[03/31 14:05:34    185s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1238.2M
[03/31 14:05:34    185s] Core basic site is tsm3site
[03/31 14:05:34    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:05:34    185s] Mark StBox On SiteArr starts
[03/31 14:05:34    185s] Mark StBox On SiteArr ends
[03/31 14:05:34    185s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.012, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF:       Starting CMU at level 4, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.020, REAL:0.015, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.020, REAL:0.015, MEM:1238.2M
[03/31 14:05:34    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1238.2MB).
[03/31 14:05:34    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1238.2M
[03/31 14:05:34    185s] OPERPROF: Starting RefinePlace at level 1, MEM:1238.2M
[03/31 14:05:34    185s] *** Starting refinePlace (0:03:06 mem=1238.2M) ***
[03/31 14:05:34    185s] Total net bbox length = 3.742e+05 (2.184e+05 1.558e+05) (ext = 7.167e+04)
[03/31 14:05:34    185s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:05:34    185s] Starting refinePlace ...
[03/31 14:05:34    185s] default core: bins with density >  0.75 =   29 % ( 29 / 100 )
[03/31 14:05:34    185s] Density distribution unevenness ratio = 4.959%
[03/31 14:05:34    185s]   Spread Effort: high, standalone mode, useDDP on.
[03/31 14:05:34    185s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1238.2MB) @(0:03:06 - 0:03:06).
[03/31 14:05:34    185s] Move report: preRPlace moves 5914 insts, mean move: 1.52 um, max move: 11.98 um
[03/31 14:05:34    185s] 	Max move on inst (register_file/regFile_reg[9][6]): (459.67, 253.88) --> (450.12, 251.44)
[03/31 14:05:34    185s] 	Length: 25 sites, height: 1 rows, site name: tsm3site, cell type: SDFFRHQX1
[03/31 14:05:34    185s] wireLenOptFixPriorityInst 0 inst fixed
[03/31 14:05:34    185s] Placement tweakage begins.
[03/31 14:05:34    186s] wire length = 4.374e+05
[03/31 14:05:35    187s] wire length = 4.278e+05
[03/31 14:05:35    187s] Placement tweakage ends.
[03/31 14:05:35    187s] Move report: tweak moves 1699 insts, mean move: 9.06 um, max move: 50.10 um
[03/31 14:05:35    187s] 	Max move on inst (register_file/regFile_reg[17][10]): (165.00, 322.00) --> (130.02, 337.12)
[03/31 14:05:35    187s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1238.2MB) @(0:03:06 - 0:03:07).
[03/31 14:05:35    187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/31 14:05:35    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1238.2MB) @(0:03:07 - 0:03:07).
[03/31 14:05:35    187s] Move report: Detail placement moves 5914 insts, mean move: 3.83 um, max move: 49.51 um
[03/31 14:05:35    187s] 	Max move on inst (register_file/regFile_reg[17][10]): (164.99, 322.58) --> (130.02, 337.12)
[03/31 14:05:35    187s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1238.2MB
[03/31 14:05:35    187s] Statistics of distance of Instance movement in refine placement:
[03/31 14:05:35    187s]   maximum (X+Y) =        49.51 um
[03/31 14:05:35    187s]   inst (register_file/regFile_reg[17][10]) with max move: (164.985, 322.579) -> (130.02, 337.12)
[03/31 14:05:35    187s]   mean    (X+Y) =         3.83 um
[03/31 14:05:35    187s] Total instances flipped for WireLenOpt: 395
[03/31 14:05:35    187s] Summary Report:
[03/31 14:05:35    187s] Instances move: 5914 (out of 5914 movable)
[03/31 14:05:35    187s] Instances flipped: 0
[03/31 14:05:35    187s] Mean displacement: 3.83 um
[03/31 14:05:35    187s] Max displacement: 49.51 um (Instance: register_file/regFile_reg[17][10]) (164.985, 322.579) -> (130.02, 337.12)
[03/31 14:05:35    187s] 	Length: 25 sites, height: 1 rows, site name: tsm3site, cell type: SDFFRHQX1
[03/31 14:05:35    187s] Total instances moved : 5914
[03/31 14:05:35    187s] Total net bbox length = 3.677e+05 (2.115e+05 1.562e+05) (ext = 7.128e+04)
[03/31 14:05:35    187s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1238.2MB
[03/31 14:05:35    187s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=1238.2MB) @(0:03:06 - 0:03:07).
[03/31 14:05:35    187s] *** Finished refinePlace (0:03:07 mem=1238.2M) ***
[03/31 14:05:35    187s] OPERPROF: Finished RefinePlace at level 1, CPU:1.410, REAL:1.413, MEM:1238.2M
[03/31 14:05:35    187s] *** End of Placement (cpu=0:00:38.9, real=0:00:39.0, mem=1238.2M) ***
[03/31 14:05:35    187s] #spOpts: mergeVia=F 
[03/31 14:05:35    187s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1238.2M
[03/31 14:05:35    187s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1238.2M
[03/31 14:05:35    187s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1238.2M
[03/31 14:05:35    187s] Core basic site is tsm3site
[03/31 14:05:35    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/31 14:05:35    187s] Mark StBox On SiteArr starts
[03/31 14:05:35    187s] Mark StBox On SiteArr ends
[03/31 14:05:35    187s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.020, REAL:0.012, MEM:1238.2M
[03/31 14:05:35    187s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.020, REAL:0.014, MEM:1238.2M
[03/31 14:05:35    187s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.020, REAL:0.014, MEM:1238.2M
[03/31 14:05:35    187s] default core: bins with density >  0.75 =   31 % ( 31 / 100 )
[03/31 14:05:35    187s] Density distribution unevenness ratio = 4.915%
[03/31 14:05:35    187s] *** Free Virtual Timing Model ...(mem=1238.2M)
[03/31 14:05:35    187s] <CMD> setDelayCalMode -engine aae
[03/31 14:05:35    187s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[03/31 14:05:35    187s] <CMD> get_ccopt_clock_trees *
[03/31 14:05:35    187s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[03/31 14:05:35    187s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:05:35    187s] <CMD> setPlaceMode -reset -improveWithPsp
[03/31 14:05:35    187s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[03/31 14:05:35    187s] <CMD> getPlaceMode -congRepair -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -fp -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -congEffort -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[03/31 14:05:35    187s] <CMD> getPlaceMode -user -congRepairMaxIter
[03/31 14:05:35    187s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[03/31 14:05:35    187s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[03/31 14:05:35    187s] <CMD> getPlaceMode -quiet -congEffort
[03/31 14:05:35    187s] <CMD> setPlaceMode -congRepairMaxIter 1
[03/31 14:05:35    187s] <CMD> getDesignMode -quiet -congEffort
[03/31 14:05:35    187s] <CMD> getPlaceMode -quickCTS -quiet
[03/31 14:05:35    187s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[03/31 14:05:35    187s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[03/31 14:05:35    187s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[03/31 14:05:35    187s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[03/31 14:05:35    187s] <CMD> um::enable_metric
[03/31 14:05:35    187s] <CMD> congRepair
[03/31 14:05:35    187s] Starting congestion repair ...
[03/31 14:05:35    187s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/31 14:05:35    187s] Starting Early Global Route congestion estimation: mem = 1224.0M
[03/31 14:05:35    187s] (I)       Reading DB...
[03/31 14:05:35    187s] (I)       before initializing RouteDB syMemory usage = 1224.0 MB
[03/31 14:05:35    187s] (I)       congestionReportName   : 
[03/31 14:05:35    187s] (I)       layerRangeFor2DCongestion : 
[03/31 14:05:35    187s] (I)       buildTerm2TermWires    : 1
[03/31 14:05:35    187s] (I)       doTrackAssignment      : 1
[03/31 14:05:35    187s] (I)       dumpBookshelfFiles     : 0
[03/31 14:05:35    187s] (I)       numThreads             : 1
[03/31 14:05:35    187s] (I)       bufferingAwareRouting  : false
[03/31 14:05:35    187s] [NR-eGR] honorMsvRouteConstraint: false
[03/31 14:05:35    187s] (I)       honorPin               : false
[03/31 14:05:35    187s] (I)       honorPinGuide          : true
[03/31 14:05:35    187s] (I)       honorPartition         : false
[03/31 14:05:35    187s] (I)       allowPartitionCrossover: false
[03/31 14:05:35    187s] (I)       honorSingleEntry       : true
[03/31 14:05:35    187s] (I)       honorSingleEntryStrong : true
[03/31 14:05:35    187s] (I)       handleViaSpacingRule   : false
[03/31 14:05:35    187s] (I)       handleEolSpacingRule   : false
[03/31 14:05:35    187s] (I)       PDConstraint           : none
[03/31 14:05:35    187s] (I)       expBetterNDRHandling   : false
[03/31 14:05:35    187s] [NR-eGR] honorClockSpecNDR      : 0
[03/31 14:05:35    187s] (I)       routingEffortLevel     : 3
[03/31 14:05:35    187s] (I)       effortLevel            : standard
[03/31 14:05:35    187s] [NR-eGR] minRouteLayer          : 2
[03/31 14:05:35    187s] [NR-eGR] maxRouteLayer          : 127
[03/31 14:05:35    187s] (I)       relaxedTopLayerCeiling : 127
[03/31 14:05:35    187s] (I)       relaxedBottomLayerFloor: 2
[03/31 14:05:35    187s] (I)       numRowsPerGCell        : 1
[03/31 14:05:35    187s] (I)       speedUpLargeDesign     : 0
[03/31 14:05:35    187s] (I)       multiThreadingTA       : 1
[03/31 14:05:35    187s] (I)       blkAwareLayerSwitching : 1
[03/31 14:05:35    187s] (I)       optimizationMode       : false
[03/31 14:05:35    187s] (I)       routeSecondPG          : false
[03/31 14:05:35    187s] (I)       scenicRatioForLayerRelax: 0.00
[03/31 14:05:35    187s] (I)       detourLimitForLayerRelax: 0.00
[03/31 14:05:35    187s] (I)       punchThroughDistance   : 500.00
[03/31 14:05:35    187s] (I)       scenicBound            : 1.15
[03/31 14:05:35    187s] (I)       maxScenicToAvoidBlk    : 100.00
[03/31 14:05:35    187s] (I)       source-to-sink ratio   : 0.00
[03/31 14:05:35    187s] (I)       targetCongestionRatioH : 1.00
[03/31 14:05:35    187s] (I)       targetCongestionRatioV : 1.00
[03/31 14:05:35    187s] (I)       layerCongestionRatio   : 0.70
[03/31 14:05:35    187s] (I)       m1CongestionRatio      : 0.10
[03/31 14:05:35    187s] (I)       m2m3CongestionRatio    : 0.70
[03/31 14:05:35    187s] (I)       localRouteEffort       : 1.00
[03/31 14:05:35    187s] (I)       numSitesBlockedByOneVia: 8.00
[03/31 14:05:35    187s] (I)       supplyScaleFactorH     : 1.00
[03/31 14:05:35    187s] (I)       supplyScaleFactorV     : 1.00
[03/31 14:05:35    187s] (I)       highlight3DOverflowFactor: 0.00
[03/31 14:05:35    187s] (I)       doubleCutViaModelingRatio: 0.00
[03/31 14:05:35    187s] (I)       routeVias              : 
[03/31 14:05:35    187s] (I)       readTROption           : true
[03/31 14:05:35    187s] (I)       extraSpacingFactor     : 1.00
[03/31 14:05:35    187s] [NR-eGR] numTracksPerClockWire  : 0
[03/31 14:05:35    187s] (I)       routeSelectedNetsOnly  : false
[03/31 14:05:35    187s] (I)       clkNetUseMaxDemand     : false
[03/31 14:05:35    187s] (I)       extraDemandForClocks   : 0
[03/31 14:05:35    187s] (I)       steinerRemoveLayers    : false
[03/31 14:05:35    187s] (I)       demoteLayerScenicScale : 1.00
[03/31 14:05:35    187s] (I)       nonpreferLayerCostScale : 100.00
[03/31 14:05:35    187s] (I)       similarTopologyRoutingFast : false
[03/31 14:05:35    187s] (I)       spanningTreeRefinement : false
[03/31 14:05:35    187s] (I)       spanningTreeRefinementAlpha : 0.50
[03/31 14:05:35    187s] (I)       starting read tracks
[03/31 14:05:35    187s] (I)       build grid graph
[03/31 14:05:35    187s] (I)       build grid graph start
[03/31 14:05:35    187s] [NR-eGR] Layer1 has no routable track
[03/31 14:05:35    187s] [NR-eGR] Layer2 has single uniform track structure
[03/31 14:05:35    187s] [NR-eGR] Layer3 has single uniform track structure
[03/31 14:05:35    187s] [NR-eGR] Layer4 has single uniform track structure
[03/31 14:05:35    187s] [NR-eGR] Layer5 has single uniform track structure
[03/31 14:05:35    187s] [NR-eGR] Layer6 has single uniform track structure
[03/31 14:05:35    187s] (I)       build grid graph end
[03/31 14:05:35    187s] (I)       numViaLayers=6
[03/31 14:05:35    187s] (I)       Reading via V12_VH for layer: 0 
[03/31 14:05:35    187s] (I)       Reading via via2 for layer: 1 
[03/31 14:05:35    187s] (I)       Reading via via3 for layer: 2 
[03/31 14:05:35    187s] (I)       Reading via via4 for layer: 3 
[03/31 14:05:35    187s] (I)       Reading via V56_VV for layer: 4 
[03/31 14:05:35    187s] (I)       end build via table
[03/31 14:05:35    187s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=446 numBumpBlks=0 numBoundaryFakeBlks=0
[03/31 14:05:35    187s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[03/31 14:05:35    187s] (I)       readDataFromPlaceDB
[03/31 14:05:35    187s] (I)       Read net information..
[03/31 14:05:35    187s] [NR-eGR] Read numTotalNets=5984  numIgnoredNets=0
[03/31 14:05:35    187s] (I)       Read testcase time = 0.000 seconds
[03/31 14:05:35    187s] 
[03/31 14:05:35    187s] (I)       read default dcut vias
[03/31 14:05:35    187s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[03/31 14:05:35    187s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[03/31 14:05:35    187s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[03/31 14:05:35    187s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[03/31 14:05:35    187s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[03/31 14:05:35    187s] (I)       build grid graph start
[03/31 14:05:35    187s] (I)       build grid graph end
[03/31 14:05:35    187s] (I)       Model blockage into capacity
[03/31 14:05:35    187s] (I)       Read numBlocks=446  numPreroutedWires=0  numCapScreens=0
[03/31 14:05:35    187s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/31 14:05:35    187s] (I)       blocked area on Layer2 : 14581620800  (1.48%)
[03/31 14:05:35    187s] (I)       blocked area on Layer3 : 930406400  (0.09%)
[03/31 14:05:35    187s] (I)       blocked area on Layer4 : 851558400  (0.09%)
[03/31 14:05:35    187s] (I)       blocked area on Layer5 : 74930944000  (7.60%)
[03/31 14:05:35    187s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/31 14:05:35    187s] (I)       Modeling time = 0.000 seconds
[03/31 14:05:35    187s] 
[03/31 14:05:35    187s] (I)       Number of ignored nets = 0
[03/31 14:05:35    187s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/31 14:05:35    187s] (I)       Number of clock nets = 1.  Ignored: No
[03/31 14:05:35    187s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/31 14:05:35    187s] (I)       Number of special nets = 0.  Ignored: Yes
[03/31 14:05:35    187s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/31 14:05:35    187s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/31 14:05:35    187s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/31 14:05:35    187s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/31 14:05:35    187s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/31 14:05:35    187s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/31 14:05:35    187s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1224.0 MB
[03/31 14:05:35    187s] (I)       Ndr track 0 does not exist
[03/31 14:05:35    187s] (I)       Layer1  viaCost=200.00
[03/31 14:05:35    187s] (I)       Layer2  viaCost=100.00
[03/31 14:05:35    187s] (I)       Layer3  viaCost=100.00
[03/31 14:05:35    187s] (I)       Layer4  viaCost=100.00
[03/31 14:05:35    187s] (I)       Layer5  viaCost=300.00
[03/31 14:05:35    187s] (I)       ---------------------Grid Graph Info--------------------
[03/31 14:05:35    187s] (I)       routing area        :  (9240, 8960) - (1008480, 995680)
[03/31 14:05:35    187s] (I)       core area           :  (9240, 8960) - (999240, 986720)
[03/31 14:05:35    187s] (I)       Site Width          :  1320  (dbu)
[03/31 14:05:35    187s] (I)       Row Height          : 10080  (dbu)
[03/31 14:05:35    187s] (I)       GCell Width         : 10080  (dbu)
[03/31 14:05:35    187s] (I)       GCell Height        : 10080  (dbu)
[03/31 14:05:35    187s] (I)       grid                :   100    98     6
[03/31 14:05:35    187s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[03/31 14:05:35    187s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[03/31 14:05:35    187s] (I)       Default wire width  :   460   560   560   560   560   880
[03/31 14:05:35    187s] (I)       Default wire space  :   460   560   560   560   560   920
[03/31 14:05:35    187s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[03/31 14:05:35    187s] (I)       First Track Coord   :     0   660   560   660   560  1980
[03/31 14:05:35    187s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[03/31 14:05:35    187s] (I)       Total num of tracks :     0   764   889   764   889   509
[03/31 14:05:35    187s] (I)       Num of masks        :     1     1     1     1     1     1
[03/31 14:05:35    187s] (I)       Num of trim masks   :     0     0     0     0     0     0
[03/31 14:05:35    187s] (I)       --------------------------------------------------------
[03/31 14:05:35    187s] 
[03/31 14:05:35    187s] [NR-eGR] ============ Routing rule table ============
[03/31 14:05:35    187s] [NR-eGR] Rule id 0. Nets 5984 
[03/31 14:05:35    187s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/31 14:05:35    187s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[03/31 14:05:35    187s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:05:35    187s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[03/31 14:05:35    187s] [NR-eGR] ========================================
[03/31 14:05:35    187s] [NR-eGR] 
[03/31 14:05:35    187s] (I)       After initializing earlyGlobalRoute syMemory usage = 1224.0 MB
[03/31 14:05:35    187s] (I)       Loading and dumping file time : 0.03 seconds
[03/31 14:05:35    187s] (I)       ============= Initialization =============
[03/31 14:05:35    187s] (I)       totalPins=27280  totalGlobalPin=26137 (95.81%)
[03/31 14:05:35    187s] (I)       total 2D Cap : 368006 = (169290 H, 198716 V)
[03/31 14:05:35    187s] [NR-eGR] Layer group 1: route 5984 net(s) in layer range [2, 6]
[03/31 14:05:35    187s] (I)       ============  Phase 1a Route ============
[03/31 14:05:35    187s] (I)       Phase 1a runs 0.01 seconds
[03/31 14:05:35    187s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:05:35    187s] (I)       
[03/31 14:05:35    187s] (I)       ============  Phase 1b Route ============
[03/31 14:05:35    187s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:05:35    187s] (I)       
[03/31 14:05:35    187s] (I)       earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 4.084315e+05um
[03/31 14:05:35    187s] (I)       ============  Phase 1c Route ============
[03/31 14:05:35    187s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:05:35    187s] (I)       
[03/31 14:05:35    187s] (I)       ============  Phase 1d Route ============
[03/31 14:05:35    187s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:05:35    187s] (I)       
[03/31 14:05:35    187s] (I)       ============  Phase 1e Route ============
[03/31 14:05:35    187s] (I)       Phase 1e runs 0.00 seconds
[03/31 14:05:35    187s] (I)       Usage: 81038 = (40693 H, 40345 V) = (24.04% H, 20.30% V) = (2.051e+05um H, 2.033e+05um V)
[03/31 14:05:35    187s] (I)       
[03/31 14:05:35    187s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.00% V. EstWL: 4.084315e+05um
[03/31 14:05:35    187s] [NR-eGR] 
[03/31 14:05:35    187s] (I)       ============  Phase 1l Route ============
[03/31 14:05:35    187s] (I)       Phase 1l runs 0.02 seconds
[03/31 14:05:35    187s] (I)       
[03/31 14:05:35    187s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[03/31 14:05:35    187s] [NR-eGR]                OverCon         OverCon         OverCon            
[03/31 14:05:35    187s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[03/31 14:05:35    187s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[03/31 14:05:35    187s] [NR-eGR] ------------------------------------------------------------------
[03/31 14:05:35    187s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[03/31 14:05:35    187s] [NR-eGR] Layer2      27( 0.28%)       0( 0.00%)       0( 0.00%)   ( 0.28%) 
[03/31 14:05:35    187s] [NR-eGR] Layer3       5( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[03/31 14:05:35    187s] [NR-eGR] Layer4       2( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[03/31 14:05:35    187s] [NR-eGR] Layer5      25( 0.26%)       2( 0.02%)       2( 0.02%)   ( 0.30%) 
[03/31 14:05:35    187s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[03/31 14:05:35    187s] [NR-eGR] ------------------------------------------------------------------
[03/31 14:05:35    187s] [NR-eGR] Total       59( 0.12%)       2( 0.00%)       2( 0.00%)   ( 0.13%) 
[03/31 14:05:35    187s] [NR-eGR] 
[03/31 14:05:35    187s] (I)       Total Global Routing Runtime: 0.06 seconds
[03/31 14:05:35    187s] (I)       total 2D Cap : 369076 = (170358 H, 198718 V)
[03/31 14:05:35    187s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[03/31 14:05:35    187s] [NR-eGR] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[03/31 14:05:35    187s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1224.0M
[03/31 14:05:35    187s] [hotspot] +------------+---------------+---------------+
[03/31 14:05:35    187s] [hotspot] |            |   max hotspot | total hotspot |
[03/31 14:05:35    187s] [hotspot] +------------+---------------+---------------+
[03/31 14:05:35    187s] [hotspot] | normalized |          0.00 |          0.00 |
[03/31 14:05:35    187s] [hotspot] +------------+---------------+---------------+
[03/31 14:05:35    187s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:05:35    187s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/31 14:05:35    187s] Skipped repairing congestion.
[03/31 14:05:35    187s] Starting Early Global Route wiring: mem = 1224.0M
[03/31 14:05:35    187s] (I)       ============= track Assignment ============
[03/31 14:05:35    187s] (I)       extract Global 3D Wires
[03/31 14:05:35    187s] (I)       Extract Global WL : time=0.01
[03/31 14:05:35    187s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/31 14:05:35    187s] (I)       Initialization real time=0.00 seconds
[03/31 14:05:35    187s] (I)       Run Multi-thread track assignment
[03/31 14:05:35    187s] (I)       merging nets...
[03/31 14:05:35    187s] (I)       merging nets done
[03/31 14:05:36    187s] (I)       Kernel real time=0.09 seconds
[03/31 14:05:36    187s] (I)       End Greedy Track Assignment
[03/31 14:05:36    187s] [NR-eGR] --------------------------------------------------------------------------
[03/31 14:05:36    187s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 27280
[03/31 14:05:36    187s] [NR-eGR] Layer2(Metal2)(V) length: 1.148305e+05um, number of vias: 39149
[03/31 14:05:36    187s] [NR-eGR] Layer3(Metal3)(H) length: 1.687018e+05um, number of vias: 6308
[03/31 14:05:36    187s] [NR-eGR] Layer4(Metal4)(V) length: 9.066567e+04um, number of vias: 2022
[03/31 14:05:36    187s] [NR-eGR] Layer5(Metal5)(H) length: 4.204616e+04um, number of vias: 343
[03/31 14:05:36    187s] [NR-eGR] Layer6(Metal6)(V) length: 1.099868e+04um, number of vias: 0
[03/31 14:05:36    187s] [NR-eGR] Total length: 4.272428e+05um, number of vias: 75102
[03/31 14:05:36    187s] [NR-eGR] --------------------------------------------------------------------------
[03/31 14:05:36    187s] [NR-eGR] Total clock nets wire length: 9.966740e+03um 
[03/31 14:05:36    187s] [NR-eGR] --------------------------------------------------------------------------
[03/31 14:05:36    187s] Early Global Route wiring runtime: 0.14 seconds, mem = 1224.0M
[03/31 14:05:36    187s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[03/31 14:05:36    187s] <CMD> um::enable_metric
[03/31 14:05:36    187s] <CMD> um::enable_metric
[03/31 14:05:36    187s] <CMD> um::enable_metric
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[03/31 14:05:36    187s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -congRepairMaxIter
[03/31 14:05:36    187s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:05:36    187s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[03/31 14:05:36    187s] *** Finishing placeDesign default flow ***
[03/31 14:05:36    187s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[03/31 14:05:36    187s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:05:36    187s] <CMD> reset_path_group -name reg2reg_tmp.19094
[03/31 14:05:36    187s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:05:36    187s] <CMD> reset_path_group -name in2reg_tmp.19094
[03/31 14:05:36    187s] <CMD> set_global _is_ipo_interactive_path_groups 0
[03/31 14:05:36    187s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[03/31 14:05:36    187s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[03/31 14:05:36    187s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.53% flops. Placement and timing QoR can be severely impacted in this case!
[03/31 14:05:36    187s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/31 14:05:36    187s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[03/31 14:05:36    187s] **placeDesign ... cpu = 0: 0:42, real = 0: 0:42, mem = 1211.1M **
[03/31 14:05:36    187s] <CMD> getPlaceMode -trimView -quiet
[03/31 14:05:36    187s] <CMD> getOptMode -quiet -viewOptPolishing
[03/31 14:05:36    187s] <CMD> getOptMode -quiet -fastViewOpt
[03/31 14:05:36    187s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[03/31 14:05:36    187s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[03/31 14:05:36    187s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:05:36    187s] <CMD> setExtractRCMode -engine preRoute
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -ignoreScan
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -repairPlace
[03/31 14:05:36    187s] <CMD> getPlaceMode -macroPlaceMode -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:05:36    187s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[03/31 14:05:36    187s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[03/31 14:05:36    187s] <CMD> getPlaceMode -enableDistPlace -quiet
[03/31 14:05:36    187s] <CMD> setPlaceMode -reset -expHiddenFastMode
[03/31 14:05:36    187s] <CMD> getPlaceMode -tcg2Pass -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[03/31 14:05:36    187s] <CMD> getPlaceMode -fp -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -fastfp -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -doRPlace -quiet
[03/31 14:05:36    187s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[03/31 14:05:36    187s] <CMD> remove_rf_constraint
[03/31 14:05:36    187s] <CMD> getPlaceMode -quickCTS -quiet
[03/31 14:05:36    187s] <CMD> set spgFlowInInitialPlace 0
[03/31 14:05:36    187s] <CMD> getPlaceMode -user -maxRouteLayer
[03/31 14:05:36    187s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[03/31 14:05:36    187s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[03/31 14:05:36    187s] <CMD> getDesignMode -quiet -flowEffort
[03/31 14:05:36    187s] <CMD> report_message -end_cmd
[03/31 14:05:36    187s] 
[03/31 14:05:36    187s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:05:36    187s] Severity  ID               Count  Summary                                  
[03/31 14:05:36    187s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/31 14:05:36    187s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/31 14:05:36    187s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/31 14:05:36    187s] *** Message Summary: 2 warning(s), 2 error(s)
[03/31 14:05:36    187s] 
[03/31 14:05:36    187s] <CMD> um::create_snapshot -name final -auto min
[03/31 14:05:36    187s] <CMD> um::pop_snapshot_stack
[03/31 14:05:36    187s] <CMD> um::create_snapshot -name place_design
[03/31 14:05:36    187s] <CMD> getPlaceMode -exp_slack_driven -quiet
[03/31 14:07:17    191s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/student/cds.lib - Unable to open library connectLib at path /cad/INCISIVE152/tools.lnx86/affirma_ams/etc/connect_lib/connectLib: Invalid Lib Path..
[03/31 14:07:18    191s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/student/cds.lib - Unable to open library SPRC at path /home/student/SPRC: Invalid Lib Path..
[03/31 14:07:18    191s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/student/cds.lib - Unable to open library SPrc at path /home/student/Desktop/SPrc: Invalid Lib Path..
[03/31 14:07:54    193s] <CMD> saveDesign core
[03/31 14:07:54    193s] #% Begin save design ... (date=03/31 14:07:54, mem=935.2M)
[03/31 14:07:54    193s] % Begin Save netlist data ... (date=03/31 14:07:54, mem=935.8M)
[03/31 14:07:54    193s] Writing Binary DB to core.dat/core.v.bin in single-threaded mode...
[03/31 14:07:54    193s] % End Save netlist data ... (date=03/31 14:07:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
[03/31 14:07:54    193s] % Begin Save AAE data ... (date=03/31 14:07:54, mem=938.4M)
[03/31 14:07:54    193s] Saving AAE Data ...
[03/31 14:07:54    193s] % End Save AAE data ... (date=03/31 14:07:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.5M, current mem=938.5M)
[03/31 14:07:54    193s] % Begin Save clock tree data ... (date=03/31 14:07:54, mem=938.6M)
[03/31 14:07:54    193s] % End Save clock tree data ... (date=03/31 14:07:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.6M, current mem=938.6M)
[03/31 14:07:54    193s] Saving preference file core.dat/gui.pref.tcl ...
[03/31 14:07:54    193s] Saving mode setting ...
[03/31 14:07:54    193s] Saving global file ...
[03/31 14:07:54    193s] % Begin Save floorplan data ... (date=03/31 14:07:54, mem=939.3M)
[03/31 14:07:54    193s] Saving floorplan file ...
[03/31 14:07:54    193s] % End Save floorplan data ... (date=03/31 14:07:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=939.3M, current mem=939.3M)
[03/31 14:07:54    193s] Saving Drc markers ...
[03/31 14:07:54    193s] ... No Drc file written since there is no markers found.
[03/31 14:07:54    193s] % Begin Save placement data ... (date=03/31 14:07:54, mem=939.3M)
[03/31 14:07:54    193s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/31 14:07:54    193s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[03/31 14:07:54    193s] % End Save placement data ... (date=03/31 14:07:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=939.4M, current mem=939.4M)
[03/31 14:07:54    193s] % Begin Save routing data ... (date=03/31 14:07:54, mem=939.4M)
[03/31 14:07:54    193s] Saving route file ...
[03/31 14:07:54    193s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1217.1M) ***
[03/31 14:07:54    193s] % End Save routing data ... (date=03/31 14:07:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=940.4M, current mem=940.4M)
[03/31 14:07:54    193s] Saving property file core.dat/core.prop
[03/31 14:07:54    193s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[03/31 14:07:54    193s] % Begin Save power constraints data ... (date=03/31 14:07:54, mem=942.6M)
[03/31 14:07:54    193s] % End Save power constraints data ... (date=03/31 14:07:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=942.6M, current mem=942.6M)
[03/31 14:07:55    193s] Generated self-contained design core.dat
[03/31 14:07:55    193s] #% End save design ... (date=03/31 14:07:55, total cpu=0:00:00.5, real=0:00:01.0, peak res=942.6M, current mem=940.8M)
[03/31 14:07:55    193s] *** Message Summary: 0 warning(s), 0 error(s)
[03/31 14:07:55    193s] 
[03/31 14:08:00    193s] <CMD> saveDesign core
[03/31 14:08:00    193s] #% Begin save design ... (date=03/31 14:08:00, mem=940.8M)
[03/31 14:08:00    193s] % Begin Save netlist data ... (date=03/31 14:08:00, mem=940.8M)
[03/31 14:08:00    193s] Writing Binary DB to core.dat.tmp/core.v.bin in single-threaded mode...
[03/31 14:08:00    193s] % End Save netlist data ... (date=03/31 14:08:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[03/31 14:08:00    193s] % Begin Save AAE data ... (date=03/31 14:08:00, mem=943.1M)
[03/31 14:08:00    193s] Saving AAE Data ...
[03/31 14:08:00    193s] % End Save AAE data ... (date=03/31 14:08:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[03/31 14:08:00    193s] % Begin Save clock tree data ... (date=03/31 14:08:00, mem=943.2M)
[03/31 14:08:00    193s] % End Save clock tree data ... (date=03/31 14:08:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.2M, current mem=943.2M)
[03/31 14:08:00    193s] Saving preference file core.dat.tmp/gui.pref.tcl ...
[03/31 14:08:00    193s] Saving mode setting ...
[03/31 14:08:00    193s] Saving global file ...
[03/31 14:08:00    194s] % Begin Save floorplan data ... (date=03/31 14:08:00, mem=943.2M)
[03/31 14:08:00    194s] Saving floorplan file ...
[03/31 14:08:00    194s] % End Save floorplan data ... (date=03/31 14:08:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.2M, current mem=943.2M)
[03/31 14:08:00    194s] Saving Drc markers ...
[03/31 14:08:00    194s] ... No Drc file written since there is no markers found.
[03/31 14:08:00    194s] % Begin Save placement data ... (date=03/31 14:08:00, mem=943.2M)
[03/31 14:08:00    194s] ** Saving stdCellPlacement_binary (version# 1) ...
[03/31 14:08:00    194s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1231.2M) ***
[03/31 14:08:00    194s] % End Save placement data ... (date=03/31 14:08:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.3M, current mem=943.3M)
[03/31 14:08:00    194s] % Begin Save routing data ... (date=03/31 14:08:00, mem=943.3M)
[03/31 14:08:00    194s] Saving route file ...
[03/31 14:08:00    194s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1231.2M) ***
[03/31 14:08:00    194s] % End Save routing data ... (date=03/31 14:08:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=944.2M, current mem=944.2M)
[03/31 14:08:00    194s] Saving property file core.dat.tmp/core.prop
[03/31 14:08:00    194s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1231.2M) ***
[03/31 14:08:00    194s] % Begin Save power constraints data ... (date=03/31 14:08:00, mem=944.2M)
[03/31 14:08:00    194s] % End Save power constraints data ... (date=03/31 14:08:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=944.2M, current mem=944.2M)
[03/31 14:08:00    194s] Generated self-contained design core.dat.tmp
[03/31 14:08:00    194s] #% End save design ... (date=03/31 14:08:00, total cpu=0:00:00.4, real=0:00:00.0, peak res=944.2M, current mem=940.9M)
[03/31 14:08:00    194s] *** Message Summary: 0 warning(s), 0 error(s)
[03/31 14:08:00    194s] 
[03/31 14:08:52    194s] <CMD> gui_select -rect {-82.820 351.978 -65.644 146.872}
[03/31 14:12:21    197s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1235.2M) ***
[03/31 14:12:24    197s] <CMD> zoomIn
[03/31 14:13:01    197s] <CMD> zoomIn
[03/31 14:13:25    198s] <CMD> zoomIn
[03/31 14:13:39    198s] <CMD> zoomIn
[03/31 14:13:40    198s] <CMD> zoomIn
[03/31 14:14:08    198s] <CMD> zoomOut
[03/31 14:14:25    198s] <CMD> gui_select -rect {249.568 251.627 252.750 251.465}
[03/31 14:15:11    199s] <CMD> fit
[03/31 14:17:46    210s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/31 14:17:46    210s] <CMD> timeDesign -preCTS -pathReports -slackReports -numPaths 50 -prefix core_preCTS -outDir timingReports
[03/31 14:17:46    210s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/31 14:17:46    210s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/31 14:17:46    210s] Start to check current routing status for nets...
[03/31 14:17:46    210s] All nets are already routed correctly.
[03/31 14:17:46    210s] End to check current routing status for nets (mem=1235.2M)
[03/31 14:17:46    210s] Extraction called for design 'core' of instances=5914 and nets=6178 using extraction engine 'preRoute' .
[03/31 14:17:46    210s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:17:46    210s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:17:46    210s] PreRoute RC Extraction called for design core.
[03/31 14:17:46    210s] RC Extraction called in multi-corner(1) mode.
[03/31 14:17:46    210s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/31 14:17:46    210s] Type 'man IMPEXT-6197' for more detail.
[03/31 14:17:46    210s] RCMode: PreRoute
[03/31 14:17:46    210s]       RC Corner Indexes            0   
[03/31 14:17:46    210s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:17:46    210s] Resistance Scaling Factor    : 1.00000 
[03/31 14:17:46    210s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:17:46    210s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:17:46    210s] Shrink Factor                : 1.00000
[03/31 14:17:46    210s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:17:46    210s] Updating RC grid for preRoute extraction ...
[03/31 14:17:46    210s] Initializing multi-corner resistance tables ...
[03/31 14:17:46    210s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1235.207M)
[03/31 14:17:46    210s] Effort level <high> specified for reg2reg path_group
[03/31 14:17:46    210s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1252.0M
[03/31 14:17:46    210s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1252.0M
[03/31 14:17:46    210s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1252.0M
[03/31 14:17:46    210s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.012, MEM:1252.0M
[03/31 14:17:46    210s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1252.0M
[03/31 14:17:46    210s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.014, MEM:1252.0M
[03/31 14:17:46    210s] #################################################################################
[03/31 14:17:46    210s] # Design Stage: PreRoute
[03/31 14:17:46    210s] # Design Name: core
[03/31 14:17:46    210s] # Design Mode: 90nm
[03/31 14:17:46    210s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:17:46    210s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:17:46    210s] # Signoff Settings: SI Off 
[03/31 14:17:46    210s] #################################################################################
[03/31 14:17:47    210s] AAE_INFO: 1 threads acquired from CTE.
[03/31 14:17:47    210s] Calculate delays in BcWc mode...
[03/31 14:17:47    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 1250.0M, InitMEM = 1250.0M)
[03/31 14:17:47    210s] Start delay calculation (fullDC) (1 T). (MEM=1250.04)
[03/31 14:17:47    211s] End AAE Lib Interpolated Model. (MEM=1266.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:47    211s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:17:48    212s] Total number of fetched objects 6049
[03/31 14:17:48    212s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:17:48    212s] End delay calculation. (MEM=1307 CPU=0:00:01.1 REAL=0:00:01.0)
[03/31 14:17:48    212s] End delay calculation (fullDC). (MEM=1307 CPU=0:00:01.4 REAL=0:00:01.0)
[03/31 14:17:48    212s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1307.0M) ***
[03/31 14:17:48    212s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:03:33 mem=1307.0M)
[03/31 14:17:49    213s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.547  | -4.547  | -2.580  |
|           TNS (ns):|-932.465 |-932.465 |-305.029 |
|    Violating Paths:|   380   |   380   |   250   |
|          All Paths:|  4048   |  4043   |  3054   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     38 (38)      |   -5.589   |     38 (38)      |
|   max_tran     |    43 (1920)     |   -4.610   |    43 (1920)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.830%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/31 14:17:49    213s] Total CPU time: 2.97 sec
[03/31 14:17:49    213s] Total Real time: 3.0 sec
[03/31 14:17:49    213s] Total Memory Usage: 1240.226562 Mbytes
[03/31 14:17:52    213s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/31 14:17:52    213s] <CMD> timeDesign -preCTS -pathReports -slackReports -numPaths 50 -prefix core_preCTS -outDir timingReports
[03/31 14:17:52    213s] Start to check current routing status for nets...
[03/31 14:17:52    213s] All nets are already routed correctly.
[03/31 14:17:52    213s] End to check current routing status for nets (mem=1240.2M)
[03/31 14:17:52    213s] Effort level <high> specified for reg2reg path_group
[03/31 14:17:52    213s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1242.2M
[03/31 14:17:52    213s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1242.2M
[03/31 14:17:52    213s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1242.2M
[03/31 14:17:52    213s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.012, MEM:1242.2M
[03/31 14:17:52    213s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.014, MEM:1242.2M
[03/31 14:17:52    213s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.015, MEM:1242.2M
[03/31 14:17:54    215s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.547  | -4.547  | -2.580  |
|           TNS (ns):|-932.465 |-932.465 |-305.029 |
|    Violating Paths:|   380   |   380   |   250   |
|          All Paths:|  4048   |  4043   |  3054   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     38 (38)      |   -5.589   |     38 (38)      |
|   max_tran     |    43 (1920)     |   -4.610   |    43 (1920)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.830%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[03/31 14:17:54    215s] Total CPU time: 1.29 sec
[03/31 14:17:54    215s] Total Real time: 2.0 sec
[03/31 14:17:54    215s] Total Memory Usage: 1240.226562 Mbytes
[03/31 14:23:35    225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[03/31 14:24:03    226s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/31 14:24:03    226s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/31 14:24:03    226s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[03/31 14:24:03    226s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[03/31 14:24:03    226s] Running Native NanoRoute ...
[03/31 14:24:03    226s] <CMD> routeDesign -globalDetail
[03/31 14:24:03    226s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.68 (MB), peak = 1017.48 (MB)
[03/31 14:24:03    226s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/31 14:24:03    226s] #**INFO: setDesignMode -flowEffort standard
[03/31 14:24:03    226s] #**INFO: mulit-cut via swapping is disabled by user.
[03/31 14:24:03    226s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/31 14:24:03    226s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/31 14:24:03    226s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/31 14:24:03    226s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1240.2M
[03/31 14:24:03    226s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1240.2M
[03/31 14:24:03    226s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1240.2M
[03/31 14:24:03    226s] Core basic site is tsm3site
[03/31 14:24:03    226s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:1240.2M
[03/31 14:24:03    226s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1240.2M
[03/31 14:24:03    226s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1240.2M
[03/31 14:24:03    226s] Begin checking placement ... (start mem=1240.2M, init mem=1240.2M)
[03/31 14:24:03    226s] *info: Placed = 5914          
[03/31 14:24:03    226s] *info: Unplaced = 0           
[03/31 14:24:03    226s] Placement Density:69.83%(168984/241996)
[03/31 14:24:03    226s] Placement Density (including fixed std cells):69.83%(168984/241996)
[03/31 14:24:03    226s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1240.2M)
[03/31 14:24:03    226s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[03/31 14:24:03    226s] #**INFO: honoring user setting for routeWithSiDriven set to false
[03/31 14:24:03    226s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/31 14:24:03    226s] 
[03/31 14:24:03    226s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/31 14:24:03    226s] *** Changed status on (0) nets in Clock.
[03/31 14:24:03    226s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1240.2M) ***
[03/31 14:24:03    226s] 
[03/31 14:24:03    226s] globalDetailRoute
[03/31 14:24:03    226s] 
[03/31 14:24:03    226s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/31 14:24:03    226s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/31 14:24:03    226s] #setNanoRouteMode -routeWithSiDriven false
[03/31 14:24:03    226s] #setNanoRouteMode -routeWithTimingDriven false
[03/31 14:24:03    226s] #Start globalDetailRoute on Wed Mar 31 14:24:03 2021
[03/31 14:24:03    226s] #
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[4] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[5] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[6] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[7] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[8] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[9] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[10] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[11] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[12] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[13] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[14] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[15] in CELL_VIEW rom_512x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW ram_256x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW ram_256x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW ram_256x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW ram_256x16A does not have antenna diff area.
[03/31 14:24:03    226s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/31 14:24:03    226s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_reset of net ext_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[31] of net mem_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[30] of net mem_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[29] of net mem_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[28] of net mem_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[27] of net mem_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[26] of net mem_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[25] of net mem_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[24] of net mem_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[23] of net mem_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[22] of net mem_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[21] of net mem_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[20] of net mem_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[19] of net mem_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[18] of net mem_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[17] of net mem_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[16] of net mem_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[15] of net mem_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[14] of net mem_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:24:04    226s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[03/31 14:24:04    226s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:24:04    226s] ### Net info: total nets: 6178
[03/31 14:24:04    226s] ### Net info: dirty nets: 0
[03/31 14:24:04    226s] ### Net info: marked as disconnected nets: 0
[03/31 14:24:04    226s] ### Net info: fully routed nets: 0
[03/31 14:24:04    226s] ### Net info: trivial (single pin) nets: 0
[03/31 14:24:04    226s] ### Net info: unrouted nets: 6178
[03/31 14:24:04    226s] ### Net info: re-extraction nets: 0
[03/31 14:24:04    226s] ### Net info: ignored nets: 0
[03/31 14:24:04    226s] ### Net info: skip routing nets: 0
[03/31 14:24:04    226s] ### import route signature (0) =  332300517
[03/31 14:24:04    226s] ### import violation signature (0) = 1905142130
[03/31 14:24:04    226s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/31 14:24:04    226s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/31 14:24:04    226s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[03/31 14:24:04    226s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[03/31 14:24:04    226s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[03/31 14:24:04    226s] #RTESIG:78da8dcec10b82301805f0cefd151fd3c382ac7dfbb6a9d7a06b85545731582a88c236ff
[03/31 14:24:04    226s] #       ff84ae969edf8ff75e143fcf05304c0f4889177956225c0acc04629aa011f2886939458f
[03/31 14:24:04    226s] #       13db46f1f576272941006ffb606bebf6307aebc0db10dabede7d89c908de55e72df0d730
[03/31 14:24:04    226s] #       74b3068532cb089504d6b475c380fbe0a664de293210dcf8b74b935c1ed4a4d620bd0299
[03/31 14:24:04    226s] #       1cd8cfdb9b0f7c1e6fa9
[03/31 14:24:04    226s] #
[03/31 14:24:04    226s] #RTESIG:78da8dcec10b82301805f0cefd151fd3c382ac7dfbb6a9d7a06b85545731582a88c236ff
[03/31 14:24:04    226s] #       ff84ae969edf8ff75e143fcf05304c0f4889177956225c0acc04629aa011f2886939458f
[03/31 14:24:04    226s] #       13db46f1f576272941006ffb606bebf6307aebc0db10dabede7d89c908de55e72df0d730
[03/31 14:24:04    226s] #       74b3068532cb089504d6b475c380fbe0a664de293210dcf8b74b935c1ed4a4d620bd0299
[03/31 14:24:04    226s] #       1cd8cfdb9b0f7c1e6fa9
[03/31 14:24:04    226s] #
[03/31 14:24:04    226s] #Start routing data preparation on Wed Mar 31 14:24:04 2021
[03/31 14:24:04    226s] #
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
[03/31 14:24:04    226s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
[03/31 14:24:04    226s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
[03/31 14:24:04    226s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:24:04    226s] #Maximum voltage of a net in the design = 1.980.
[03/31 14:24:04    226s] #Voltage range [0.000 - 0.000] has 1 net.
[03/31 14:24:04    226s] #Voltage range [1.620 - 1.980] has 1 net.
[03/31 14:24:04    226s] #Voltage range [0.000 - 1.980] has 6176 nets.
[03/31 14:24:05    228s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[03/31 14:24:05    228s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[03/31 14:24:05    228s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/31 14:24:05    228s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[03/31 14:24:05    228s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/31 14:24:05    228s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[03/31 14:24:05    228s] #Regenerating Ggrids automatically.
[03/31 14:24:05    228s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[03/31 14:24:05    228s] #Using automatically generated G-grids.
[03/31 14:24:05    228s] #Done routing data preparation.
[03/31 14:24:05    228s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1029.79 (MB), peak = 1061.03 (MB)
[03/31 14:24:05    228s] #Merging special wires...
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Finished routing data preparation on Wed Mar 31 14:24:05 2021
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Cpu time = 00:00:02
[03/31 14:24:05    228s] #Elapsed time = 00:00:02
[03/31 14:24:05    228s] #Increased memory = 11.75 (MB)
[03/31 14:24:05    228s] #Total memory = 1030.09 (MB)
[03/31 14:24:05    228s] #Peak memory = 1061.03 (MB)
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Start global routing on Wed Mar 31 14:24:05 2021
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Number of eco nets is 0
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Start global routing data preparation on Wed Mar 31 14:24:05 2021
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Start routing resource analysis on Wed Mar 31 14:24:05 2021
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Routing resource analysis is done on Wed Mar 31 14:24:05 2021
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #  Resource Analysis:
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/31 14:24:05    228s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/31 14:24:05    228s] #  --------------------------------------------------------------
[03/31 14:24:05    228s] #  Metal1         H         889           0        3540    81.21%
[03/31 14:24:05    228s] #  Metal2         V         764           0        3540     0.00%
[03/31 14:24:05    228s] #  Metal3         H         889           0        3540     0.00%
[03/31 14:24:05    228s] #  Metal4         V         764           0        3540     0.00%
[03/31 14:24:05    228s] #  Metal5         H         889           0        3540    22.54%
[03/31 14:24:05    228s] #  Metal6         V         509           0        3540     0.00%
[03/31 14:24:05    228s] #  --------------------------------------------------------------
[03/31 14:24:05    228s] #  Total                   4704       0.00%       21240    17.29%
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #Global routing data preparation is done on Wed Mar 31 14:24:05 2021
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.68 (MB), peak = 1061.03 (MB)
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.83 (MB), peak = 1061.03 (MB)
[03/31 14:24:05    228s] #
[03/31 14:24:05    228s] #start global routing iteration 1...
[03/31 14:24:06    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.86 (MB), peak = 1061.03 (MB)
[03/31 14:24:06    228s] #
[03/31 14:24:06    228s] #start global routing iteration 2...
[03/31 14:24:12    235s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1062.27 (MB), peak = 1062.27 (MB)
[03/31 14:24:12    235s] #
[03/31 14:24:12    235s] #start global routing iteration 3...
[03/31 14:24:14    236s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1065.52 (MB), peak = 1065.52 (MB)
[03/31 14:24:14    236s] #
[03/31 14:24:14    236s] #
[03/31 14:24:14    236s] #Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
[03/31 14:24:14    236s] #Total number of routable nets = 5984.
[03/31 14:24:14    236s] #Total number of nets in the design = 6178.
[03/31 14:24:14    236s] #
[03/31 14:24:14    236s] #5984 routable nets have only global wires.
[03/31 14:24:14    236s] #
[03/31 14:24:14    236s] #Routed nets constraints summary:
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #        Rules   Unconstrained  
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #      Default            5984  
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #        Total            5984  
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #
[03/31 14:24:14    236s] #Routing constraints summary of the whole design:
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #        Rules   Unconstrained  
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #      Default            5984  
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #        Total            5984  
[03/31 14:24:14    236s] #-----------------------------
[03/31 14:24:14    236s] #
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #                 OverCon       OverCon       OverCon          
[03/31 14:24:14    237s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/31 14:24:14    237s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[03/31 14:24:14    237s] #  ------------------------------------------------------------
[03/31 14:24:14    237s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/31 14:24:14    237s] #  Metal2       25(0.71%)      2(0.06%)      1(0.03%)   (0.79%)
[03/31 14:24:14    237s] #  Metal3       23(0.65%)      0(0.00%)      0(0.00%)   (0.65%)
[03/31 14:24:14    237s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/31 14:24:14    237s] #  Metal5        8(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
[03/31 14:24:14    237s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/31 14:24:14    237s] #  ------------------------------------------------------------
[03/31 14:24:14    237s] #     Total     56(0.29%)      2(0.01%)      1(0.01%)   (0.31%)
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/31 14:24:14    237s] #  Overflow after GR: 0.16% H + 0.15% V
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] [hotspot] +------------+---------------+---------------+
[03/31 14:24:14    237s] [hotspot] |            |   max hotspot | total hotspot |
[03/31 14:24:14    237s] [hotspot] +------------+---------------+---------------+
[03/31 14:24:14    237s] [hotspot] | normalized |          0.00 |          0.00 |
[03/31 14:24:14    237s] [hotspot] +------------+---------------+---------------+
[03/31 14:24:14    237s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:24:14    237s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/31 14:24:14    237s] #Hotspot report including placement blocked areas
[03/31 14:24:14    237s] [hotspot] +------------+---------------+---------------+
[03/31 14:24:14    237s] [hotspot] |            |   max hotspot | total hotspot |
[03/31 14:24:14    237s] [hotspot] +------------+---------------+---------------+
[03/31 14:24:14    237s] [hotspot] | normalized |          0.00 |          0.00 |
[03/31 14:24:14    237s] [hotspot] +------------+---------------+---------------+
[03/31 14:24:14    237s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/31 14:24:14    237s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/31 14:24:14    237s] #Complete Global Routing.
[03/31 14:24:14    237s] #Total wire length = 436242 um.
[03/31 14:24:14    237s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:24:14    237s] #Total wire length on LAYER Metal1 = 412 um.
[03/31 14:24:14    237s] #Total wire length on LAYER Metal2 = 93202 um.
[03/31 14:24:14    237s] #Total wire length on LAYER Metal3 = 172510 um.
[03/31 14:24:14    237s] #Total wire length on LAYER Metal4 = 116005 um.
[03/31 14:24:14    237s] #Total wire length on LAYER Metal5 = 27586 um.
[03/31 14:24:14    237s] #Total wire length on LAYER Metal6 = 26528 um.
[03/31 14:24:14    237s] #Total number of vias = 54132
[03/31 14:24:14    237s] #Up-Via Summary (total 54132):
[03/31 14:24:14    237s] #           
[03/31 14:24:14    237s] #-----------------------
[03/31 14:24:14    237s] # Metal1          26604
[03/31 14:24:14    237s] # Metal2          18144
[03/31 14:24:14    237s] # Metal3           6851
[03/31 14:24:14    237s] # Metal4           1916
[03/31 14:24:14    237s] # Metal5            617
[03/31 14:24:14    237s] #-----------------------
[03/31 14:24:14    237s] #                 54132 
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #Max overcon = 5 tracks.
[03/31 14:24:14    237s] #Total overcon = 0.31%.
[03/31 14:24:14    237s] #Worst layer Gcell overcon rate = 0.65%.
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #Global routing statistics:
[03/31 14:24:14    237s] #Cpu time = 00:00:09
[03/31 14:24:14    237s] #Elapsed time = 00:00:09
[03/31 14:24:14    237s] #Increased memory = 35.99 (MB)
[03/31 14:24:14    237s] #Total memory = 1066.09 (MB)
[03/31 14:24:14    237s] #Peak memory = 1067.85 (MB)
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #Finished global routing on Wed Mar 31 14:24:14 2021
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] #
[03/31 14:24:14    237s] ### route signature (4) = 1192494659
[03/31 14:24:14    237s] ### violation signature (3) = 1905142130
[03/31 14:24:14    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.24 (MB), peak = 1067.85 (MB)
[03/31 14:24:14    237s] #Start Track Assignment.
[03/31 14:24:15    238s] #Done with 13896 horizontal wires in 1 hboxes and 14653 vertical wires in 1 hboxes.
[03/31 14:24:16    239s] #Done with 3313 horizontal wires in 1 hboxes and 3595 vertical wires in 1 hboxes.
[03/31 14:24:16    239s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/31 14:24:16    239s] #
[03/31 14:24:16    239s] #Track assignment summary:
[03/31 14:24:16    239s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/31 14:24:16    239s] #------------------------------------------------------------------------
[03/31 14:24:16    239s] # Metal1       414.11 	  2.02%  	  0.00% 	  2.02%
[03/31 14:24:16    239s] # Metal2     91140.47 	  0.11%  	  0.00% 	  0.00%
[03/31 14:24:16    239s] # Metal3    170431.73 	  0.14%  	  0.00% 	  0.00%
[03/31 14:24:16    239s] # Metal4    115095.45 	  0.06%  	  0.00% 	  0.00%
[03/31 14:24:16    239s] # Metal5     27865.23 	  0.00%  	  0.00% 	  0.00%
[03/31 14:24:16    239s] # Metal6     26511.40 	  0.01%  	  0.00% 	  0.00%
[03/31 14:24:16    239s] #------------------------------------------------------------------------
[03/31 14:24:16    239s] # All      431458.40  	  0.10% 	  0.00% 	  0.00%
[03/31 14:24:16    239s] #Complete Track Assignment.
[03/31 14:24:16    239s] #Total wire length = 462425 um.
[03/31 14:24:16    239s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:24:16    239s] #Total wire length on LAYER Metal1 = 19457 um.
[03/31 14:24:16    239s] #Total wire length on LAYER Metal2 = 91687 um.
[03/31 14:24:16    239s] #Total wire length on LAYER Metal3 = 179210 um.
[03/31 14:24:16    239s] #Total wire length on LAYER Metal4 = 116939 um.
[03/31 14:24:16    239s] #Total wire length on LAYER Metal5 = 28521 um.
[03/31 14:24:16    239s] #Total wire length on LAYER Metal6 = 26612 um.
[03/31 14:24:16    239s] #Total number of vias = 54132
[03/31 14:24:16    239s] #Up-Via Summary (total 54132):
[03/31 14:24:16    239s] #           
[03/31 14:24:16    239s] #-----------------------
[03/31 14:24:16    239s] # Metal1          26604
[03/31 14:24:16    239s] # Metal2          18144
[03/31 14:24:16    239s] # Metal3           6851
[03/31 14:24:16    239s] # Metal4           1916
[03/31 14:24:16    239s] # Metal5            617
[03/31 14:24:16    239s] #-----------------------
[03/31 14:24:16    239s] #                 54132 
[03/31 14:24:16    239s] #
[03/31 14:24:16    239s] ### route signature (8) = 2055114095
[03/31 14:24:16    239s] ### violation signature (7) = 1905142130
[03/31 14:24:16    239s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1054.80 (MB), peak = 1067.85 (MB)
[03/31 14:24:16    239s] #
[03/31 14:24:16    239s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/31 14:24:16    239s] #Cpu time = 00:00:13
[03/31 14:24:16    239s] #Elapsed time = 00:00:12
[03/31 14:24:16    239s] #Increased memory = 36.51 (MB)
[03/31 14:24:16    239s] #Total memory = 1054.82 (MB)
[03/31 14:24:16    239s] #Peak memory = 1067.85 (MB)
[03/31 14:24:16    239s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:24:16    239s] #
[03/31 14:24:16    239s] #Start Detail Routing..
[03/31 14:24:16    239s] #start initial detail routing ...
[03/31 14:24:56    279s] #   number of violations = 0
[03/31 14:24:56    279s] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1083.61 (MB), peak = 1083.61 (MB)
[03/31 14:24:56    279s] #start 1st optimization iteration ...
[03/31 14:24:56    279s] #   number of violations = 0
[03/31 14:24:56    279s] #    number of process antenna violations = 97
[03/31 14:24:56    279s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1084.63 (MB), peak = 1084.63 (MB)
[03/31 14:24:56    279s] #start 2nd optimization iteration ...
[03/31 14:24:57    279s] #   number of violations = 0
[03/31 14:24:57    279s] #    number of process antenna violations = 19
[03/31 14:24:57    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.63 (MB), peak = 1084.63 (MB)
[03/31 14:24:57    279s] #start 3rd optimization iteration ...
[03/31 14:24:57    279s] #   number of violations = 0
[03/31 14:24:57    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.63 (MB), peak = 1084.63 (MB)
[03/31 14:24:57    279s] #Complete Detail Routing.
[03/31 14:24:57    279s] #Total wire length = 451884 um.
[03/31 14:24:57    279s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:24:57    279s] #Total wire length on LAYER Metal1 = 11796 um.
[03/31 14:24:57    279s] #Total wire length on LAYER Metal2 = 108983 um.
[03/31 14:24:57    279s] #Total wire length on LAYER Metal3 = 171670 um.
[03/31 14:24:57    279s] #Total wire length on LAYER Metal4 = 111064 um.
[03/31 14:24:57    279s] #Total wire length on LAYER Metal5 = 22397 um.
[03/31 14:24:57    279s] #Total wire length on LAYER Metal6 = 25973 um.
[03/31 14:24:57    279s] #Total number of vias = 56347
[03/31 14:24:57    279s] #Up-Via Summary (total 56347):
[03/31 14:24:57    279s] #           
[03/31 14:24:57    279s] #-----------------------
[03/31 14:24:57    279s] # Metal1          27094
[03/31 14:24:57    279s] # Metal2          20385
[03/31 14:24:57    279s] # Metal3           6719
[03/31 14:24:57    279s] # Metal4           1452
[03/31 14:24:57    279s] # Metal5            697
[03/31 14:24:57    279s] #-----------------------
[03/31 14:24:57    279s] #                 56347 
[03/31 14:24:57    279s] #
[03/31 14:24:57    279s] #Total number of DRC violations = 0
[03/31 14:24:57    279s] ### route signature (15) = 1410674279
[03/31 14:24:57    279s] ### violation signature (14) = 1905142130
[03/31 14:24:57    279s] #Cpu time = 00:00:40
[03/31 14:24:57    279s] #Elapsed time = 00:00:40
[03/31 14:24:57    279s] #Increased memory = -3.98 (MB)
[03/31 14:24:57    279s] #Total memory = 1050.86 (MB)
[03/31 14:24:57    279s] #Peak memory = 1084.64 (MB)
[03/31 14:24:57    279s] #
[03/31 14:24:57    279s] #start routing for process antenna violation fix ...
[03/31 14:24:57    279s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:24:57    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.14 (MB), peak = 1084.64 (MB)
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] #Total wire length = 451892 um.
[03/31 14:24:57    280s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal1 = 11796 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal2 = 108983 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal3 = 171629 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal4 = 111044 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal5 = 22441 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal6 = 25998 um.
[03/31 14:24:57    280s] #Total number of vias = 56379
[03/31 14:24:57    280s] #Up-Via Summary (total 56379):
[03/31 14:24:57    280s] #           
[03/31 14:24:57    280s] #-----------------------
[03/31 14:24:57    280s] # Metal1          27094
[03/31 14:24:57    280s] # Metal2          20385
[03/31 14:24:57    280s] # Metal3           6731
[03/31 14:24:57    280s] # Metal4           1464
[03/31 14:24:57    280s] # Metal5            705
[03/31 14:24:57    280s] #-----------------------
[03/31 14:24:57    280s] #                 56379 
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] #Total number of DRC violations = 0
[03/31 14:24:57    280s] #Total number of net violated process antenna rule = 0
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] ### route signature (18) = 1840248986
[03/31 14:24:57    280s] ### violation signature (17) = 1905142130
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] #Total wire length = 451892 um.
[03/31 14:24:57    280s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal1 = 11796 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal2 = 108983 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal3 = 171629 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal4 = 111044 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal5 = 22441 um.
[03/31 14:24:57    280s] #Total wire length on LAYER Metal6 = 25998 um.
[03/31 14:24:57    280s] #Total number of vias = 56379
[03/31 14:24:57    280s] #Up-Via Summary (total 56379):
[03/31 14:24:57    280s] #           
[03/31 14:24:57    280s] #-----------------------
[03/31 14:24:57    280s] # Metal1          27094
[03/31 14:24:57    280s] # Metal2          20385
[03/31 14:24:57    280s] # Metal3           6731
[03/31 14:24:57    280s] # Metal4           1464
[03/31 14:24:57    280s] # Metal5            705
[03/31 14:24:57    280s] #-----------------------
[03/31 14:24:57    280s] #                 56379 
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] #Total number of DRC violations = 0
[03/31 14:24:57    280s] #Total number of net violated process antenna rule = 0
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] #Start Post Route wire spreading..
[03/31 14:24:57    280s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:24:57    280s] #
[03/31 14:24:57    280s] #Start DRC checking..
[03/31 14:25:00    283s] #   number of violations = 0
[03/31 14:25:00    283s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1070.66 (MB), peak = 1084.64 (MB)
[03/31 14:25:00    283s] #CELL_VIEW core,init has no DRC violation.
[03/31 14:25:00    283s] #Total number of DRC violations = 0
[03/31 14:25:00    283s] #Total number of net violated process antenna rule = 0
[03/31 14:25:00    283s] ### route signature (24) =  696346106
[03/31 14:25:00    283s] ### violation signature (23) = 1905142130
[03/31 14:25:00    283s] #
[03/31 14:25:00    283s] #Start data preparation for wire spreading...
[03/31 14:25:00    283s] #
[03/31 14:25:00    283s] #Data preparation is done on Wed Mar 31 14:25:00 2021
[03/31 14:25:00    283s] #
[03/31 14:25:01    283s] #
[03/31 14:25:01    283s] #Start Post Route Wire Spread.
[03/31 14:25:01    284s] #Done with 3967 horizontal wires in 1 hboxes and 3816 vertical wires in 1 hboxes.
[03/31 14:25:01    284s] #Complete Post Route Wire Spread.
[03/31 14:25:01    284s] #
[03/31 14:25:01    284s] #Total wire length = 458860 um.
[03/31 14:25:01    284s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:25:01    284s] #Total wire length on LAYER Metal1 = 11854 um.
[03/31 14:25:01    284s] #Total wire length on LAYER Metal2 = 110016 um.
[03/31 14:25:01    284s] #Total wire length on LAYER Metal3 = 174332 um.
[03/31 14:25:01    284s] #Total wire length on LAYER Metal4 = 113606 um.
[03/31 14:25:01    284s] #Total wire length on LAYER Metal5 = 22724 um.
[03/31 14:25:01    284s] #Total wire length on LAYER Metal6 = 26328 um.
[03/31 14:25:01    284s] #Total number of vias = 56379
[03/31 14:25:01    284s] #Up-Via Summary (total 56379):
[03/31 14:25:01    284s] #           
[03/31 14:25:01    284s] #-----------------------
[03/31 14:25:01    284s] # Metal1          27094
[03/31 14:25:01    284s] # Metal2          20385
[03/31 14:25:01    284s] # Metal3           6731
[03/31 14:25:01    284s] # Metal4           1464
[03/31 14:25:01    284s] # Metal5            705
[03/31 14:25:01    284s] #-----------------------
[03/31 14:25:01    284s] #                 56379 
[03/31 14:25:01    284s] #
[03/31 14:25:01    284s] ### route signature (27) = 1935565281
[03/31 14:25:01    284s] ### violation signature (26) = 1905142130
[03/31 14:25:01    284s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:25:01    284s] #
[03/31 14:25:01    284s] #Start DRC checking..
[03/31 14:25:05    287s] #   number of violations = 0
[03/31 14:25:05    287s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1083.68 (MB), peak = 1084.64 (MB)
[03/31 14:25:05    287s] #CELL_VIEW core,init has no DRC violation.
[03/31 14:25:05    287s] #Total number of DRC violations = 0
[03/31 14:25:05    287s] #Total number of net violated process antenna rule = 0
[03/31 14:25:05    287s] ### route signature (32) =  110778138
[03/31 14:25:05    287s] ### violation signature (31) = 1905142130
[03/31 14:25:05    288s] #   number of violations = 0
[03/31 14:25:05    288s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1053.39 (MB), peak = 1084.64 (MB)
[03/31 14:25:05    288s] #CELL_VIEW core,init has no DRC violation.
[03/31 14:25:05    288s] #Total number of DRC violations = 0
[03/31 14:25:05    288s] #Total number of net violated process antenna rule = 0
[03/31 14:25:05    288s] #Post Route wire spread is done.
[03/31 14:25:05    288s] #Total wire length = 458860 um.
[03/31 14:25:05    288s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:25:05    288s] #Total wire length on LAYER Metal1 = 11854 um.
[03/31 14:25:05    288s] #Total wire length on LAYER Metal2 = 110016 um.
[03/31 14:25:05    288s] #Total wire length on LAYER Metal3 = 174332 um.
[03/31 14:25:05    288s] #Total wire length on LAYER Metal4 = 113606 um.
[03/31 14:25:05    288s] #Total wire length on LAYER Metal5 = 22724 um.
[03/31 14:25:05    288s] #Total wire length on LAYER Metal6 = 26328 um.
[03/31 14:25:05    288s] #Total number of vias = 56379
[03/31 14:25:05    288s] #Up-Via Summary (total 56379):
[03/31 14:25:05    288s] #           
[03/31 14:25:05    288s] #-----------------------
[03/31 14:25:05    288s] # Metal1          27094
[03/31 14:25:05    288s] # Metal2          20385
[03/31 14:25:05    288s] # Metal3           6731
[03/31 14:25:05    288s] # Metal4           1464
[03/31 14:25:05    288s] # Metal5            705
[03/31 14:25:05    288s] #-----------------------
[03/31 14:25:05    288s] #                 56379 
[03/31 14:25:05    288s] #
[03/31 14:25:05    288s] ### route signature (34) =  110778138
[03/31 14:25:05    288s] ### violation signature (33) = 1905142130
[03/31 14:25:05    288s] #detailRoute Statistics:
[03/31 14:25:05    288s] #Cpu time = 00:00:49
[03/31 14:25:05    288s] #Elapsed time = 00:00:49
[03/31 14:25:05    288s] #Increased memory = -2.78 (MB)
[03/31 14:25:05    288s] #Total memory = 1052.04 (MB)
[03/31 14:25:05    288s] #Peak memory = 1084.64 (MB)
[03/31 14:25:05    288s] ### export route signature (35) =  110778138
[03/31 14:25:05    288s] ### export violation signature (34) = 1905142130
[03/31 14:25:05    288s] #
[03/31 14:25:05    288s] #globalDetailRoute statistics:
[03/31 14:25:05    288s] #Cpu time = 00:01:02
[03/31 14:25:05    288s] #Elapsed time = 00:01:02
[03/31 14:25:05    288s] #Increased memory = 50.67 (MB)
[03/31 14:25:05    288s] #Total memory = 1039.17 (MB)
[03/31 14:25:05    288s] #Peak memory = 1084.64 (MB)
[03/31 14:25:05    288s] #Number of warnings = 66
[03/31 14:25:05    288s] #Total number of warnings = 67
[03/31 14:25:05    288s] #Number of fails = 0
[03/31 14:25:05    288s] #Total number of fails = 0
[03/31 14:25:05    288s] #Complete globalDetailRoute on Wed Mar 31 14:25:05 2021
[03/31 14:25:05    288s] #
[03/31 14:25:05    288s] #routeDesign: cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1021.62 (MB), peak = 1084.64 (MB)
[03/31 14:25:05    288s] 
[03/31 14:25:05    288s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:25:05    288s] Severity  ID               Count  Summary                                  
[03/31 14:25:05    288s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/31 14:25:05    288s] *** Message Summary: 1 warning(s), 0 error(s)
[03/31 14:25:05    288s] 
[03/31 14:25:05    288s] ### 
[03/31 14:25:05    288s] ###   Scalability Statistics
[03/31 14:25:05    288s] ### 
[03/31 14:25:05    288s] ### --------------------------------+----------------+----------------+----------------+
[03/31 14:25:05    288s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/31 14:25:05    288s] ### --------------------------------+----------------+----------------+----------------+
[03/31 14:25:05    288s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/31 14:25:05    288s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/31 14:25:05    288s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/31 14:25:05    288s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/31 14:25:05    288s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/31 14:25:05    288s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/31 14:25:05    288s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/31 14:25:05    288s] ###   Global Routing                |        00:00:09|        00:00:09|             1.0|
[03/31 14:25:05    288s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[03/31 14:25:05    288s] ###   Detail Routing                |        00:00:40|        00:00:40|             1.0|
[03/31 14:25:05    288s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/31 14:25:05    288s] ###   Entire Command                |        00:01:02|        00:01:02|             1.0|
[03/31 14:25:05    288s] ### --------------------------------+----------------+----------------+----------------+
[03/31 14:25:05    288s] ### 
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[03/31 14:26:10    290s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/31 14:26:10    290s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[03/31 14:26:10    290s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[03/31 14:26:10    290s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[03/31 14:26:10    290s] Running Native NanoRoute ...
[03/31 14:26:10    290s] <CMD> routeDesign -globalDetail
[03/31 14:26:10    290s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.62 (MB), peak = 1084.64 (MB)
[03/31 14:26:10    290s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/31 14:26:10    290s] #**INFO: setDesignMode -flowEffort standard
[03/31 14:26:10    290s] #**INFO: mulit-cut via swapping is disabled by user.
[03/31 14:26:10    290s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/31 14:26:10    290s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/31 14:26:10    290s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/31 14:26:10    290s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1329.1M
[03/31 14:26:10    290s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1329.1M
[03/31 14:26:10    290s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1329.1M
[03/31 14:26:10    290s] Core basic site is tsm3site
[03/31 14:26:10    290s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.002, MEM:1329.1M
[03/31 14:26:10    290s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.003, MEM:1329.1M
[03/31 14:26:10    290s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.003, MEM:1329.1M
[03/31 14:26:10    290s] Begin checking placement ... (start mem=1329.1M, init mem=1329.1M)
[03/31 14:26:10    290s] *info: Placed = 5914          
[03/31 14:26:10    290s] *info: Unplaced = 0           
[03/31 14:26:10    290s] Placement Density:69.83%(168984/241996)
[03/31 14:26:10    290s] Placement Density (including fixed std cells):69.83%(168984/241996)
[03/31 14:26:10    290s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1329.1M)
[03/31 14:26:10    290s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[03/31 14:26:10    290s] #**INFO: honoring user setting for routeWithSiDriven set to false
[03/31 14:26:10    290s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[03/31 14:26:10    290s] 
[03/31 14:26:10    290s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/31 14:26:10    290s] *** Changed status on (0) nets in Clock.
[03/31 14:26:10    290s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1329.1M) ***
[03/31 14:26:10    290s] 
[03/31 14:26:10    290s] globalDetailRoute
[03/31 14:26:10    290s] 
[03/31 14:26:10    290s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/31 14:26:10    290s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/31 14:26:10    290s] #setNanoRouteMode -routeWithSiDriven false
[03/31 14:26:10    290s] #setNanoRouteMode -routeWithTimingDriven false
[03/31 14:26:10    290s] #Start globalDetailRoute on Wed Mar 31 14:26:10 2021
[03/31 14:26:10    290s] #
[03/31 14:26:10    290s] #Warning: design is detail-routed. Trial route is skipped!
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ext_reset of net ext_reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[31] of net mem_out[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[30] of net mem_out[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[29] of net mem_out[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[28] of net mem_out[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[27] of net mem_out[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[26] of net mem_out[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[25] of net mem_out[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[24] of net mem_out[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[23] of net mem_out[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[22] of net mem_out[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[21] of net mem_out[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[20] of net mem_out[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[19] of net mem_out[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[18] of net mem_out[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[17] of net mem_out[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[16] of net mem_out[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[15] of net mem_out[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[14] of net mem_out[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[03/31 14:26:10    290s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[03/31 14:26:10    290s] #To increase the message display limit, refer to the product command reference manual.
[03/31 14:26:10    291s] ### Net info: total nets: 6178
[03/31 14:26:10    291s] ### Net info: dirty nets: 0
[03/31 14:26:10    291s] ### Net info: marked as disconnected nets: 0
[03/31 14:26:10    291s] ### Net info: fully routed nets: 5984
[03/31 14:26:10    291s] ### Net info: trivial (single pin) nets: 0
[03/31 14:26:10    291s] ### Net info: unrouted nets: 194
[03/31 14:26:10    291s] ### Net info: re-extraction nets: 0
[03/31 14:26:10    291s] ### Net info: ignored nets: 0
[03/31 14:26:10    291s] ### Net info: skip routing nets: 0
[03/31 14:26:10    291s] ### import route signature (36) = 1796180558
[03/31 14:26:10    291s] ### import violation signature (35) = 1905142130
[03/31 14:26:10    291s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/31 14:26:10    291s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/31 14:26:10    291s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[03/31 14:26:10    291s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[03/31 14:26:10    291s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[03/31 14:26:10    291s] #RTESIG:78da8dcec10b82301805f0cefd151fd3c382ac7dfbb6a9d7a06b85545731582a88c236ff
[03/31 14:26:10    291s] #       ff84ae969edf8ff75e143fcf05304c0f4889177956225c0acc04629aa011f2886939458f
[03/31 14:26:10    291s] #       13db46f1f576272941006ffb606bebf6307aebc0db10dabede7d89c908de55e72df0d730
[03/31 14:26:10    291s] #       74b3068532cb089504d6b475c380fbe0a664de293210dcf8b74b935c1ed4a4d620bd0299
[03/31 14:26:10    291s] #       1cd8cfdb9b0f7c1e6fa9
[03/31 14:26:10    291s] #
[03/31 14:26:10    291s] #RTESIG:78da8dcec10b82301805f0cefd151fd3c382ac7dfbb6a9d7a06b85545731582a88c236ff
[03/31 14:26:10    291s] #       ff84ae969edf8ff75e143fcf05304c0f4889177956225c0acc04629aa011f2886939458f
[03/31 14:26:10    291s] #       13db46f1f576272941006ffb606bebf6307aebc0db10dabede7d89c908de55e72df0d730
[03/31 14:26:10    291s] #       74b3068532cb089504d6b475c380fbe0a664de293210dcf8b74b935c1ed4a4d620bd0299
[03/31 14:26:10    291s] #       1cd8cfdb9b0f7c1e6fa9
[03/31 14:26:10    291s] #
[03/31 14:26:10    291s] #Start routing data preparation on Wed Mar 31 14:26:10 2021
[03/31 14:26:10    291s] #
[03/31 14:26:10    291s] #Minimum voltage of a net in the design = 0.000.
[03/31 14:26:10    291s] #Maximum voltage of a net in the design = 1.980.
[03/31 14:26:10    291s] #Voltage range [0.000 - 0.000] has 1 net.
[03/31 14:26:10    291s] #Voltage range [1.620 - 1.980] has 1 net.
[03/31 14:26:10    291s] #Voltage range [0.000 - 1.980] has 6176 nets.
[03/31 14:26:11    291s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[03/31 14:26:11    291s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[03/31 14:26:11    291s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/31 14:26:11    291s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[03/31 14:26:11    291s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[03/31 14:26:11    291s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[03/31 14:26:11    291s] #Regenerating Ggrids automatically.
[03/31 14:26:11    291s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[03/31 14:26:11    291s] #Using automatically generated G-grids.
[03/31 14:26:11    291s] #Done routing data preparation.
[03/31 14:26:11    291s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.56 (MB), peak = 1084.64 (MB)
[03/31 14:26:11    291s] #Merging special wires...
[03/31 14:26:11    291s] #
[03/31 14:26:11    291s] #Finished routing data preparation on Wed Mar 31 14:26:11 2021
[03/31 14:26:11    291s] #
[03/31 14:26:11    291s] #Cpu time = 00:00:00
[03/31 14:26:11    291s] #Elapsed time = 00:00:00
[03/31 14:26:11    291s] #Increased memory = 3.82 (MB)
[03/31 14:26:11    291s] #Total memory = 1026.56 (MB)
[03/31 14:26:11    291s] #Peak memory = 1084.64 (MB)
[03/31 14:26:11    291s] #
[03/31 14:26:11    291s] #
[03/31 14:26:11    291s] #Start global routing on Wed Mar 31 14:26:11 2021
[03/31 14:26:11    291s] #
[03/31 14:26:11    291s] #WARNING (NRGR-22) Design is already detail routed.
[03/31 14:26:11    291s] ### route signature (39) = 1743707743
[03/31 14:26:11    291s] ### violation signature (38) = 1905142130
[03/31 14:26:11    291s] ### route signature (42) =  281411830
[03/31 14:26:11    291s] ### violation signature (41) = 1905142130
[03/31 14:26:11    291s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/31 14:26:11    291s] #Cpu time = 00:00:00
[03/31 14:26:11    291s] #Elapsed time = 00:00:00
[03/31 14:26:11    291s] #Increased memory = 3.82 (MB)
[03/31 14:26:11    291s] #Total memory = 1026.56 (MB)
[03/31 14:26:11    291s] #Peak memory = 1084.64 (MB)
[03/31 14:26:11    291s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:26:11    291s] #
[03/31 14:26:11    291s] #Start Detail Routing..
[03/31 14:26:11    291s] #start 1st optimization iteration ...
[03/31 14:26:11    292s] #   number of violations = 0
[03/31 14:26:11    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.03 (MB), peak = 1084.64 (MB)
[03/31 14:26:11    292s] #Complete Detail Routing.
[03/31 14:26:11    292s] #Total wire length = 458860 um.
[03/31 14:26:11    292s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:26:11    292s] #Total wire length on LAYER Metal1 = 11854 um.
[03/31 14:26:11    292s] #Total wire length on LAYER Metal2 = 110016 um.
[03/31 14:26:11    292s] #Total wire length on LAYER Metal3 = 174332 um.
[03/31 14:26:11    292s] #Total wire length on LAYER Metal4 = 113606 um.
[03/31 14:26:11    292s] #Total wire length on LAYER Metal5 = 22724 um.
[03/31 14:26:11    292s] #Total wire length on LAYER Metal6 = 26328 um.
[03/31 14:26:11    292s] #Total number of vias = 56379
[03/31 14:26:11    292s] #Up-Via Summary (total 56379):
[03/31 14:26:11    292s] #           
[03/31 14:26:11    292s] #-----------------------
[03/31 14:26:11    292s] # Metal1          27094
[03/31 14:26:11    292s] # Metal2          20385
[03/31 14:26:11    292s] # Metal3           6731
[03/31 14:26:11    292s] # Metal4           1464
[03/31 14:26:11    292s] # Metal5            705
[03/31 14:26:11    292s] #-----------------------
[03/31 14:26:11    292s] #                 56379 
[03/31 14:26:11    292s] #
[03/31 14:26:11    292s] #Total number of DRC violations = 0
[03/31 14:26:11    292s] ### route signature (45) =  281411830
[03/31 14:26:11    292s] ### violation signature (44) = 1905142130
[03/31 14:26:11    292s] #Cpu time = 00:00:00
[03/31 14:26:11    292s] #Elapsed time = 00:00:00
[03/31 14:26:11    292s] #Increased memory = 0.11 (MB)
[03/31 14:26:11    292s] #Total memory = 1026.68 (MB)
[03/31 14:26:11    292s] #Peak memory = 1084.64 (MB)
[03/31 14:26:11    292s] #
[03/31 14:26:11    292s] #start routing for process antenna violation fix ...
[03/31 14:26:11    292s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:26:12    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.03 (MB), peak = 1084.64 (MB)
[03/31 14:26:12    292s] #
[03/31 14:26:12    292s] #Total wire length = 458860 um.
[03/31 14:26:12    292s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal1 = 11854 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal2 = 110016 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal3 = 174332 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal4 = 113606 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal5 = 22724 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal6 = 26328 um.
[03/31 14:26:12    292s] #Total number of vias = 56379
[03/31 14:26:12    292s] #Up-Via Summary (total 56379):
[03/31 14:26:12    292s] #           
[03/31 14:26:12    292s] #-----------------------
[03/31 14:26:12    292s] # Metal1          27094
[03/31 14:26:12    292s] # Metal2          20385
[03/31 14:26:12    292s] # Metal3           6731
[03/31 14:26:12    292s] # Metal4           1464
[03/31 14:26:12    292s] # Metal5            705
[03/31 14:26:12    292s] #-----------------------
[03/31 14:26:12    292s] #                 56379 
[03/31 14:26:12    292s] #
[03/31 14:26:12    292s] #Total number of DRC violations = 0
[03/31 14:26:12    292s] #Total number of net violated process antenna rule = 0
[03/31 14:26:12    292s] #
[03/31 14:26:12    292s] ### route signature (48) =  281411830
[03/31 14:26:12    292s] ### violation signature (47) = 1905142130
[03/31 14:26:12    292s] #
[03/31 14:26:12    292s] #Total wire length = 458860 um.
[03/31 14:26:12    292s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal1 = 11854 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal2 = 110016 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal3 = 174332 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal4 = 113606 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal5 = 22724 um.
[03/31 14:26:12    292s] #Total wire length on LAYER Metal6 = 26328 um.
[03/31 14:26:12    292s] #Total number of vias = 56379
[03/31 14:26:12    292s] #Up-Via Summary (total 56379):
[03/31 14:26:12    292s] #           
[03/31 14:26:12    292s] #-----------------------
[03/31 14:26:12    292s] # Metal1          27094
[03/31 14:26:12    292s] # Metal2          20385
[03/31 14:26:12    292s] # Metal3           6731
[03/31 14:26:12    292s] # Metal4           1464
[03/31 14:26:12    292s] # Metal5            705
[03/31 14:26:12    292s] #-----------------------
[03/31 14:26:12    292s] #                 56379 
[03/31 14:26:12    292s] #
[03/31 14:26:12    292s] #Total number of DRC violations = 0
[03/31 14:26:12    292s] #Total number of net violated process antenna rule = 0
[03/31 14:26:12    292s] #
[03/31 14:26:12    292s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:26:12    293s] #
[03/31 14:26:12    293s] #Start Post Route wire spreading..
[03/31 14:26:12    293s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:26:12    293s] #
[03/31 14:26:12    293s] #Start DRC checking..
[03/31 14:26:15    296s] #   number of violations = 0
[03/31 14:26:15    296s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1075.21 (MB), peak = 1084.64 (MB)
[03/31 14:26:15    296s] #CELL_VIEW core,init has no DRC violation.
[03/31 14:26:15    296s] #Total number of DRC violations = 0
[03/31 14:26:15    296s] #Total number of net violated process antenna rule = 0
[03/31 14:26:15    296s] ### route signature (54) = 1223154780
[03/31 14:26:15    296s] ### violation signature (53) = 1905142130
[03/31 14:26:15    296s] #
[03/31 14:26:15    296s] #Start data preparation for wire spreading...
[03/31 14:26:15    296s] #
[03/31 14:26:15    296s] #Data preparation is done on Wed Mar 31 14:26:15 2021
[03/31 14:26:15    296s] #
[03/31 14:26:16    296s] #
[03/31 14:26:16    296s] #Start Post Route Wire Spread.
[03/31 14:26:17    297s] #Done with 600 horizontal wires in 1 hboxes and 589 vertical wires in 1 hboxes.
[03/31 14:26:17    297s] #Complete Post Route Wire Spread.
[03/31 14:26:17    297s] #
[03/31 14:26:17    297s] #Total wire length = 459662 um.
[03/31 14:26:17    297s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:26:17    297s] #Total wire length on LAYER Metal1 = 11856 um.
[03/31 14:26:17    297s] #Total wire length on LAYER Metal2 = 110122 um.
[03/31 14:26:17    297s] #Total wire length on LAYER Metal3 = 174607 um.
[03/31 14:26:17    297s] #Total wire length on LAYER Metal4 = 113979 um.
[03/31 14:26:17    297s] #Total wire length on LAYER Metal5 = 22736 um.
[03/31 14:26:17    297s] #Total wire length on LAYER Metal6 = 26362 um.
[03/31 14:26:17    297s] #Total number of vias = 56379
[03/31 14:26:17    297s] #Up-Via Summary (total 56379):
[03/31 14:26:17    297s] #           
[03/31 14:26:17    297s] #-----------------------
[03/31 14:26:17    297s] # Metal1          27094
[03/31 14:26:17    297s] # Metal2          20385
[03/31 14:26:17    297s] # Metal3           6731
[03/31 14:26:17    297s] # Metal4           1464
[03/31 14:26:17    297s] # Metal5            705
[03/31 14:26:17    297s] #-----------------------
[03/31 14:26:17    297s] #                 56379 
[03/31 14:26:17    297s] #
[03/31 14:26:17    297s] ### route signature (57) =  156422434
[03/31 14:26:17    297s] ### violation signature (56) = 1905142130
[03/31 14:26:17    297s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[03/31 14:26:17    297s] #
[03/31 14:26:17    297s] #Start DRC checking..
[03/31 14:26:20    300s] #   number of violations = 0
[03/31 14:26:20    300s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1074.11 (MB), peak = 1084.64 (MB)
[03/31 14:26:20    300s] #CELL_VIEW core,init has no DRC violation.
[03/31 14:26:20    300s] #Total number of DRC violations = 0
[03/31 14:26:20    300s] #Total number of net violated process antenna rule = 0
[03/31 14:26:20    300s] ### route signature (62) =  442936173
[03/31 14:26:20    300s] ### violation signature (61) = 1905142130
[03/31 14:26:20    301s] #   number of violations = 0
[03/31 14:26:20    301s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1034.05 (MB), peak = 1084.64 (MB)
[03/31 14:26:20    301s] #CELL_VIEW core,init has no DRC violation.
[03/31 14:26:20    301s] #Total number of DRC violations = 0
[03/31 14:26:20    301s] #Total number of net violated process antenna rule = 0
[03/31 14:26:20    301s] #Post Route wire spread is done.
[03/31 14:26:20    301s] #Total wire length = 459662 um.
[03/31 14:26:20    301s] #Total half perimeter of net bounding box = 311596 um.
[03/31 14:26:20    301s] #Total wire length on LAYER Metal1 = 11856 um.
[03/31 14:26:20    301s] #Total wire length on LAYER Metal2 = 110122 um.
[03/31 14:26:20    301s] #Total wire length on LAYER Metal3 = 174607 um.
[03/31 14:26:20    301s] #Total wire length on LAYER Metal4 = 113979 um.
[03/31 14:26:20    301s] #Total wire length on LAYER Metal5 = 22736 um.
[03/31 14:26:20    301s] #Total wire length on LAYER Metal6 = 26362 um.
[03/31 14:26:20    301s] #Total number of vias = 56379
[03/31 14:26:20    301s] #Up-Via Summary (total 56379):
[03/31 14:26:20    301s] #           
[03/31 14:26:20    301s] #-----------------------
[03/31 14:26:20    301s] # Metal1          27094
[03/31 14:26:20    301s] # Metal2          20385
[03/31 14:26:20    301s] # Metal3           6731
[03/31 14:26:20    301s] # Metal4           1464
[03/31 14:26:20    301s] # Metal5            705
[03/31 14:26:20    301s] #-----------------------
[03/31 14:26:20    301s] #                 56379 
[03/31 14:26:20    301s] #
[03/31 14:26:20    301s] ### route signature (64) =  442936173
[03/31 14:26:20    301s] ### violation signature (63) = 1905142130
[03/31 14:26:20    301s] #detailRoute Statistics:
[03/31 14:26:20    301s] #Cpu time = 00:00:09
[03/31 14:26:20    301s] #Elapsed time = 00:00:09
[03/31 14:26:20    301s] #Increased memory = 4.02 (MB)
[03/31 14:26:20    301s] #Total memory = 1030.59 (MB)
[03/31 14:26:20    301s] #Peak memory = 1084.64 (MB)
[03/31 14:26:20    301s] ### export route signature (65) =  442936173
[03/31 14:26:20    301s] #
[03/31 14:26:20    301s] #globalDetailRoute statistics:
[03/31 14:26:20    301s] #Cpu time = 00:00:10
[03/31 14:26:20    301s] #Elapsed time = 00:00:11
[03/31 14:26:20    301s] #Increased memory = 3.15 (MB)
[03/31 14:26:20    301s] #Total memory = 1024.82 (MB)
[03/31 14:26:20    301s] #Peak memory = 1084.64 (MB)
[03/31 14:26:20    301s] #Number of warnings = 26
[03/31 14:26:20    301s] #Total number of warnings = 94
[03/31 14:26:20    301s] #Number of fails = 0
[03/31 14:26:20    301s] #Total number of fails = 0
[03/31 14:26:20    301s] #Complete globalDetailRoute on Wed Mar 31 14:26:20 2021
[03/31 14:26:20    301s] #
[03/31 14:26:20    301s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1024.82 (MB), peak = 1084.64 (MB)
[03/31 14:26:20    301s] 
[03/31 14:26:20    301s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:26:20    301s] Severity  ID               Count  Summary                                  
[03/31 14:26:20    301s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[03/31 14:26:20    301s] *** Message Summary: 1 warning(s), 0 error(s)
[03/31 14:26:20    301s] 
[03/31 14:26:20    301s] ### 
[03/31 14:26:20    301s] ###   Scalability Statistics
[03/31 14:26:20    301s] ### 
[03/31 14:26:20    301s] ### --------------------------------+----------------+----------------+----------------+
[03/31 14:26:20    301s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/31 14:26:20    301s] ### --------------------------------+----------------+----------------+----------------+
[03/31 14:26:20    301s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[03/31 14:26:20    301s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[03/31 14:26:20    301s] ### --------------------------------+----------------+----------------+----------------+
[03/31 14:26:20    301s] ### 
[03/31 14:28:24    305s] <CMD> reset_parasitics
[03/31 14:28:24    305s] Performing RC Extraction ...
[03/31 14:28:24    305s] <CMD> extractRC
[03/31 14:28:24    305s] Extraction called for design 'core' of instances=5914 and nets=6178 using extraction engine 'preRoute' .
[03/31 14:28:24    305s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:28:24    305s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:28:24    305s] PreRoute RC Extraction called for design core.
[03/31 14:28:24    305s] RC Extraction called in multi-corner(1) mode.
[03/31 14:28:24    305s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/31 14:28:24    305s] Type 'man IMPEXT-6197' for more detail.
[03/31 14:28:24    305s] RCMode: PreRoute
[03/31 14:28:24    305s]       RC Corner Indexes            0   
[03/31 14:28:24    305s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:28:24    305s] Resistance Scaling Factor    : 1.00000 
[03/31 14:28:24    305s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:28:24    305s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:28:24    305s] Shrink Factor                : 1.00000
[03/31 14:28:24    305s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:28:24    305s] Updating RC grid for preRoute extraction ...
[03/31 14:28:24    305s] Initializing multi-corner resistance tables ...
[03/31 14:28:24    305s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1332.398M)
[03/31 14:28:24    305s] <CMD> rcOut -setload core.setload
[03/31 14:28:24    305s] <CMD> rcOut -setres core.setres
[03/31 14:28:24    305s] <CMD> rcOut -spf core.spf
[03/31 14:28:24    305s] Dumping SPF file.....
[03/31 14:28:25    306s] Created SPF File: core.spf
[03/31 14:28:25    306s] <CMD> rcOut -spef core.spef
[03/31 14:28:33    307s] <CMD> reset_parasitics
[03/31 14:28:33    307s] Performing RC Extraction ...
[03/31 14:28:33    307s] <CMD> extractRC
[03/31 14:28:33    307s] Extraction called for design 'core' of instances=5914 and nets=6178 using extraction engine 'preRoute' .
[03/31 14:28:33    307s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/31 14:28:33    307s] Type 'man IMPEXT-3530' for more detail.
[03/31 14:28:33    307s] PreRoute RC Extraction called for design core.
[03/31 14:28:33    307s] RC Extraction called in multi-corner(1) mode.
[03/31 14:28:33    307s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/31 14:28:33    307s] Type 'man IMPEXT-6197' for more detail.
[03/31 14:28:33    307s] RCMode: PreRoute
[03/31 14:28:33    307s]       RC Corner Indexes            0   
[03/31 14:28:33    307s] Capacitance Scaling Factor   : 1.00000 
[03/31 14:28:33    307s] Resistance Scaling Factor    : 1.00000 
[03/31 14:28:33    307s] Clock Cap. Scaling Factor    : 1.00000 
[03/31 14:28:33    307s] Clock Res. Scaling Factor    : 1.00000 
[03/31 14:28:33    307s] Shrink Factor                : 1.00000
[03/31 14:28:33    307s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/31 14:28:33    307s] Updating RC grid for preRoute extraction ...
[03/31 14:28:33    307s] Initializing multi-corner resistance tables ...
[03/31 14:28:33    307s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1337.672M)
[03/31 14:28:33    307s] <CMD> rcOut -setload core.setload
[03/31 14:28:33    307s] <CMD> rcOut -setres core.setres
[03/31 14:28:33    308s] <CMD> rcOut -spf core.spf
[03/31 14:28:33    308s] Dumping SPF file.....
[03/31 14:28:34    308s] Created SPF File: core.spf
[03/31 14:28:34    308s] <CMD> rcOut -spef core.spef
[03/31 14:29:52    310s] <CMD> all_hold_analysis_views 
[03/31 14:29:52    310s] <CMD> all_setup_analysis_views 
[03/31 14:30:12    311s] <CMD> write_sdf  -ideal_clock_network core.sdf
[03/31 14:30:12    311s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/31 14:30:12    311s] #################################################################################
[03/31 14:30:12    311s] # Design Stage: PostRoute
[03/31 14:30:12    311s] # Design Name: core
[03/31 14:30:12    311s] # Design Mode: 90nm
[03/31 14:30:12    311s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:30:12    311s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:30:12    311s] # Signoff Settings: SI Off 
[03/31 14:30:12    311s] #################################################################################
[03/31 14:30:12    311s] AAE_INFO: 1 threads acquired from CTE.
[03/31 14:30:12    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 1348.5M, InitMEM = 1348.5M)
[03/31 14:30:12    311s] Start delay calculation (fullDC) (1 T). (MEM=1348.49)
[03/31 14:30:12    311s] End AAE Lib Interpolated Model. (MEM=1364.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:13    312s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:14    313s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:14    313s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:14    313s] Total number of fetched objects 6049
[03/31 14:30:15    314s] Total number of fetched objects 6049
[03/31 14:30:15    314s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:30:15    314s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:30:15    314s] End delay calculation. (MEM=1406.49 CPU=0:00:02.4 REAL=0:00:02.0)
[03/31 14:30:15    314s] End delay calculation (fullDC). (MEM=1406.49 CPU=0:00:03.1 REAL=0:00:03.0)
[03/31 14:30:15    314s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1406.5M) ***
[03/31 14:30:19    315s] <CMD> write_sdf  -ideal_clock_network core.sdf
[03/31 14:30:19    315s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/31 14:30:19    315s] #################################################################################
[03/31 14:30:19    315s] # Design Stage: PostRoute
[03/31 14:30:19    315s] # Design Name: core
[03/31 14:30:19    315s] # Design Mode: 90nm
[03/31 14:30:19    315s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:30:19    315s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:30:19    315s] # Signoff Settings: SI Off 
[03/31 14:30:19    315s] #################################################################################
[03/31 14:30:20    315s] AAE_INFO: 1 threads acquired from CTE.
[03/31 14:30:20    315s] Topological Sorting (REAL = 0:00:00.0, MEM = 1390.3M, InitMEM = 1390.3M)
[03/31 14:30:20    315s] Start delay calculation (fullDC) (1 T). (MEM=1390.27)
[03/31 14:30:20    315s] End AAE Lib Interpolated Model. (MEM=1406.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:20    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    316s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:21    317s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:30:22    317s] Total number of fetched objects 6049
[03/31 14:30:23    318s] Total number of fetched objects 6049
[03/31 14:30:23    318s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:30:23    318s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/31 14:30:23    318s] End delay calculation. (MEM=1400.71 CPU=0:00:02.4 REAL=0:00:03.0)
[03/31 14:30:23    318s] End delay calculation (fullDC). (MEM=1400.71 CPU=0:00:03.1 REAL=0:00:03.0)
[03/31 14:30:23    318s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1400.7M) ***
[03/31 14:33:09    328s] <CMD> set_power_analysis_mode -reset
[03/31 14:33:09    328s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[03/31 14:33:12    329s] <CMD> set_power_analysis_mode -reset
[03/31 14:33:12    329s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[03/31 14:35:25    331s] <CMD> set_power_output_dir -reset
[03/31 14:35:25    331s] <CMD> set_power_output_dir .
[03/31 14:35:25    331s] <CMD> set_default_switching_activity -reset
[03/31 14:35:25    331s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[03/31 14:35:25    331s] <CMD> read_activity_file -reset
[03/31 14:35:25    331s] <CMD> set_power -reset
[03/31 14:35:25    331s] <CMD> set_powerup_analysis -reset
[03/31 14:35:25    331s] <CMD> set_dynamic_power_simulation -reset
[03/31 14:35:25    331s] <CMD> report_power -rail_analysis_format VS -outfile ./core.rpt
[03/31 14:35:25    331s] 
[03/31 14:35:25    331s] Power Net Detected:
[03/31 14:35:25    331s]     Voltage	    Name
[03/31 14:35:25    331s]     0.00V	    VSS
[03/31 14:35:25    331s]     1.62V	    VDD
[03/31 14:35:25    331s] #################################################################################
[03/31 14:35:25    331s] # Design Stage: PostRoute
[03/31 14:35:25    331s] # Design Name: core
[03/31 14:35:25    331s] # Design Mode: 90nm
[03/31 14:35:25    331s] # Analysis Mode: MMMC Non-OCV 
[03/31 14:35:25    331s] # Parasitics Mode: No SPEF/RCDB
[03/31 14:35:25    331s] # Signoff Settings: SI Off 
[03/31 14:35:25    331s] #################################################################################
[03/31 14:35:25    332s] AAE_INFO: 1 threads acquired from CTE.
[03/31 14:35:25    332s] Calculate delays in BcWc mode...
[03/31 14:35:25    332s] Topological Sorting (REAL = 0:00:00.0, MEM = 1404.5M, InitMEM = 1404.5M)
[03/31 14:35:25    332s] Start delay calculation (fullDC) (1 T). (MEM=1404.49)
[03/31 14:35:25    332s] End AAE Lib Interpolated Model. (MEM=1420.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net pc_out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    332s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:26    333s] **WARN: (IMPESI-3014):	The RC network is incomplete for net rs2_val_sx[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/31 14:35:27    333s] Total number of fetched objects 6049
[03/31 14:35:27    333s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/31 14:35:27    333s] End delay calculation. (MEM=1400.68 CPU=0:00:01.1 REAL=0:00:01.0)
[03/31 14:35:27    333s] End delay calculation (fullDC). (MEM=1400.68 CPU=0:00:01.6 REAL=0:00:02.0)
[03/31 14:35:27    333s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1400.7M) ***
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Begin Power Analysis
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s]     0.00V	    VSS
[03/31 14:35:27    333s]     1.62V	    VDD
[03/31 14:35:27    333s] Begin Processing Timing Library for Power Calculation
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Begin Processing Timing Library for Power Calculation
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1090.80MB/1090.80MB)
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] clk(31.25MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1091.12MB/1091.12MB)
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Begin Processing User Attributes
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1091.16MB/1091.16MB)
[03/31 14:35:27    333s] 
[03/31 14:35:27    333s] Begin Processing Signal Activity
[03/31 14:35:27    333s] 
[03/31 14:35:27    334s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1091.41MB/1091.41MB)
[03/31 14:35:27    334s] 
[03/31 14:35:27    334s] Begin Power Computation
[03/31 14:35:27    334s] 
[03/31 14:35:27    334s]       ----------------------------------------------------------
[03/31 14:35:27    334s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:35:27    334s]       # of cell(s) missing power table: 0
[03/31 14:35:27    334s]       # of cell(s) missing leakage table: 0
[03/31 14:35:27    334s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:35:27    334s]       ----------------------------------------------------------
[03/31 14:35:27    334s] 
[03/31 14:35:27    334s] 
[03/31 14:35:28    335s] Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total)=1091.77MB/1091.77MB)
[03/31 14:35:28    335s] 
[03/31 14:35:28    335s] Begin Processing User Attributes
[03/31 14:35:28    335s] 
[03/31 14:35:28    335s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1091.81MB/1091.81MB)
[03/31 14:35:28    335s] 
[03/31 14:35:28    335s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1091.81MB/1091.81MB)
[03/31 14:35:28    335s] 
[03/31 14:35:34    336s] <CMD> set_power_output_dir -reset
[03/31 14:35:34    336s] <CMD> set_power_output_dir .
[03/31 14:35:34    336s] <CMD> set_default_switching_activity -reset
[03/31 14:35:34    336s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[03/31 14:35:34    336s] <CMD> read_activity_file -reset
[03/31 14:35:34    336s] <CMD> set_power -reset
[03/31 14:35:34    336s] <CMD> set_powerup_analysis -reset
[03/31 14:35:34    336s] <CMD> set_dynamic_power_simulation -reset
[03/31 14:35:34    336s] <CMD> report_power -rail_analysis_format VS -outfile ./core.rpt
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Begin Power Analysis
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s]     0.00V	    VSS
[03/31 14:35:34    336s]     1.62V	    VDD
[03/31 14:35:34    336s] Begin Processing Timing Library for Power Calculation
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Begin Processing Timing Library for Power Calculation
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Begin Processing Power Net/Grid for Power Calculation
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Begin Processing Timing Window Data for Power Calculation
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Begin Processing User Attributes
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:34    336s] 
[03/31 14:35:34    336s] Begin Processing Signal Activity
[03/31 14:35:34    336s] 
[03/31 14:35:35    336s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:35    336s] 
[03/31 14:35:35    336s] Begin Power Computation
[03/31 14:35:35    336s] 
[03/31 14:35:35    336s]       ----------------------------------------------------------
[03/31 14:35:35    336s]       # of cell(s) missing both power/leakage table: 0
[03/31 14:35:35    336s]       # of cell(s) missing power table: 0
[03/31 14:35:35    336s]       # of cell(s) missing leakage table: 0
[03/31 14:35:35    336s]       # of MSMV cell(s) missing power_level: 0
[03/31 14:35:35    336s]       ----------------------------------------------------------
[03/31 14:35:35    336s] 
[03/31 14:35:35    336s] 
[03/31 14:35:36    337s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:36    337s] 
[03/31 14:35:36    337s] Begin Processing User Attributes
[03/31 14:35:36    337s] 
[03/31 14:35:36    337s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:36    337s] 
[03/31 14:35:36    337s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1092.31MB/1092.31MB)
[03/31 14:35:36    337s] 
[03/31 14:37:18    339s] <CMD> saveNetlist core.v
[03/31 14:37:18    339s] Writing Netlist "core.v" ...
[03/31 14:38:40    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:40    340s] <CMD> global dbgLefDefOutVersion
[03/31 14:38:40    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:40    340s] <CMD> defOut -floorplan -netlist -routing core.def
[03/31 14:38:40    340s] Writing DEF file 'core.def', current time is Wed Mar 31 14:38:40 2021 ...
[03/31 14:38:40    340s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/31 14:38:40    340s] DEF file 'core.def' is written, current time is Wed Mar 31 14:38:40 2021 ...
[03/31 14:38:40    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:40    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:44    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:44    340s] <CMD> global dbgLefDefOutVersion
[03/31 14:38:44    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:44    340s] <CMD> defOut -floorplan -netlist -routing core.def
[03/31 14:38:44    340s] Writing DEF file 'core.def', current time is Wed Mar 31 14:38:44 2021 ...
[03/31 14:38:44    340s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/31 14:38:44    340s] DEF file 'core.def' is written, current time is Wed Mar 31 14:38:44 2021 ...
[03/31 14:38:44    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:44    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:46    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:46    340s] <CMD> global dbgLefDefOutVersion
[03/31 14:38:46    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:46    340s] <CMD> defOut -floorplan -netlist -routing core.def
[03/31 14:38:46    340s] Writing DEF file 'core.def', current time is Wed Mar 31 14:38:46 2021 ...
[03/31 14:38:46    340s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/31 14:38:46    340s] DEF file 'core.def' is written, current time is Wed Mar 31 14:38:46 2021 ...
[03/31 14:38:46    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:38:46    340s] <CMD> set dbgLefDefOutVersion 5.8
[03/31 14:41:14    342s] <CMD> reportGateCount -level 5 -limit 100 -outfile core.gateCount
[03/31 14:41:14    342s] Gate area 9.9792 um^2
[03/31 14:41:14    342s] [0] core Gates=16933 Cells=5914 Area=168984.4 um^2
[03/31 14:41:14    342s] [1] core_alu_sll_43_28 Gates=253 Cells=155 Area=2528.1 um^2
[03/31 14:41:14    342s] [1] core_alu_srl_47_28 Gates=253 Cells=155 Area=2528.1 um^2
[03/31 14:41:14    342s] [1] core_alu_sub_42_28_Y_core_alu_add_41_29 Gates=297 Cells=66 Area=2963.8 um^2
[03/31 14:41:14    342s] [1] core_control Gates=257 Cells=184 Area=2568.0 um^2
[03/31 14:41:14    342s] [1] crypto_fu Gates=3206 Cells=1798 Area=31996.6 um^2
[03/31 14:41:14    342s] [2] crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_fwd Gates=267 Cells=136 Area=2671.1 um^2
[03/31 14:41:14    342s] [2] crypto_fu/i_riscv_crypto_fu_aes32_i_aes_sbox_inv Gates=266 Cells=127 Area=2654.5 um^2
[03/31 14:41:14    342s] [2] crypto_fu/i_riscv_crypto_fu_ssha512 Gates=642 Cells=363 Area=6406.6 um^2
[03/31 14:41:14    342s] [2] crypto_fu/i_riscv_crypto_fu_ssm4_i_sm4_sbox Gates=271 Cells=137 Area=2704.4 um^2
[03/31 14:41:14    342s] [1] pc_adder_add_4_17 Gates=218 Cells=34 Area=2175.5 um^2
[03/31 14:41:14    342s] [1] pc_latch Gates=224 Cells=32 Area=2235.3 um^2
[03/31 14:41:14    342s] [1] register_file Gates=10912 Cells=2640 Area=108899.7 um^2
[03/31 14:43:06    343s] **ERROR: (IMPOGDS-1850):	Stream file name is missing.
[03/31 14:45:24    343s] *** Memory Usage v#1 (Current mem = 1326.605M, initial mem = 233.340M) ***
[03/31 14:45:24    343s] 
[03/31 14:45:24    343s] *** Summary of all messages that are not suppressed in this session:
[03/31 14:45:24    343s] Severity  ID               Count  Summary                                  
[03/31 14:45:24    343s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/31 14:45:24    343s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/31 14:45:24    343s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/31 14:45:24    343s] ERROR     IMPOGDS-1850         2  Stream file name is missing.             
[03/31 14:45:24    343s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[03/31 14:45:24    343s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[03/31 14:45:24    343s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/31 14:45:24    343s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[03/31 14:45:24    343s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[03/31 14:45:24    343s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[03/31 14:45:24    343s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[03/31 14:45:24    343s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/31 14:45:24    343s] WARNING   IMPESI-3014        342  The RC network is incomplete for net %s....
[03/31 14:45:24    343s] WARNING   IMPPP-136            8  The currently specified %s spacing %.4f ...
[03/31 14:45:24    343s] WARNING   IMPPP-170           16  The power planner failed to create a wir...
[03/31 14:45:24    343s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[03/31 14:45:24    343s] WARNING   IMPSR-468           12  Cannot find any standard cell pin connec...
[03/31 14:45:24    343s] WARNING   IMPSR-1253           6  Cannot find any standard cell pin connec...
[03/31 14:45:24    343s] WARNING   IMPSR-1254           6  Cannot find any block pin of net %s. Che...
[03/31 14:45:24    343s] WARNING   IMPSR-1256           6  Cannot find any CORE class pad pin of ne...
[03/31 14:45:24    343s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/31 14:45:24    343s] ERROR     IMPSP-9099           4  Scan chains exist in this design but are...
[03/31 14:45:24    343s] WARNING   IMPOAX-793           3  Problem in processing library definition...
[03/31 14:45:24    343s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[03/31 14:45:24    343s] WARNING   SDF-808              2  The software is currently operating in a...
[03/31 14:45:24    343s] WARNING   TCLCMD-1457          2  Skipped unsupported command: %s          
[03/31 14:45:24    343s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[03/31 14:45:24    343s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[03/31 14:45:24    343s] *** Message Summary: 1444 warning(s), 6 error(s)
[03/31 14:45:24    343s] 
[03/31 14:45:24    343s] --- Ending "Innovus" (totcpu=0:05:44, real=1:35:42, mem=1326.6M) ---
