-- Bibliotecas
library IEEE;
use IEEE.std_logic_1164.all;

-- Declaracion de entidad del testbench (sin puertos)
entity contNb_ModM_tb is
end entity contNb_ModM_tb;

-- Cuerpo de arquitectura
architecture contNb_ModM_tb_arq of contNb_ModM_tb is
	-- Parte declarativa
	constant N_tb: natural := 5;
	constant M_tb: natural := 12;
	
	signal clk_tb: std_logic := '0';
	signal rst_tb: std_logic := '1';
	signal ena_tb: std_logic := '1';
	signal q_tb: std_logic_vector(N_tb-1 downto 0);

begin
	-- Parte descriptiva
	clk_tb <= not clk_tb after 10 ns;
	--ena_tb <= '0' after 105 ns, '1' after 120 ns;
	rst_tb <= '0' after 40 ns;
	
	contNb_ModM_inst: entity work.contNb_ModM
	generic map(
	   N => N_tb,
	   M => M_tb
	)
	
	port map(
			clk_i => clk_tb,
			rst_i => rst_tb,
			ena_i => ena_tb,
			q_o   => q_tb
		);
end architecture contNb_ModM_tb_arq;