0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA learning/tool/sea_azpr-master/hw/project/vivado2020/vivado2020.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_addr_dec.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,bus,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_addr_dec.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_arbiter.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,bus_addr_dec,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_arbiter.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/bus_if.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,bus_arbiter,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_master_mux.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_slave_mux.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,bus_master_mux,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_slave_mux.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/rtl/chip.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,bus_slave_mux,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/alu.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,alu,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/bus_if.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/rtl/bus_master_mux.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,bus_if,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/cpu.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/ctrl.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h,cpu,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/ctrl.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/decoder.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h,ctrl,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/decoder.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/ex_reg.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,decoder,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/ex_reg.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/ex_stage.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,ex_reg,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/ex_stage.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/rtl/gpio.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,ex_stage,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/gpr.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/id_reg.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,gpr,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/id_reg.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/id_stage.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,id_reg,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/id_stage.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/if_reg.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,id_stage,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/if_reg.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/if_stage.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,if_reg,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/if_stage.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_ctrl.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,if_stage,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_ctrl.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_reg.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h,mem_ctrl,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_reg.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_stage.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,mem_reg,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/mem_stage.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/rtl/rom.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/isa.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h,mem_stage,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/spm.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/timer/rtl/timer.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h,spm,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/rtl/gpio.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/gpr.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h,gpio,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/rtl/rom.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/spm.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h,rom,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/timer/include/timer.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/timer/rtl/timer.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_dcm.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/timer/include/timer.h,timer,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/uart/include/uart.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h,1595516261,verilog,,,,,,,,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_dcm.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_dpram.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h,x_s3e_dcm,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_dpram.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_sprom.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/spm.h,x_s3e_dpram,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/lib/x_s3e_sprom.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/test/chip_top_test.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h,x_s3e_sprom,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/rtl/chip.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/rtl/chip_top.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/rom/include/rom.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/timer/include/timer.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/uart/include/uart.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h,chip,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/rtl/chip_top.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/rtl/clk_gen.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h,chip_top,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/rtl/clk_gen.v,1595516261,verilog,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/rtl/cpu.v,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h,clk_gen,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/test/chip_top_test.v,1595516261,verilog,,,D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/nettype.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/stddef.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/top/include/global_config.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/bus/include/bus.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/cpu/include/cpu.h;D:/FPGA learning/tool/sea_azpr-master/hw/rtl_sea/io/gpio/include/gpio.h,chip_top_test,,,../../../../../../rtl_sea/bus/include;../../../../../../rtl_sea/cpu/include;../../../../../../rtl_sea/io/gpio/include;../../../../../../rtl_sea/io/rom/include;../../../../../../rtl_sea/io/timer/include;../../../../../../rtl_sea/io/uart/include;../../../../../../rtl_sea/top/include,,,,,
