// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/26/2021 20:08:39"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	clock50,
	reset_n,
	switchR,
	switchG,
	switchB,
	HDMI_I2S0,
	HDMI_MCLK,
	HDMI_LRCLK,
	HDMI_SCLK,
	HDMI_TX_D,
	HDMI_TX_VS,
	HDMI_TX_HS,
	HDMI_TX_DE,
	HDMI_TX_CLK,
	HDMI_TX_INT,
	HDMI_I2C_SDA,
	HDMI_I2C_SCL,
	READY);
input 	clock50;
input 	reset_n;
input 	switchR;
input 	switchG;
input 	switchB;
output 	HDMI_I2S0;
output 	HDMI_MCLK;
output 	HDMI_LRCLK;
output 	HDMI_SCLK;
output 	[23:0] HDMI_TX_D;
output 	HDMI_TX_VS;
output 	HDMI_TX_HS;
output 	HDMI_TX_DE;
output 	HDMI_TX_CLK;
input 	HDMI_TX_INT;
inout 	HDMI_I2C_SDA;
output 	HDMI_I2C_SCL;
output 	READY;

// Design Ports Information
// switchG	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switchB	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_I2S0	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_MCLK	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_LRCLK	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_SCLK	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[5]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[7]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[13]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[14]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[16]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[17]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[18]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[19]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[20]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[21]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[22]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_D[23]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_VS	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_HS	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_DE	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_CLK	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_I2C_SCL	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READY	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_I2C_SDA	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock50	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switchR	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_TX_INT	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \switchG~input_o ;
wire \switchB~input_o ;
wire \clock50~input_o ;
wire \clock50~inputCLKENA0_outclk ;
wire \I2C_HDMI_Config|Add0~61_sumout ;
wire \reset_n~input_o ;
wire \I2C_HDMI_Config|Add0~14 ;
wire \I2C_HDMI_Config|Add0~17_sumout ;
wire \I2C_HDMI_Config|Add0~18 ;
wire \I2C_HDMI_Config|Add0~21_sumout ;
wire \I2C_HDMI_Config|Add0~22 ;
wire \I2C_HDMI_Config|Add0~25_sumout ;
wire \I2C_HDMI_Config|Add0~26 ;
wire \I2C_HDMI_Config|Add0~29_sumout ;
wire \I2C_HDMI_Config|Add0~30 ;
wire \I2C_HDMI_Config|Add0~33_sumout ;
wire \I2C_HDMI_Config|Add0~34 ;
wire \I2C_HDMI_Config|Add0~37_sumout ;
wire \I2C_HDMI_Config|Add0~38 ;
wire \I2C_HDMI_Config|Add0~1_sumout ;
wire \I2C_HDMI_Config|LessThan0~1_combout ;
wire \I2C_HDMI_Config|LessThan0~2_combout ;
wire \I2C_HDMI_Config|Add0~2 ;
wire \I2C_HDMI_Config|Add0~45_sumout ;
wire \I2C_HDMI_Config|Add0~46 ;
wire \I2C_HDMI_Config|Add0~49_sumout ;
wire \I2C_HDMI_Config|Add0~50 ;
wire \I2C_HDMI_Config|Add0~41_sumout ;
wire \I2C_HDMI_Config|Add0~42 ;
wire \I2C_HDMI_Config|Add0~53_sumout ;
wire \I2C_HDMI_Config|LessThan0~3_combout ;
wire \I2C_HDMI_Config|LessThan0~4_combout ;
wire \I2C_HDMI_Config|Add0~62 ;
wire \I2C_HDMI_Config|Add0~57_sumout ;
wire \I2C_HDMI_Config|Add0~58 ;
wire \I2C_HDMI_Config|Add0~5_sumout ;
wire \I2C_HDMI_Config|Add0~6 ;
wire \I2C_HDMI_Config|Add0~9_sumout ;
wire \I2C_HDMI_Config|Add0~10 ;
wire \I2C_HDMI_Config|Add0~13_sumout ;
wire \I2C_HDMI_Config|LessThan0~0_combout ;
wire \I2C_HDMI_Config|mI2C_CTRL_CLK~0_combout ;
wire \I2C_HDMI_Config|mI2C_CTRL_CLK~q ;
wire \I2C_HDMI_Config|u0|wrd|ST[1]~2_combout ;
wire \I2C_HDMI_Config|u0|wrd|ST[0]~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|ST[3]~3_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector0~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector0~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|END_OK~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|END_OK~q ;
wire \HDMI_I2C_SDA~input_o ;
wire \I2C_HDMI_Config|u0|wrd|ACK_OK~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~5_sumout ;
wire \I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~6 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~1_sumout ;
wire \I2C_HDMI_Config|u0|wrd|CNT[1]~feeder_combout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~2 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~29_sumout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~30 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~25_sumout ;
wire \I2C_HDMI_Config|u0|wrd|Equal0~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|BYTE[0]~3_combout ;
wire \I2C_HDMI_Config|u0|wrd|BYTE[1]~2_combout ;
wire \I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~26 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~9_sumout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~10 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~21_sumout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~22 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~17_sumout ;
wire \I2C_HDMI_Config|u0|wrd|Add0~18 ;
wire \I2C_HDMI_Config|u0|wrd|Add0~13_sumout ;
wire \I2C_HDMI_Config|u0|wrd|Equal0~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Equal0~2_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector1~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|ACK_OK~2_combout ;
wire \I2C_HDMI_Config|u0|wrd|ACK_OK~q ;
wire \I2C_HDMI_Config|Selector1~0_combout ;
wire \HDMI_TX_INT~input_o ;
wire \I2C_HDMI_Config|LUT_INDEX[0]~2_combout ;
wire \I2C_HDMI_Config|LUT_INDEX[1]~4_combout ;
wire \I2C_HDMI_Config|LUT_INDEX[2]~3_combout ;
wire \I2C_HDMI_Config|Add1~0_combout ;
wire \I2C_HDMI_Config|LUT_INDEX[3]~1_combout ;
wire \I2C_HDMI_Config|LUT_INDEX[4]~0_combout ;
wire \I2C_HDMI_Config|LessThan1~0_combout ;
wire \I2C_HDMI_Config|mSetup_ST.0000~q ;
wire \I2C_HDMI_Config|Selector2~0_combout ;
wire \I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ;
wire \I2C_HDMI_Config|mSetup_ST~12_combout ;
wire \I2C_HDMI_Config|mSetup_ST.0010~q ;
wire \I2C_HDMI_Config|mSetup_ST.0001~q ;
wire \I2C_HDMI_Config|Selector0~0_combout ;
wire \I2C_HDMI_Config|mI2C_GO~q ;
wire \I2C_HDMI_Config|u0|wrd|Selector7~2_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector7~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector7~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector7~3_combout ;
wire \I2C_HDMI_Config|u0|wrd|ST[4]~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[5]~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[5]~0_combout ;
wire \I2C_HDMI_Config|WideOr10~0_combout ;
wire \I2C_HDMI_Config|mI2C_DATA[7]~0_combout ;
wire \I2C_HDMI_Config|WideOr2~0_combout ;
wire \I2C_HDMI_Config|WideOr4~0_combout ;
wire \I2C_HDMI_Config|WideOr12~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[0]~5_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[0]~4_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[0]~6_combout ;
wire \I2C_HDMI_Config|WideOr15~0_combout ;
wire \I2C_HDMI_Config|WideOr7~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector35~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[0]~2_combout ;
wire \I2C_HDMI_Config|u0|wrd|A[8]~3_combout ;
wire \I2C_HDMI_Config|WideOr14~0_combout ;
wire \I2C_HDMI_Config|WideOr6~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector34~0_combout ;
wire \I2C_HDMI_Config|WideOr5~0_combout ;
wire \I2C_HDMI_Config|WideOr13~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector33~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector32~0_combout ;
wire \I2C_HDMI_Config|WideOr3~0_combout ;
wire \I2C_HDMI_Config|WideOr11~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector31~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector30~0_combout ;
wire \I2C_HDMI_Config|WideOr9~0_combout ;
wire \I2C_HDMI_Config|WideOr1~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector29~0_combout ;
wire \I2C_HDMI_Config|WideOr0~0_combout ;
wire \I2C_HDMI_Config|WideOr8~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector28~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|SDAO~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|SDAO~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|SDAO~q ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vgaHdmi|Add0~29_sumout ;
wire \vgaHdmi|Add0~6 ;
wire \vgaHdmi|Add0~17_sumout ;
wire \vgaHdmi|pixelV[5]~feeder_combout ;
wire \vgaHdmi|Add1~1_sumout ;
wire \vgaHdmi|Add1~18 ;
wire \vgaHdmi|Add1~21_sumout ;
wire \vgaHdmi|Add1~22 ;
wire \vgaHdmi|Add1~25_sumout ;
wire \vgaHdmi|pixelH[6]~DUPLICATE_q ;
wire \vgaHdmi|Add1~26 ;
wire \vgaHdmi|Add1~29_sumout ;
wire \vgaHdmi|pixelH[7]~DUPLICATE_q ;
wire \vgaHdmi|Add1~30 ;
wire \vgaHdmi|Add1~33_sumout ;
wire \vgaHdmi|pixelH[8]~DUPLICATE_q ;
wire \vgaHdmi|Add1~34 ;
wire \vgaHdmi|Add1~37_sumout ;
wire \vgaHdmi|LessThan3~0_combout ;
wire \vgaHdmi|LessThan3~1_combout ;
wire \vgaHdmi|Add1~2 ;
wire \vgaHdmi|Add1~5_sumout ;
wire \vgaHdmi|Add1~6 ;
wire \vgaHdmi|Add1~9_sumout ;
wire \vgaHdmi|Add1~10 ;
wire \vgaHdmi|Add1~13_sumout ;
wire \vgaHdmi|Add1~14 ;
wire \vgaHdmi|Add1~17_sumout ;
wire \vgaHdmi|Equal0~1_combout ;
wire \vgaHdmi|Equal0~0_combout ;
wire \vgaHdmi|Equal0~2_combout ;
wire \vgaHdmi|Add0~18 ;
wire \vgaHdmi|Add0~21_sumout ;
wire \vgaHdmi|Add0~22 ;
wire \vgaHdmi|Add0~25_sumout ;
wire \vgaHdmi|pixelV[7]~DUPLICATE_q ;
wire \vgaHdmi|pixelV[6]~DUPLICATE_q ;
wire \vgaHdmi|Add0~26 ;
wire \vgaHdmi|Add0~9_sumout ;
wire \vgaHdmi|Add0~10 ;
wire \vgaHdmi|Add0~1_sumout ;
wire \vgaHdmi|Equal1~0_combout ;
wire \vgaHdmi|Equal1~1_combout ;
wire \vgaHdmi|Equal1~3_combout ;
wire \vgaHdmi|always0~1_combout ;
wire \vgaHdmi|Add0~30 ;
wire \vgaHdmi|Add0~33_sumout ;
wire \vgaHdmi|Add0~34 ;
wire \vgaHdmi|Add0~37_sumout ;
wire \vgaHdmi|Add0~38 ;
wire \vgaHdmi|Add0~13_sumout ;
wire \vgaHdmi|Add0~14 ;
wire \vgaHdmi|Add0~5_sumout ;
wire \switchR~input_o ;
wire \switchR~inputCLKENA0_outclk ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0_combout ;
wire \~GND~combout ;
wire \vgaHdmi|pixelH[2]~DUPLICATE_q ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \vgaHdmi|Equal1~2_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20_combout ;
wire \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ;
wire \vgaHdmi|always0~0_combout ;
wire \vgaHdmi|vsync~q ;
wire \vgaHdmi|hsync~1_combout ;
wire \vgaHdmi|hsync~2_combout ;
wire \vgaHdmi|hsync~0_combout ;
wire \vgaHdmi|hsync~q ;
wire \vgaHdmi|LessThan7~0_combout ;
wire \vgaHdmi|always1~0_combout ;
wire \vgaHdmi|dataEnable~q ;
wire \vgaHdmi|vgaClock~0_combout ;
wire \vgaHdmi|vgaClock~q ;
wire \I2C_HDMI_Config|u0|wrd|Selector11~1_combout ;
wire \I2C_HDMI_Config|u0|wrd|Selector11~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|SCLO~0_combout ;
wire \I2C_HDMI_Config|u0|wrd|SCLO~q ;
wire \I2C_HDMI_Config|READY~0_combout ;
wire \I2C_HDMI_Config|READY~q ;
wire [3:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w ;
wire [9:0] \vgaHdmi|pixelV ;
wire [9:0] \vgaHdmi|pixelH ;
wire [7:0] \I2C_HDMI_Config|u0|wrd|CNT ;
wire [15:0] \I2C_HDMI_Config|mI2C_CLK_DIV ;
wire [23:0] \I2C_HDMI_Config|mI2C_DATA ;
wire [7:0] \I2C_HDMI_Config|u0|wrd|ST ;
wire [6:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b ;
wire [5:0] \I2C_HDMI_Config|LUT_INDEX ;
wire [7:0] \I2C_HDMI_Config|u0|wrd|BYTE ;
wire [8:0] \I2C_HDMI_Config|u0|wrd|A ;
wire [0:0] \pll_25|pll_25_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll_25|pll_25_inst|altera_pll_i|locked_wire ;
wire [0:0] \pll_25|pll_25_inst|altera_pll_i|outclk_wire ;

wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [7:0] \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HDMI_I2S0~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_I2S0),
	.obar());
// synopsys translate_off
defparam \HDMI_I2S0~output .bus_hold = "false";
defparam \HDMI_I2S0~output .open_drain_output = "true";
defparam \HDMI_I2S0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \HDMI_MCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_MCLK),
	.obar());
// synopsys translate_off
defparam \HDMI_MCLK~output .bus_hold = "false";
defparam \HDMI_MCLK~output .open_drain_output = "true";
defparam \HDMI_MCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \HDMI_LRCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_LRCLK),
	.obar());
// synopsys translate_off
defparam \HDMI_LRCLK~output .bus_hold = "false";
defparam \HDMI_LRCLK~output .open_drain_output = "true";
defparam \HDMI_LRCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HDMI_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_SCLK),
	.obar());
// synopsys translate_off
defparam \HDMI_SCLK~output .bus_hold = "false";
defparam \HDMI_SCLK~output .open_drain_output = "true";
defparam \HDMI_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HDMI_TX_D[0]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[0]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[0]~output .bus_hold = "false";
defparam \HDMI_TX_D[0]~output .open_drain_output = "false";
defparam \HDMI_TX_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \HDMI_TX_D[1]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[1]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[1]~output .bus_hold = "false";
defparam \HDMI_TX_D[1]~output .open_drain_output = "false";
defparam \HDMI_TX_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \HDMI_TX_D[2]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[2]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[2]~output .bus_hold = "false";
defparam \HDMI_TX_D[2]~output .open_drain_output = "false";
defparam \HDMI_TX_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \HDMI_TX_D[3]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[3]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[3]~output .bus_hold = "false";
defparam \HDMI_TX_D[3]~output .open_drain_output = "false";
defparam \HDMI_TX_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \HDMI_TX_D[4]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[4]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[4]~output .bus_hold = "false";
defparam \HDMI_TX_D[4]~output .open_drain_output = "false";
defparam \HDMI_TX_D[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \HDMI_TX_D[5]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[5]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[5]~output .bus_hold = "false";
defparam \HDMI_TX_D[5]~output .open_drain_output = "false";
defparam \HDMI_TX_D[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \HDMI_TX_D[6]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[6]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[6]~output .bus_hold = "false";
defparam \HDMI_TX_D[6]~output .open_drain_output = "false";
defparam \HDMI_TX_D[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \HDMI_TX_D[7]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[7]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[7]~output .bus_hold = "false";
defparam \HDMI_TX_D[7]~output .open_drain_output = "false";
defparam \HDMI_TX_D[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \HDMI_TX_D[8]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[8]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[8]~output .bus_hold = "false";
defparam \HDMI_TX_D[8]~output .open_drain_output = "false";
defparam \HDMI_TX_D[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \HDMI_TX_D[9]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[9]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[9]~output .bus_hold = "false";
defparam \HDMI_TX_D[9]~output .open_drain_output = "false";
defparam \HDMI_TX_D[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \HDMI_TX_D[10]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[10]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[10]~output .bus_hold = "false";
defparam \HDMI_TX_D[10]~output .open_drain_output = "false";
defparam \HDMI_TX_D[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[11]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[11]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[11]~output .bus_hold = "false";
defparam \HDMI_TX_D[11]~output .open_drain_output = "false";
defparam \HDMI_TX_D[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \HDMI_TX_D[12]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[12]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[12]~output .bus_hold = "false";
defparam \HDMI_TX_D[12]~output .open_drain_output = "false";
defparam \HDMI_TX_D[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[13]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[13]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[13]~output .bus_hold = "false";
defparam \HDMI_TX_D[13]~output .open_drain_output = "false";
defparam \HDMI_TX_D[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[14]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[14]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[14]~output .bus_hold = "false";
defparam \HDMI_TX_D[14]~output .open_drain_output = "false";
defparam \HDMI_TX_D[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \HDMI_TX_D[15]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[15]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[15]~output .bus_hold = "false";
defparam \HDMI_TX_D[15]~output .open_drain_output = "false";
defparam \HDMI_TX_D[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \HDMI_TX_D[16]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[16]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[16]~output .bus_hold = "false";
defparam \HDMI_TX_D[16]~output .open_drain_output = "false";
defparam \HDMI_TX_D[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[17]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[17]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[17]~output .bus_hold = "false";
defparam \HDMI_TX_D[17]~output .open_drain_output = "false";
defparam \HDMI_TX_D[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[18]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[18]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[18]~output .bus_hold = "false";
defparam \HDMI_TX_D[18]~output .open_drain_output = "false";
defparam \HDMI_TX_D[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[19]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[19]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[19]~output .bus_hold = "false";
defparam \HDMI_TX_D[19]~output .open_drain_output = "false";
defparam \HDMI_TX_D[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \HDMI_TX_D[20]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[20]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[20]~output .bus_hold = "false";
defparam \HDMI_TX_D[20]~output .open_drain_output = "false";
defparam \HDMI_TX_D[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \HDMI_TX_D[21]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[21]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[21]~output .bus_hold = "false";
defparam \HDMI_TX_D[21]~output .open_drain_output = "false";
defparam \HDMI_TX_D[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \HDMI_TX_D[22]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[22]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[22]~output .bus_hold = "false";
defparam \HDMI_TX_D[22]~output .open_drain_output = "false";
defparam \HDMI_TX_D[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \HDMI_TX_D[23]~output (
	.i(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_D[23]),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[23]~output .bus_hold = "false";
defparam \HDMI_TX_D[23]~output .open_drain_output = "false";
defparam \HDMI_TX_D[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HDMI_TX_VS~output (
	.i(!\vgaHdmi|vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_VS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_VS~output .bus_hold = "false";
defparam \HDMI_TX_VS~output .open_drain_output = "false";
defparam \HDMI_TX_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \HDMI_TX_HS~output (
	.i(!\vgaHdmi|hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_HS),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_HS~output .bus_hold = "false";
defparam \HDMI_TX_HS~output .open_drain_output = "false";
defparam \HDMI_TX_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HDMI_TX_DE~output (
	.i(\vgaHdmi|dataEnable~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_DE),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_DE~output .bus_hold = "false";
defparam \HDMI_TX_DE~output .open_drain_output = "false";
defparam \HDMI_TX_DE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HDMI_TX_CLK~output (
	.i(\vgaHdmi|vgaClock~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_TX_CLK),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_CLK~output .bus_hold = "false";
defparam \HDMI_TX_CLK~output .open_drain_output = "false";
defparam \HDMI_TX_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \HDMI_I2C_SCL~output (
	.i(\I2C_HDMI_Config|u0|wrd|SCLO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_I2C_SCL),
	.obar());
// synopsys translate_off
defparam \HDMI_I2C_SCL~output .bus_hold = "false";
defparam \HDMI_I2C_SCL~output .open_drain_output = "false";
defparam \HDMI_I2C_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \READY~output (
	.i(\I2C_HDMI_Config|READY~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READY),
	.obar());
// synopsys translate_off
defparam \READY~output .bus_hold = "false";
defparam \READY~output .open_drain_output = "false";
defparam \READY~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \HDMI_I2C_SDA~output (
	.i(\I2C_HDMI_Config|u0|wrd|SDAO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_I2C_SDA),
	.obar());
// synopsys translate_off
defparam \HDMI_I2C_SDA~output .bus_hold = "false";
defparam \HDMI_I2C_SDA~output .open_drain_output = "true";
defparam \HDMI_I2C_SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock50~input (
	.i(clock50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock50~input_o ));
// synopsys translate_off
defparam \clock50~input .bus_hold = "false";
defparam \clock50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clock50~inputCLKENA0 (
	.inclk(\clock50~input_o ),
	.ena(vcc),
	.outclk(\clock50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock50~inputCLKENA0 .clock_type = "global clock";
defparam \clock50~inputCLKENA0 .disable_mode = "low";
defparam \clock50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock50~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~61 (
// Equation(s):
// \I2C_HDMI_Config|Add0~61_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \I2C_HDMI_Config|Add0~62  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~61_sumout ),
	.cout(\I2C_HDMI_Config|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~61 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \I2C_HDMI_Config|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~13 (
// Equation(s):
// \I2C_HDMI_Config|Add0~13_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [4] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~10  ))
// \I2C_HDMI_Config|Add0~14  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [4] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~10  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~13_sumout ),
	.cout(\I2C_HDMI_Config|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~13 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~17 (
// Equation(s):
// \I2C_HDMI_Config|Add0~17_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [5] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~14  ))
// \I2C_HDMI_Config|Add0~18  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [5] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~17_sumout ),
	.cout(\I2C_HDMI_Config|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~17 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N16
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[5] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~21 (
// Equation(s):
// \I2C_HDMI_Config|Add0~21_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [6] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~18  ))
// \I2C_HDMI_Config|Add0~22  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [6] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~18  ))

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~21_sumout ),
	.cout(\I2C_HDMI_Config|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~21 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \I2C_HDMI_Config|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N20
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[6] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~25 (
// Equation(s):
// \I2C_HDMI_Config|Add0~25_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [7] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~22  ))
// \I2C_HDMI_Config|Add0~26  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [7] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~25_sumout ),
	.cout(\I2C_HDMI_Config|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~25 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N22
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[7] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~29 (
// Equation(s):
// \I2C_HDMI_Config|Add0~29_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [8] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~26  ))
// \I2C_HDMI_Config|Add0~30  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [8] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~26  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~29_sumout ),
	.cout(\I2C_HDMI_Config|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~29 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N25
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[8] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~33 (
// Equation(s):
// \I2C_HDMI_Config|Add0~33_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [9] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~30  ))
// \I2C_HDMI_Config|Add0~34  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [9] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~30  ))

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~33_sumout ),
	.cout(\I2C_HDMI_Config|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~33 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \I2C_HDMI_Config|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N29
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[9] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~37 (
// Equation(s):
// \I2C_HDMI_Config|Add0~37_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [10] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~34  ))
// \I2C_HDMI_Config|Add0~38  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [10] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~34  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~37_sumout ),
	.cout(\I2C_HDMI_Config|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~37 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[10] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~1 (
// Equation(s):
// \I2C_HDMI_Config|Add0~1_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [11] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~38  ))
// \I2C_HDMI_Config|Add0~2  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [11] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~1_sumout ),
	.cout(\I2C_HDMI_Config|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N34
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[11] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \I2C_HDMI_Config|LessThan0~1 (
// Equation(s):
// \I2C_HDMI_Config|LessThan0~1_combout  = ( \I2C_HDMI_Config|mI2C_CLK_DIV [7] & ( (\I2C_HDMI_Config|mI2C_CLK_DIV [8] & \I2C_HDMI_Config|mI2C_CLK_DIV [6]) ) )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [8]),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_CLK_DIV [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LessThan0~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|LessThan0~1 .lut_mask = 64'h0000000003030303;
defparam \I2C_HDMI_Config|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N57
cyclonev_lcell_comb \I2C_HDMI_Config|LessThan0~2 (
// Equation(s):
// \I2C_HDMI_Config|LessThan0~2_combout  = (!\I2C_HDMI_Config|mI2C_CLK_DIV [9] & !\I2C_HDMI_Config|mI2C_CLK_DIV [10])

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LessThan0~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|LessThan0~2 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \I2C_HDMI_Config|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~45 (
// Equation(s):
// \I2C_HDMI_Config|Add0~45_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [12] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~2  ))
// \I2C_HDMI_Config|Add0~46  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [12] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~2  ))

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~45_sumout ),
	.cout(\I2C_HDMI_Config|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~45 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \I2C_HDMI_Config|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[12] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~49 (
// Equation(s):
// \I2C_HDMI_Config|Add0~49_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [13] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~46  ))
// \I2C_HDMI_Config|Add0~50  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [13] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~49_sumout ),
	.cout(\I2C_HDMI_Config|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~49 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N40
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[13] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~41 (
// Equation(s):
// \I2C_HDMI_Config|Add0~41_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [14] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~50  ))
// \I2C_HDMI_Config|Add0~42  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [14] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~50  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~41_sumout ),
	.cout(\I2C_HDMI_Config|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~41 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[14] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N45
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~53 (
// Equation(s):
// \I2C_HDMI_Config|Add0~53_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [15] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~53 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N46
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[15] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \I2C_HDMI_Config|LessThan0~3 (
// Equation(s):
// \I2C_HDMI_Config|LessThan0~3_combout  = ( !\I2C_HDMI_Config|mI2C_CLK_DIV [14] & ( (!\I2C_HDMI_Config|mI2C_CLK_DIV [12] & (!\I2C_HDMI_Config|mI2C_CLK_DIV [15] & !\I2C_HDMI_Config|mI2C_CLK_DIV [13])) ) )

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [15]),
	.datad(!\I2C_HDMI_Config|mI2C_CLK_DIV [13]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_CLK_DIV [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LessThan0~3 .extended_lut = "off";
defparam \I2C_HDMI_Config|LessThan0~3 .lut_mask = 64'hA000A00000000000;
defparam \I2C_HDMI_Config|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|LessThan0~4 (
// Equation(s):
// \I2C_HDMI_Config|LessThan0~4_combout  = ( \I2C_HDMI_Config|LessThan0~2_combout  & ( \I2C_HDMI_Config|LessThan0~3_combout  & ( (!\I2C_HDMI_Config|LessThan0~0_combout  & (\I2C_HDMI_Config|mI2C_CLK_DIV [11] & \I2C_HDMI_Config|LessThan0~1_combout )) ) ) ) # ( 
// !\I2C_HDMI_Config|LessThan0~2_combout  & ( \I2C_HDMI_Config|LessThan0~3_combout  & ( \I2C_HDMI_Config|mI2C_CLK_DIV [11] ) ) ) # ( \I2C_HDMI_Config|LessThan0~2_combout  & ( !\I2C_HDMI_Config|LessThan0~3_combout  ) ) # ( 
// !\I2C_HDMI_Config|LessThan0~2_combout  & ( !\I2C_HDMI_Config|LessThan0~3_combout  ) )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|LessThan0~0_combout ),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [11]),
	.datad(!\I2C_HDMI_Config|LessThan0~1_combout ),
	.datae(!\I2C_HDMI_Config|LessThan0~2_combout ),
	.dataf(!\I2C_HDMI_Config|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LessThan0~4 .extended_lut = "off";
defparam \I2C_HDMI_Config|LessThan0~4 .lut_mask = 64'hFFFFFFFF0F0F000C;
defparam \I2C_HDMI_Config|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[0] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~57 (
// Equation(s):
// \I2C_HDMI_Config|Add0~57_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [1] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~62  ))
// \I2C_HDMI_Config|Add0~58  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [1] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~62  ))

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~57_sumout ),
	.cout(\I2C_HDMI_Config|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~57 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \I2C_HDMI_Config|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[1] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~5 (
// Equation(s):
// \I2C_HDMI_Config|Add0~5_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [2] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~58  ))
// \I2C_HDMI_Config|Add0~6  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [2] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~58  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~5_sumout ),
	.cout(\I2C_HDMI_Config|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~5 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[2] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \I2C_HDMI_Config|Add0~9 (
// Equation(s):
// \I2C_HDMI_Config|Add0~9_sumout  = SUM(( \I2C_HDMI_Config|mI2C_CLK_DIV [3] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~6  ))
// \I2C_HDMI_Config|Add0~10  = CARRY(( \I2C_HDMI_Config|mI2C_CLK_DIV [3] ) + ( GND ) + ( \I2C_HDMI_Config|Add0~6  ))

	.dataa(!\I2C_HDMI_Config|mI2C_CLK_DIV [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|Add0~9_sumout ),
	.cout(\I2C_HDMI_Config|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add0~9 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \I2C_HDMI_Config|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N10
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[3] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \I2C_HDMI_Config|mI2C_CLK_DIV[4] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\I2C_HDMI_Config|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \I2C_HDMI_Config|LessThan0~0 (
// Equation(s):
// \I2C_HDMI_Config|LessThan0~0_combout  = ( !\I2C_HDMI_Config|mI2C_CLK_DIV [5] & ( (!\I2C_HDMI_Config|mI2C_CLK_DIV [4] & (!\I2C_HDMI_Config|mI2C_CLK_DIV [3] & !\I2C_HDMI_Config|mI2C_CLK_DIV [2])) ) )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mI2C_CLK_DIV [4]),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [3]),
	.datad(!\I2C_HDMI_Config|mI2C_CLK_DIV [2]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_CLK_DIV [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LessThan0~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|LessThan0~0 .lut_mask = 64'hC000C00000000000;
defparam \I2C_HDMI_Config|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \I2C_HDMI_Config|mI2C_CTRL_CLK~0 (
// Equation(s):
// \I2C_HDMI_Config|mI2C_CTRL_CLK~0_combout  = ( \I2C_HDMI_Config|LessThan0~2_combout  & ( \I2C_HDMI_Config|LessThan0~3_combout  & ( !\I2C_HDMI_Config|mI2C_CTRL_CLK~q  $ ((((!\I2C_HDMI_Config|mI2C_CLK_DIV [11]) # (!\I2C_HDMI_Config|LessThan0~1_combout )) # 
// (\I2C_HDMI_Config|LessThan0~0_combout ))) ) ) ) # ( !\I2C_HDMI_Config|LessThan0~2_combout  & ( \I2C_HDMI_Config|LessThan0~3_combout  & ( !\I2C_HDMI_Config|mI2C_CTRL_CLK~q  $ (!\I2C_HDMI_Config|mI2C_CLK_DIV [11]) ) ) ) # ( 
// \I2C_HDMI_Config|LessThan0~2_combout  & ( !\I2C_HDMI_Config|LessThan0~3_combout  & ( !\I2C_HDMI_Config|mI2C_CTRL_CLK~q  ) ) ) # ( !\I2C_HDMI_Config|LessThan0~2_combout  & ( !\I2C_HDMI_Config|LessThan0~3_combout  & ( !\I2C_HDMI_Config|mI2C_CTRL_CLK~q  ) ) 
// )

	.dataa(!\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.datab(!\I2C_HDMI_Config|LessThan0~0_combout ),
	.datac(!\I2C_HDMI_Config|mI2C_CLK_DIV [11]),
	.datad(!\I2C_HDMI_Config|LessThan0~1_combout ),
	.datae(!\I2C_HDMI_Config|LessThan0~2_combout ),
	.dataf(!\I2C_HDMI_Config|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|mI2C_CTRL_CLK~0 .lut_mask = 64'hAAAAAAAA5A5A5559;
defparam \I2C_HDMI_Config|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N53
dffeas \I2C_HDMI_Config|mI2C_CTRL_CLK (
	.clk(\clock50~input_o ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|mI2C_CTRL_CLK~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ST[1]~2 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ST[1]~2_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [0] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|ST [1] & ((!\I2C_HDMI_Config|u0|wrd|ST [2]) # (!\I2C_HDMI_Config|u0|wrd|ST [3]))) ) ) ) # ( 
// !\I2C_HDMI_Config|u0|wrd|ST [0] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|ST [1] ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [0] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [1] & ((!\I2C_HDMI_Config|u0|wrd|ST [2]) # 
// (!\I2C_HDMI_Config|u0|wrd|ST [3]))) # (\I2C_HDMI_Config|u0|wrd|ST [1] & ((\I2C_HDMI_Config|u0|wrd|ST [3]))) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [0] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( ((!\I2C_HDMI_Config|u0|wrd|ST [2] & (\I2C_HDMI_Config|mI2C_GO~q  
// & !\I2C_HDMI_Config|u0|wrd|ST [3]))) # (\I2C_HDMI_Config|u0|wrd|ST [1]) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|mI2C_GO~q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ST[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[1]~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ST[1]~2 .lut_mask = 64'h2F0FF0AF0F0F0F0A;
defparam \I2C_HDMI_Config|u0|wrd|ST[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N41
dffeas \I2C_HDMI_Config|u0|wrd|ST[1] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|ST[1]~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N21
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ST[0]~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ST[0]~1_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( ((\I2C_HDMI_Config|u0|wrd|ST [1] & (\I2C_HDMI_Config|u0|wrd|ST [3] & !\I2C_HDMI_Config|mI2C_GO~q ))) # (\I2C_HDMI_Config|u0|wrd|ST [0]) ) ) 
// ) # ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( !\I2C_HDMI_Config|u0|wrd|ST [3] $ (\I2C_HDMI_Config|u0|wrd|ST [0]) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( \I2C_HDMI_Config|u0|wrd|ST [0] 
// ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( (!\I2C_HDMI_Config|u0|wrd|ST [1] & (\I2C_HDMI_Config|u0|wrd|ST [3] & !\I2C_HDMI_Config|u0|wrd|ST [0])) # (\I2C_HDMI_Config|u0|wrd|ST [1] & (!\I2C_HDMI_Config|u0|wrd|ST [3] $ 
// (\I2C_HDMI_Config|u0|wrd|ST [0]))) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datad(!\I2C_HDMI_Config|mI2C_GO~q ),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ST[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[0]~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ST[0]~1 .lut_mask = 64'h61610F0FC3C31F0F;
defparam \I2C_HDMI_Config|u0|wrd|ST[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N56
dffeas \I2C_HDMI_Config|u0|wrd|ST[0] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|ST[0]~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ST[3]~3 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ST[3]~3_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|ST [3] & ((!\I2C_HDMI_Config|u0|wrd|ST [2]) # (!\I2C_HDMI_Config|u0|wrd|ST [0]))) ) ) ) # ( 
// !\I2C_HDMI_Config|u0|wrd|ST [1] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|ST [3] ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( ((\I2C_HDMI_Config|u0|wrd|ST [2] & \I2C_HDMI_Config|u0|wrd|ST [0])) # 
// (\I2C_HDMI_Config|u0|wrd|ST [3]) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( ((!\I2C_HDMI_Config|u0|wrd|ST [2] & (\I2C_HDMI_Config|mI2C_GO~q  & !\I2C_HDMI_Config|u0|wrd|ST [0]))) # (\I2C_HDMI_Config|u0|wrd|ST [3]) ) ) 
// )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|mI2C_GO~q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ST[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[3]~3 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ST[3]~3 .lut_mask = 64'h20FF05FF00FF00FA;
defparam \I2C_HDMI_Config|u0|wrd|ST[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N20
dffeas \I2C_HDMI_Config|u0|wrd|ST[3] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|ST[3]~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[3] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector0~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector0~0_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|ST [2] & (\I2C_HDMI_Config|u0|wrd|ST [3] & (\I2C_HDMI_Config|u0|wrd|ST [1] & \I2C_HDMI_Config|u0|wrd|ST [0]))) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST 
// [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & (!\I2C_HDMI_Config|u0|wrd|ST [1] & (!\I2C_HDMI_Config|u0|wrd|ST [3] $ (\I2C_HDMI_Config|u0|wrd|ST [0])))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector0~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector0~0 .lut_mask = 64'h8020802000010001;
defparam \I2C_HDMI_Config|u0|wrd|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector0~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector0~1_combout  = (!\I2C_HDMI_Config|u0|wrd|ST [2] & (!\I2C_HDMI_Config|u0|wrd|ST [1] & (!\I2C_HDMI_Config|u0|wrd|ST [3] $ (\I2C_HDMI_Config|u0|wrd|ST [0]))))

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector0~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector0~1 .lut_mask = 64'h8040804080408040;
defparam \I2C_HDMI_Config|u0|wrd|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|END_OK~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|END_OK~0_combout  = ( \reset_n~input_o  & ( (!\I2C_HDMI_Config|u0|wrd|Selector0~0_combout  & (((\I2C_HDMI_Config|u0|wrd|END_OK~q )))) # (\I2C_HDMI_Config|u0|wrd|Selector0~0_combout  & (!\I2C_HDMI_Config|u0|wrd|ST [4] & 
// ((\I2C_HDMI_Config|u0|wrd|Selector0~1_combout )))) ) ) # ( !\reset_n~input_o  & ( \I2C_HDMI_Config|u0|wrd|END_OK~q  ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datab(!\I2C_HDMI_Config|u0|wrd|END_OK~q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|Selector0~0_combout ),
	.datad(!\I2C_HDMI_Config|u0|wrd|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|END_OK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|END_OK~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|END_OK~0 .lut_mask = 64'h33333333303A303A;
defparam \I2C_HDMI_Config|u0|wrd|END_OK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N50
dffeas \I2C_HDMI_Config|u0|wrd|END_OK (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|END_OK~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|END_OK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|END_OK .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|END_OK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \HDMI_I2C_SDA~input (
	.i(HDMI_I2C_SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HDMI_I2C_SDA~input_o ));
// synopsys translate_off
defparam \HDMI_I2C_SDA~input .bus_hold = "false";
defparam \HDMI_I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ACK_OK~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ACK_OK~1_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [0] & ( (!\I2C_HDMI_Config|u0|wrd|ST [3] & (\I2C_HDMI_Config|u0|wrd|ST [2] & (!\I2C_HDMI_Config|u0|wrd|ST [1] & !\I2C_HDMI_Config|u0|wrd|ST [4]))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ACK_OK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~1 .lut_mask = 64'h0000000020002000;
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~5 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~5_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [0] ) + ( VCC ) + ( !VCC ))
// \I2C_HDMI_Config|u0|wrd|Add0~6  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|CNT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~5_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~5 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \I2C_HDMI_Config|u0|wrd|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N9
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|CNT[1]~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( (\I2C_HDMI_Config|u0|wrd|ST [0]) # (\I2C_HDMI_Config|u0|wrd|ST [3]) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~0 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ACK_OK~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [3] & ( (\I2C_HDMI_Config|u0|wrd|ST [0] & \I2C_HDMI_Config|u0|wrd|ST [2]) ) )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~0 .lut_mask = 64'h0303030300000000;
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~1_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [1] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~6  ))
// \I2C_HDMI_Config|u0|wrd|Add0~2  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [1] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~6  ))

	.dataa(!\I2C_HDMI_Config|u0|wrd|CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~1_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \I2C_HDMI_Config|u0|wrd|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|CNT[1]~feeder (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|CNT[1]~feeder_combout  = ( \I2C_HDMI_Config|u0|wrd|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|CNT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~feeder .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N5
dffeas \I2C_HDMI_Config|u0|wrd|CNT[1] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|CNT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~29 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~29_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [2] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~2  ))
// \I2C_HDMI_Config|u0|wrd|Add0~30  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [2] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~2  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|u0|wrd|CNT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~29_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~29 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|u0|wrd|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N14
dffeas \I2C_HDMI_Config|u0|wrd|CNT[2] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[2] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~25 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~25_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [3] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~30  ))
// \I2C_HDMI_Config|u0|wrd|Add0~26  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [3] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|CNT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~25_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~25 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|u0|wrd|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \I2C_HDMI_Config|u0|wrd|CNT[3] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[3] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Equal0~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Equal0~1_combout  = ( !\I2C_HDMI_Config|u0|wrd|CNT [2] & ( \I2C_HDMI_Config|u0|wrd|CNT [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\I2C_HDMI_Config|u0|wrd|CNT [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|CNT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Equal0~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Equal0~1 .lut_mask = 64'h00000000FFFF0000;
defparam \I2C_HDMI_Config|u0|wrd|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|BYTE[1]~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout  = ( \I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & ( (\I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & (\I2C_HDMI_Config|u0|wrd|ST [0] & !\I2C_HDMI_Config|u0|wrd|BYTE [1])) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datac(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~1 .lut_mask = 64'h0000000010101010;
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|BYTE[1]~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (\reset_n~input_o  & (!\I2C_HDMI_Config|u0|wrd|ST [3] & !\I2C_HDMI_Config|u0|wrd|ST [1])) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( 
// !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (\reset_n~input_o  & (!\I2C_HDMI_Config|u0|wrd|ST [1] & (!\I2C_HDMI_Config|u0|wrd|ST [3] $ (\I2C_HDMI_Config|u0|wrd|ST [0])))) ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~0 .lut_mask = 64'h4100440000000000;
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|BYTE[0]~3 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|BYTE[0]~3_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [3] & ( \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( (\I2C_HDMI_Config|u0|wrd|ST [2] & (!\I2C_HDMI_Config|u0|wrd|BYTE [1] & !\I2C_HDMI_Config|u0|wrd|BYTE [0])) ) ) ) # ( 
// !\I2C_HDMI_Config|u0|wrd|ST [3] & ( \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( (\I2C_HDMI_Config|u0|wrd|ST [2] & ((!\I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout  & ((\I2C_HDMI_Config|u0|wrd|BYTE [0]))) # (\I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout  & 
// (!\I2C_HDMI_Config|u0|wrd|BYTE [1] & !\I2C_HDMI_Config|u0|wrd|BYTE [0])))) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [3] & ( !\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( \I2C_HDMI_Config|u0|wrd|BYTE [0] ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [3] & ( 
// !\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( \I2C_HDMI_Config|u0|wrd|BYTE [0] ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datac(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|BYTE[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|BYTE[0]~3 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|BYTE[0]~3 .lut_mask = 64'h00FF00FF10223000;
defparam \I2C_HDMI_Config|u0|wrd|BYTE[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N8
dffeas \I2C_HDMI_Config|u0|wrd|BYTE[0] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|BYTE[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|BYTE[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|BYTE[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|BYTE[1]~2 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|BYTE[1]~2_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( ((\I2C_HDMI_Config|u0|wrd|BYTE [0] & ((\I2C_HDMI_Config|u0|wrd|ST [3]) # (\I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout )))) # 
// (\I2C_HDMI_Config|u0|wrd|BYTE [1]) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( !\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( \I2C_HDMI_Config|u0|wrd|BYTE [1] ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( !\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ( 
// \I2C_HDMI_Config|u0|wrd|BYTE [1] ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|BYTE[1]~1_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datad(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|BYTE[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~2 .lut_mask = 64'h333333330000337F;
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N56
dffeas \I2C_HDMI_Config|u0|wrd|BYTE[1] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|BYTE[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|BYTE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|CNT[1]~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout  = ( \I2C_HDMI_Config|u0|wrd|BYTE [0] & ( \I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & ( (\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ((!\I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout ) # 
// (\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ))) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [0] & ( \I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & ( (\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout  & ((!\I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout ) # 
// ((\I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & !\I2C_HDMI_Config|u0|wrd|BYTE [1])))) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|BYTE [0] & ( !\I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & ( (!\I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout  & 
// \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [0] & ( !\I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & ( (!\I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout  & \I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ACK_OK~0_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.datac(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|BYTE[1]~0_combout ),
	.datae(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~1 .lut_mask = 64'h00AA00AA00BA00BB;
defparam \I2C_HDMI_Config|u0|wrd|CNT[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N35
dffeas \I2C_HDMI_Config|u0|wrd|CNT[0] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~9 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~9_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [4] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~26  ))
// \I2C_HDMI_Config|u0|wrd|Add0~10  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [4] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~26  ))

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|u0|wrd|CNT [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~9_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~9 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \I2C_HDMI_Config|u0|wrd|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N11
dffeas \I2C_HDMI_Config|u0|wrd|CNT[4] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[4] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N45
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~21 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~21_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [5] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~10  ))
// \I2C_HDMI_Config|u0|wrd|Add0~22  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [5] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|CNT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~21_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~21 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|u0|wrd|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N8
dffeas \I2C_HDMI_Config|u0|wrd|CNT[5] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[5] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~17 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~17_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [6] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~22  ))
// \I2C_HDMI_Config|u0|wrd|Add0~18  = CARRY(( \I2C_HDMI_Config|u0|wrd|CNT [6] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|CNT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~17_sumout ),
	.cout(\I2C_HDMI_Config|u0|wrd|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~17 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|u0|wrd|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N38
dffeas \I2C_HDMI_Config|u0|wrd|CNT[6] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[6] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N51
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Add0~13 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Add0~13_sumout  = SUM(( \I2C_HDMI_Config|u0|wrd|CNT [7] ) + ( GND ) + ( \I2C_HDMI_Config|u0|wrd|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|CNT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\I2C_HDMI_Config|u0|wrd|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\I2C_HDMI_Config|u0|wrd|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Add0~13 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \I2C_HDMI_Config|u0|wrd|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \I2C_HDMI_Config|u0|wrd|CNT[7] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\I2C_HDMI_Config|u0|wrd|CNT[1]~0_combout ),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|u0|wrd|CNT[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|CNT[7] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Equal0~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Equal0~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|CNT [5] & ( !\I2C_HDMI_Config|u0|wrd|CNT [6] & ( (\I2C_HDMI_Config|u0|wrd|CNT [0] & (!\I2C_HDMI_Config|u0|wrd|CNT [7] & (!\I2C_HDMI_Config|u0|wrd|CNT [1] & !\I2C_HDMI_Config|u0|wrd|CNT 
// [4]))) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|CNT [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|CNT [7]),
	.datac(!\I2C_HDMI_Config|u0|wrd|CNT [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|CNT [4]),
	.datae(!\I2C_HDMI_Config|u0|wrd|CNT [5]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|CNT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Equal0~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Equal0~0 .lut_mask = 64'h4000000000000000;
defparam \I2C_HDMI_Config|u0|wrd|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Equal0~2 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Equal0~2_combout  = ( \I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & ( \I2C_HDMI_Config|u0|wrd|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Equal0~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \I2C_HDMI_Config|u0|wrd|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector1~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector1~0_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|ST [2] & (\I2C_HDMI_Config|u0|wrd|ST [3] & (\I2C_HDMI_Config|u0|wrd|ST [0] & \I2C_HDMI_Config|u0|wrd|ST [1]))) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST 
// [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [3] & (!\I2C_HDMI_Config|u0|wrd|ST [1] & (!\I2C_HDMI_Config|u0|wrd|ST [2] $ (\I2C_HDMI_Config|u0|wrd|ST [0])))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector1~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector1~0 .lut_mask = 64'h8400840000010001;
defparam \I2C_HDMI_Config|u0|wrd|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ACK_OK~2 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ACK_OK~2_combout  = ( \I2C_HDMI_Config|u0|wrd|Equal0~2_combout  & ( \I2C_HDMI_Config|u0|wrd|Selector1~0_combout  & ( (!\reset_n~input_o  & (((\I2C_HDMI_Config|u0|wrd|ACK_OK~q )))) # (\reset_n~input_o  & 
// (\I2C_HDMI_Config|u0|wrd|ACK_OK~1_combout  & ((\I2C_HDMI_Config|u0|wrd|ACK_OK~q ) # (\HDMI_I2C_SDA~input_o )))) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|Equal0~2_combout  & ( \I2C_HDMI_Config|u0|wrd|Selector1~0_combout  & ( (\I2C_HDMI_Config|u0|wrd|ACK_OK~q  & 
// ((!\reset_n~input_o ) # (\I2C_HDMI_Config|u0|wrd|ACK_OK~1_combout ))) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|Equal0~2_combout  & ( !\I2C_HDMI_Config|u0|wrd|Selector1~0_combout  & ( \I2C_HDMI_Config|u0|wrd|ACK_OK~q  ) ) ) # ( 
// !\I2C_HDMI_Config|u0|wrd|Equal0~2_combout  & ( !\I2C_HDMI_Config|u0|wrd|Selector1~0_combout  & ( \I2C_HDMI_Config|u0|wrd|ACK_OK~q  ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\HDMI_I2C_SDA~input_o ),
	.datac(!\I2C_HDMI_Config|u0|wrd|ACK_OK~q ),
	.datad(!\I2C_HDMI_Config|u0|wrd|ACK_OK~1_combout ),
	.datae(!\I2C_HDMI_Config|u0|wrd|Equal0~2_combout ),
	.dataf(!\I2C_HDMI_Config|u0|wrd|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ACK_OK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~2 .lut_mask = 64'h0F0F0F0F0A0F0A1F;
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N59
dffeas \I2C_HDMI_Config|u0|wrd|ACK_OK (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|ACK_OK~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|ACK_OK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|ACK_OK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \I2C_HDMI_Config|Selector1~0 (
// Equation(s):
// \I2C_HDMI_Config|Selector1~0_combout  = ( !\I2C_HDMI_Config|mSetup_ST.0010~q  & ( (!\I2C_HDMI_Config|u0|wrd|ACK_OK~q ) # ((!\I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ) # (!\I2C_HDMI_Config|u0|wrd|END_OK~q )) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ACK_OK~q ),
	.datab(!\I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\I2C_HDMI_Config|u0|wrd|END_OK~q ),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Selector1~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|Selector1~0 .lut_mask = 64'hFFEEFFEE00000000;
defparam \I2C_HDMI_Config|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \HDMI_TX_INT~input (
	.i(HDMI_TX_INT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\HDMI_TX_INT~input_o ));
// synopsys translate_off
defparam \HDMI_TX_INT~input .bus_hold = "false";
defparam \HDMI_TX_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N15
cyclonev_lcell_comb \I2C_HDMI_Config|LUT_INDEX[0]~2 (
// Equation(s):
// \I2C_HDMI_Config|LUT_INDEX[0]~2_combout  = ( \HDMI_TX_INT~input_o  & ( (!\I2C_HDMI_Config|mSetup_ST.0010~q  & ((\I2C_HDMI_Config|LUT_INDEX [0]))) # (\I2C_HDMI_Config|mSetup_ST.0010~q  & ((!\I2C_HDMI_Config|LessThan1~0_combout ) # 
// (!\I2C_HDMI_Config|LUT_INDEX [0]))) ) ) # ( !\HDMI_TX_INT~input_o  & ( (!\I2C_HDMI_Config|mSetup_ST.0010~q  & (\I2C_HDMI_Config|LessThan1~0_combout  & \I2C_HDMI_Config|LUT_INDEX [0])) # (\I2C_HDMI_Config|mSetup_ST.0010~q  & ((!\I2C_HDMI_Config|LUT_INDEX 
// [0]))) ) )

	.dataa(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datab(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HDMI_TX_INT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LUT_INDEX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[0]~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|LUT_INDEX[0]~2 .lut_mask = 64'h525252525E5E5E5E;
defparam \I2C_HDMI_Config|LUT_INDEX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \I2C_HDMI_Config|LUT_INDEX[0] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|LUT_INDEX[0]~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \I2C_HDMI_Config|LUT_INDEX[1]~4 (
// Equation(s):
// \I2C_HDMI_Config|LUT_INDEX[1]~4_combout  = ( \HDMI_TX_INT~input_o  & ( !\I2C_HDMI_Config|LUT_INDEX [1] $ (((!\I2C_HDMI_Config|mSetup_ST.0010~q ) # ((!\I2C_HDMI_Config|LessThan1~0_combout ) # (!\I2C_HDMI_Config|LUT_INDEX [0])))) ) ) # ( 
// !\HDMI_TX_INT~input_o  & ( (\I2C_HDMI_Config|LessThan1~0_combout  & (!\I2C_HDMI_Config|LUT_INDEX [1] $ (((!\I2C_HDMI_Config|mSetup_ST.0010~q ) # (!\I2C_HDMI_Config|LUT_INDEX [0]))))) ) )

	.dataa(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datac(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\HDMI_TX_INT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LUT_INDEX[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[1]~4 .extended_lut = "off";
defparam \I2C_HDMI_Config|LUT_INDEX[1]~4 .lut_mask = 64'h0306030633363336;
defparam \I2C_HDMI_Config|LUT_INDEX[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N14
dffeas \I2C_HDMI_Config|LUT_INDEX[1] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|LUT_INDEX[1]~4_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \I2C_HDMI_Config|LUT_INDEX[2]~3 (
// Equation(s):
// \I2C_HDMI_Config|LUT_INDEX[2]~3_combout  = ( \I2C_HDMI_Config|LessThan1~0_combout  & ( \I2C_HDMI_Config|LUT_INDEX [2] & ( (!\I2C_HDMI_Config|LUT_INDEX [0]) # ((!\I2C_HDMI_Config|LUT_INDEX [1]) # (!\I2C_HDMI_Config|mSetup_ST.0010~q )) ) ) ) # ( 
// !\I2C_HDMI_Config|LessThan1~0_combout  & ( \I2C_HDMI_Config|LUT_INDEX [2] & ( \HDMI_TX_INT~input_o  ) ) ) # ( \I2C_HDMI_Config|LessThan1~0_combout  & ( !\I2C_HDMI_Config|LUT_INDEX [2] & ( (\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [1] & 
// \I2C_HDMI_Config|mSetup_ST.0010~q )) ) ) )

	.dataa(!\HDMI_TX_INT~input_o ),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datad(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datae(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LUT_INDEX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[2]~3 .extended_lut = "off";
defparam \I2C_HDMI_Config|LUT_INDEX[2]~3 .lut_mask = 64'h000000035555FFFC;
defparam \I2C_HDMI_Config|LUT_INDEX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N23
dffeas \I2C_HDMI_Config|LUT_INDEX[2] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|LUT_INDEX[2]~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N9
cyclonev_lcell_comb \I2C_HDMI_Config|Add1~0 (
// Equation(s):
// \I2C_HDMI_Config|Add1~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [2] & ( (\I2C_HDMI_Config|LUT_INDEX [0] & \I2C_HDMI_Config|LUT_INDEX [1]) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Add1~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|Add1~0 .lut_mask = 64'h0000000005050505;
defparam \I2C_HDMI_Config|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|LUT_INDEX[3]~1 (
// Equation(s):
// \I2C_HDMI_Config|LUT_INDEX[3]~1_combout  = ( \HDMI_TX_INT~input_o  & ( !\I2C_HDMI_Config|LUT_INDEX [3] $ (((!\I2C_HDMI_Config|mSetup_ST.0010~q ) # ((!\I2C_HDMI_Config|LessThan1~0_combout ) # (!\I2C_HDMI_Config|Add1~0_combout )))) ) ) # ( 
// !\HDMI_TX_INT~input_o  & ( (\I2C_HDMI_Config|LessThan1~0_combout  & (!\I2C_HDMI_Config|LUT_INDEX [3] $ (((!\I2C_HDMI_Config|mSetup_ST.0010~q ) # (!\I2C_HDMI_Config|Add1~0_combout ))))) ) )

	.dataa(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datab(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datad(!\I2C_HDMI_Config|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\HDMI_TX_INT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LUT_INDEX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[3]~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|LUT_INDEX[3]~1 .lut_mask = 64'h031203120F1E0F1E;
defparam \I2C_HDMI_Config|LUT_INDEX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N8
dffeas \I2C_HDMI_Config|LUT_INDEX[3] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|LUT_INDEX[3]~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|LUT_INDEX[4]~0 (
// Equation(s):
// \I2C_HDMI_Config|LUT_INDEX[4]~0_combout  = ( \I2C_HDMI_Config|Add1~0_combout  & ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LessThan1~0_combout  & (\HDMI_TX_INT~input_o )) # (\I2C_HDMI_Config|LessThan1~0_combout  & 
// (((!\I2C_HDMI_Config|LUT_INDEX [3]) # (!\I2C_HDMI_Config|mSetup_ST.0010~q )))) ) ) ) # ( !\I2C_HDMI_Config|Add1~0_combout  & ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (\I2C_HDMI_Config|LessThan1~0_combout ) # (\HDMI_TX_INT~input_o ) ) ) ) # ( 
// \I2C_HDMI_Config|Add1~0_combout  & ( !\I2C_HDMI_Config|LUT_INDEX [4] & ( (\I2C_HDMI_Config|LUT_INDEX [3] & (\I2C_HDMI_Config|LessThan1~0_combout  & \I2C_HDMI_Config|mSetup_ST.0010~q )) ) ) )

	.dataa(!\HDMI_TX_INT~input_o ),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.datad(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datae(!\I2C_HDMI_Config|Add1~0_combout ),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LUT_INDEX[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[4]~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|LUT_INDEX[4]~0 .lut_mask = 64'h000000035F5F5F5C;
defparam \I2C_HDMI_Config|LUT_INDEX[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N35
dffeas \I2C_HDMI_Config|LUT_INDEX[4] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|LUT_INDEX[4]~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \I2C_HDMI_Config|LessThan1~0 (
// Equation(s):
// \I2C_HDMI_Config|LessThan1~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [2] & ( (!\I2C_HDMI_Config|LUT_INDEX [0]) # ((!\I2C_HDMI_Config|LUT_INDEX [3]) # ((!\I2C_HDMI_Config|LUT_INDEX [1]) # (!\I2C_HDMI_Config|LUT_INDEX [4]))) ) ) # ( 
// !\I2C_HDMI_Config|LUT_INDEX [2] )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|LessThan1~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|LessThan1~0 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \I2C_HDMI_Config|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N29
dffeas \I2C_HDMI_Config|mSetup_ST.0000 (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N9
cyclonev_lcell_comb \I2C_HDMI_Config|Selector2~0 (
// Equation(s):
// \I2C_HDMI_Config|Selector2~0_combout  = (!\I2C_HDMI_Config|mSetup_ST.0000~q ) # ((!\I2C_HDMI_Config|u0|wrd|END_OK~q  & \I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ))

	.dataa(!\I2C_HDMI_Config|u0|wrd|END_OK~q ),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ),
	.datad(!\I2C_HDMI_Config|mSetup_ST.0000~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Selector2~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|Selector2~0 .lut_mask = 64'hFF0AFF0AFF0AFF0A;
defparam \I2C_HDMI_Config|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N46
dffeas \I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|Selector2~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|mSetup_ST~12 (
// Equation(s):
// \I2C_HDMI_Config|mSetup_ST~12_combout  = ( \I2C_HDMI_Config|u0|wrd|END_OK~q  & ( (\I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q  & !\I2C_HDMI_Config|u0|wrd|ACK_OK~q ) ) )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|mSetup_ST.0001~DUPLICATE_q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|ACK_OK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|END_OK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|mSetup_ST~12 .extended_lut = "off";
defparam \I2C_HDMI_Config|mSetup_ST~12 .lut_mask = 64'h0000000030303030;
defparam \I2C_HDMI_Config|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N25
dffeas \I2C_HDMI_Config|mSetup_ST.0010 (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N47
dffeas \I2C_HDMI_Config|mSetup_ST.0001 (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|Selector2~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \I2C_HDMI_Config|Selector0~0 (
// Equation(s):
// \I2C_HDMI_Config|Selector0~0_combout  = ( \I2C_HDMI_Config|mI2C_GO~q  & ( (!\I2C_HDMI_Config|u0|wrd|END_OK~q ) # (!\I2C_HDMI_Config|mSetup_ST.0001~q ) ) ) # ( !\I2C_HDMI_Config|mI2C_GO~q  & ( (!\I2C_HDMI_Config|mSetup_ST.0010~q  & 
// !\I2C_HDMI_Config|mSetup_ST.0001~q ) ) )

	.dataa(!\I2C_HDMI_Config|mSetup_ST.0010~q ),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|u0|wrd|END_OK~q ),
	.datad(!\I2C_HDMI_Config|mSetup_ST.0001~q ),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_GO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|Selector0~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|Selector0~0 .lut_mask = 64'hAA00AA00FFF0FFF0;
defparam \I2C_HDMI_Config|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N20
dffeas \I2C_HDMI_Config|mI2C_GO (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|Selector0~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_GO .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector7~2 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector7~2_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & (\I2C_HDMI_Config|u0|wrd|ST [0] & !\I2C_HDMI_Config|u0|wrd|ST [3])) ) ) ) # ( 
// !\I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [0] & (((\I2C_HDMI_Config|mI2C_GO~q  & !\I2C_HDMI_Config|u0|wrd|ST [3])))) # (\I2C_HDMI_Config|u0|wrd|ST [0] & (!\I2C_HDMI_Config|u0|wrd|ST [2] & 
// ((\I2C_HDMI_Config|u0|wrd|ST [3])))) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|mI2C_GO~q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector7~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector7~2 .lut_mask = 64'h300A0A0000000000;
defparam \I2C_HDMI_Config|u0|wrd|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N9
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector7~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector7~1_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|ST [3] & \I2C_HDMI_Config|u0|wrd|ST [0]) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( 
// !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [3] & \I2C_HDMI_Config|u0|wrd|ST [0]) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [3] & \I2C_HDMI_Config|u0|wrd|ST [0]) ) ) 
// )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(gnd),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector7~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector7~1 .lut_mask = 64'h00CC00CC00000033;
defparam \I2C_HDMI_Config|u0|wrd|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector7~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector7~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|BYTE [0] & ( (!\I2C_HDMI_Config|u0|wrd|ST [1] & \I2C_HDMI_Config|u0|wrd|BYTE [1]) ) )

	.dataa(gnd),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datac(gnd),
	.datad(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datae(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector7~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector7~0 .lut_mask = 64'h00CC000000CC0000;
defparam \I2C_HDMI_Config|u0|wrd|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector7~3 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector7~3_combout  = ( \I2C_HDMI_Config|u0|wrd|Selector7~0_combout  & ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( ((!\I2C_HDMI_Config|u0|wrd|Selector7~1_combout ) # ((\I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & 
// \I2C_HDMI_Config|u0|wrd|Equal0~1_combout ))) # (\I2C_HDMI_Config|u0|wrd|Selector7~2_combout ) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|Selector7~0_combout  & ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( (!\I2C_HDMI_Config|u0|wrd|Selector7~1_combout ) # 
// (\I2C_HDMI_Config|u0|wrd|Selector7~2_combout ) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|Selector7~0_combout  & ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( \I2C_HDMI_Config|u0|wrd|Selector7~2_combout  ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|Selector7~0_combout  & ( 
// !\I2C_HDMI_Config|u0|wrd|ST [2] & ( \I2C_HDMI_Config|u0|wrd|Selector7~2_combout  ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|Selector7~2_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.datac(!\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.datad(!\I2C_HDMI_Config|u0|wrd|Selector7~1_combout ),
	.datae(!\I2C_HDMI_Config|u0|wrd|Selector7~0_combout ),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector7~3 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector7~3 .lut_mask = 64'h55555555FF55FF57;
defparam \I2C_HDMI_Config|u0|wrd|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N20
dffeas \I2C_HDMI_Config|u0|wrd|ST[2] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|Selector7~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[2] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|ST[4]~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|ST[4]~0_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2]) # ((!\I2C_HDMI_Config|u0|wrd|ST [0]) # (!\I2C_HDMI_Config|u0|wrd|ST [3])) ) ) ) # ( 
// !\I2C_HDMI_Config|u0|wrd|ST [1] & ( \I2C_HDMI_Config|u0|wrd|ST [4] ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & ((!\I2C_HDMI_Config|u0|wrd|ST [0] & (\I2C_HDMI_Config|mI2C_GO~q  & 
// !\I2C_HDMI_Config|u0|wrd|ST [3])) # (\I2C_HDMI_Config|u0|wrd|ST [0] & ((\I2C_HDMI_Config|u0|wrd|ST [3]))))) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|mI2C_GO~q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|ST[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[4]~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|ST[4]~0 .lut_mask = 64'h200A0000FFFFFFFA;
defparam \I2C_HDMI_Config|u0|wrd|ST[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N22
dffeas \I2C_HDMI_Config|u0|wrd|ST[4] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|ST[4]~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|ST[4] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[5]~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[5]~1_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [1] & ( (!\I2C_HDMI_Config|u0|wrd|BYTE [1] & (\I2C_HDMI_Config|u0|wrd|ST [2] & !\I2C_HDMI_Config|u0|wrd|BYTE [0])) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [1] & ( 
// (!\I2C_HDMI_Config|u0|wrd|ST [2]) # ((!\I2C_HDMI_Config|u0|wrd|BYTE [1] & !\I2C_HDMI_Config|u0|wrd|BYTE [0])) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datac(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[5]~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[5]~1 .lut_mask = 64'hECECECEC20202020;
defparam \I2C_HDMI_Config|u0|wrd|A[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[5]~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[5]~0_combout  = ( \I2C_HDMI_Config|u0|wrd|BYTE [0] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & \I2C_HDMI_Config|u0|wrd|ST [1]) ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [0] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & 
// ((\I2C_HDMI_Config|u0|wrd|ST [1]))) # (\I2C_HDMI_Config|u0|wrd|ST [2] & (!\I2C_HDMI_Config|u0|wrd|BYTE [1])) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[5]~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[5]~0 .lut_mask = 64'h2E2E2E2E0C0C0C0C;
defparam \I2C_HDMI_Config|u0|wrd|A[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr10~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr10~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (((!\I2C_HDMI_Config|LUT_INDEX [3] & \I2C_HDMI_Config|LUT_INDEX [2])) # (\I2C_HDMI_Config|LUT_INDEX [1]))) # (\I2C_HDMI_Config|LUT_INDEX [0] & 
// ((!\I2C_HDMI_Config|LUT_INDEX [2] $ (!\I2C_HDMI_Config|LUT_INDEX [1])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & ((!\I2C_HDMI_Config|LUT_INDEX [3] & (\I2C_HDMI_Config|LUT_INDEX [2])) # (\I2C_HDMI_Config|LUT_INDEX [3] 
// & (!\I2C_HDMI_Config|LUT_INDEX [2] & \I2C_HDMI_Config|LUT_INDEX [1])))) # (\I2C_HDMI_Config|LUT_INDEX [0] & (((\I2C_HDMI_Config|LUT_INDEX [2] & !\I2C_HDMI_Config|LUT_INDEX [1])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr10~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr10~0 .lut_mask = 64'h0D280D280DFA0DFA;
defparam \I2C_HDMI_Config|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \I2C_HDMI_Config|mI2C_DATA[7]~0 (
// Equation(s):
// \I2C_HDMI_Config|mI2C_DATA[7]~0_combout  = ( \I2C_HDMI_Config|LessThan1~0_combout  & ( (!\I2C_HDMI_Config|mSetup_ST.0000~q  & \reset_n~input_o ) ) )

	.dataa(!\I2C_HDMI_Config|mSetup_ST.0000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset_n~input_o ),
	.datae(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[7]~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|mI2C_DATA[7]~0 .lut_mask = 64'h000000AA000000AA;
defparam \I2C_HDMI_Config|mI2C_DATA[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N25
dffeas \I2C_HDMI_Config|mI2C_DATA[5] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N27
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr2~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr2~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [3] & (((\I2C_HDMI_Config|LUT_INDEX [2] & \I2C_HDMI_Config|LUT_INDEX [4])))) # (\I2C_HDMI_Config|LUT_INDEX [3] & ((!\I2C_HDMI_Config|LUT_INDEX [4] & 
// ((\I2C_HDMI_Config|LUT_INDEX [2]))) # (\I2C_HDMI_Config|LUT_INDEX [4] & (!\I2C_HDMI_Config|LUT_INDEX [0])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (\I2C_HDMI_Config|LUT_INDEX [4] & ((!\I2C_HDMI_Config|LUT_INDEX [2] & ((\I2C_HDMI_Config|LUT_INDEX 
// [3]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [0])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr2~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr2~0 .lut_mask = 64'h00350035032E032E;
defparam \I2C_HDMI_Config|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N28
dffeas \I2C_HDMI_Config|mI2C_DATA[13] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr4~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr4~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [3] & ((!\I2C_HDMI_Config|LUT_INDEX [2] & ((\I2C_HDMI_Config|LUT_INDEX [4]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [0] & 
// !\I2C_HDMI_Config|LUT_INDEX [4])))) # (\I2C_HDMI_Config|LUT_INDEX [3] & ((!\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [0])) # (\I2C_HDMI_Config|LUT_INDEX [2] & ((\I2C_HDMI_Config|LUT_INDEX [4]))))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX 
// [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (((!\I2C_HDMI_Config|LUT_INDEX [3] & !\I2C_HDMI_Config|LUT_INDEX [2])) # (\I2C_HDMI_Config|LUT_INDEX [4]))) # (\I2C_HDMI_Config|LUT_INDEX [0] & (((!\I2C_HDMI_Config|LUT_INDEX [2] & \I2C_HDMI_Config|LUT_INDEX 
// [4])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr4~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr4~0 .lut_mask = 64'h80FA80FA24E324E3;
defparam \I2C_HDMI_Config|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \I2C_HDMI_Config|mI2C_DATA[11] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr12~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr12~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (\I2C_HDMI_Config|LUT_INDEX [3] & (\I2C_HDMI_Config|LUT_INDEX [1] & (!\I2C_HDMI_Config|LUT_INDEX [0] $ (!\I2C_HDMI_Config|LUT_INDEX [2])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [4] 
// & ( (!\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [0] & ((\I2C_HDMI_Config|LUT_INDEX [1])))) # (\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [0] $ (\I2C_HDMI_Config|LUT_INDEX [1])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr12~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr12~0 .lut_mask = 64'h02A102A100120012;
defparam \I2C_HDMI_Config|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N41
dffeas \I2C_HDMI_Config|mI2C_DATA[3] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[0]~5 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[0]~5_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [1] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|ST [0] & (!\I2C_HDMI_Config|u0|wrd|ST [3] & \reset_n~input_o )) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(gnd),
	.datad(!\reset_n~input_o ),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[0]~5 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[0]~5 .lut_mask = 64'h0044000000000000;
defparam \I2C_HDMI_Config|u0|wrd|A[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N39
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[0]~4 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[0]~4_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [3] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|A [0] ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [3] & ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|A [0] 
// ) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [3] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( \I2C_HDMI_Config|u0|wrd|A [0] ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [3] & ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|A [0] & ((!\I2C_HDMI_Config|u0|wrd|ST 
// [0]) # ((!\reset_n~input_o ) # (\I2C_HDMI_Config|u0|wrd|ST [2])))) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|A [0]),
	.datac(!\reset_n~input_o ),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[0]~4 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[0]~4 .lut_mask = 64'h3233333333333333;
defparam \I2C_HDMI_Config|u0|wrd|A[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[0]~6 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[0]~6_combout  = ( \I2C_HDMI_Config|u0|wrd|BYTE [1] & ( \I2C_HDMI_Config|u0|wrd|A[0]~4_combout  ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [1] & ( \I2C_HDMI_Config|u0|wrd|A[0]~4_combout  ) ) # ( \I2C_HDMI_Config|u0|wrd|BYTE [1] & ( 
// !\I2C_HDMI_Config|u0|wrd|A[0]~4_combout  & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & \I2C_HDMI_Config|u0|wrd|A[0]~5_combout ) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [1] & ( !\I2C_HDMI_Config|u0|wrd|A[0]~4_combout  & ( (\I2C_HDMI_Config|u0|wrd|A[0]~5_combout  
// & ((!\I2C_HDMI_Config|u0|wrd|ST [2]) # ((\I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & \I2C_HDMI_Config|u0|wrd|Equal0~1_combout )))) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datab(!\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.datac(!\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.datad(!\I2C_HDMI_Config|u0|wrd|A[0]~5_combout ),
	.datae(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|A[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[0]~6 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[0]~6 .lut_mask = 64'h00AB00AAFFFFFFFF;
defparam \I2C_HDMI_Config|u0|wrd|A[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N32
dffeas \I2C_HDMI_Config|u0|wrd|A[0] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|A[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N57
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr15~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr15~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (\I2C_HDMI_Config|LUT_INDEX [3] & (((\I2C_HDMI_Config|LUT_INDEX [4] & \I2C_HDMI_Config|LUT_INDEX [0])) # (\I2C_HDMI_Config|LUT_INDEX [2]))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] 
// & ( (!\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [0] & ((!\I2C_HDMI_Config|LUT_INDEX [2]) # (\I2C_HDMI_Config|LUT_INDEX [4])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr15~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr15~0 .lut_mask = 64'h8A008A0011151115;
defparam \I2C_HDMI_Config|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N4
dffeas \I2C_HDMI_Config|mI2C_DATA[0] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|WideOr15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr7~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr7~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [2] $ (((!\I2C_HDMI_Config|LUT_INDEX [0]) # (\I2C_HDMI_Config|LUT_INDEX [1]))))) # (\I2C_HDMI_Config|LUT_INDEX [3] & 
// (!\I2C_HDMI_Config|LUT_INDEX [2] & ((!\I2C_HDMI_Config|LUT_INDEX [1]) # (\I2C_HDMI_Config|LUT_INDEX [0])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [3] & ((\I2C_HDMI_Config|LUT_INDEX 
// [1])))) # (\I2C_HDMI_Config|LUT_INDEX [0] & ((!\I2C_HDMI_Config|LUT_INDEX [2]) # ((!\I2C_HDMI_Config|LUT_INDEX [3] & !\I2C_HDMI_Config|LUT_INDEX [1])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr7~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr7~0 .lut_mask = 64'h0E5C0E5C6C266C26;
defparam \I2C_HDMI_Config|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N55
dffeas \I2C_HDMI_Config|mI2C_DATA[8] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector35~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector35~0_combout  = ( \I2C_HDMI_Config|mI2C_DATA [8] & ( (!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & ((!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & ((\I2C_HDMI_Config|mI2C_DATA [0]))) # (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & 
// (\I2C_HDMI_Config|u0|wrd|A [0])))) # (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout )) ) ) # ( !\I2C_HDMI_Config|mI2C_DATA [8] & ( (!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & ((!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & 
// ((\I2C_HDMI_Config|mI2C_DATA [0]))) # (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & (\I2C_HDMI_Config|u0|wrd|A [0])))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ),
	.datac(!\I2C_HDMI_Config|u0|wrd|A [0]),
	.datad(!\I2C_HDMI_Config|mI2C_DATA [0]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_DATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector35~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector35~0 .lut_mask = 64'h028A028A139B139B;
defparam \I2C_HDMI_Config|u0|wrd|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[0]~2 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[0]~2_combout  = (\I2C_HDMI_Config|u0|wrd|ST [0] & (!\I2C_HDMI_Config|u0|wrd|ST [3] & (!\I2C_HDMI_Config|u0|wrd|ST [4] & \reset_n~input_o )))

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datad(!\reset_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[0]~2 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[0]~2 .lut_mask = 64'h0040004000400040;
defparam \I2C_HDMI_Config|u0|wrd|A[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|A[8]~3 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|A[8]~3_combout  = ( \I2C_HDMI_Config|u0|wrd|BYTE [1] & ( \I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & ( (\I2C_HDMI_Config|u0|wrd|A[0]~2_combout  & !\I2C_HDMI_Config|u0|wrd|ST [2]) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [1] & ( 
// \I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & ( (\I2C_HDMI_Config|u0|wrd|A[0]~2_combout  & ((!\I2C_HDMI_Config|u0|wrd|ST [2]) # ((\I2C_HDMI_Config|u0|wrd|Equal0~0_combout  & !\I2C_HDMI_Config|u0|wrd|ST [1])))) ) ) ) # ( \I2C_HDMI_Config|u0|wrd|BYTE [1] & ( 
// !\I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & ( (\I2C_HDMI_Config|u0|wrd|A[0]~2_combout  & !\I2C_HDMI_Config|u0|wrd|ST [2]) ) ) ) # ( !\I2C_HDMI_Config|u0|wrd|BYTE [1] & ( !\I2C_HDMI_Config|u0|wrd|Equal0~1_combout  & ( 
// (\I2C_HDMI_Config|u0|wrd|A[0]~2_combout  & !\I2C_HDMI_Config|u0|wrd|ST [2]) ) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A[0]~2_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datac(!\I2C_HDMI_Config|u0|wrd|Equal0~0_combout ),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datae(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[8]~3 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|A[8]~3 .lut_mask = 64'h4444444445444444;
defparam \I2C_HDMI_Config|u0|wrd|A[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N29
dffeas \I2C_HDMI_Config|u0|wrd|A[1] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr14~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr14~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [4] & (\I2C_HDMI_Config|LUT_INDEX [2] & ((\I2C_HDMI_Config|LUT_INDEX [3]) # (\I2C_HDMI_Config|LUT_INDEX [0])))) # (\I2C_HDMI_Config|LUT_INDEX [4] & 
// (\I2C_HDMI_Config|LUT_INDEX [0] & ((\I2C_HDMI_Config|LUT_INDEX [3])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (!\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [3]))) # (\I2C_HDMI_Config|LUT_INDEX [0] 
// & ((!\I2C_HDMI_Config|LUT_INDEX [2] & ((\I2C_HDMI_Config|LUT_INDEX [4]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [3] & !\I2C_HDMI_Config|LUT_INDEX [4])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr14~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr14~0 .lut_mask = 64'h81C481C413051305;
defparam \I2C_HDMI_Config|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N49
dffeas \I2C_HDMI_Config|mI2C_DATA[1] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N51
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr6~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr6~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [4] & ((!\I2C_HDMI_Config|LUT_INDEX [2] & ((!\I2C_HDMI_Config|LUT_INDEX [3]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & ((!\I2C_HDMI_Config|LUT_INDEX [0]) # 
// (\I2C_HDMI_Config|LUT_INDEX [3]))))) # (\I2C_HDMI_Config|LUT_INDEX [4] & (!\I2C_HDMI_Config|LUT_INDEX [0])) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [2] & (((\I2C_HDMI_Config|LUT_INDEX [4] & \I2C_HDMI_Config|LUT_INDEX 
// [3])))) # (\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [3] $ (((!\I2C_HDMI_Config|LUT_INDEX [0]) # (!\I2C_HDMI_Config|LUT_INDEX [4]))))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr6~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr6~0 .lut_mask = 64'h013E013EEA3AEA3A;
defparam \I2C_HDMI_Config|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N52
dffeas \I2C_HDMI_Config|mI2C_DATA[9] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector34~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector34~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( (((!\I2C_HDMI_Config|u0|wrd|ST [1]))) # (\I2C_HDMI_Config|u0|wrd|A [1]) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( ((!\I2C_HDMI_Config|u0|wrd|BYTE [1] & 
// ((!\I2C_HDMI_Config|u0|wrd|BYTE [0] & ((\I2C_HDMI_Config|mI2C_DATA [9]))) # (\I2C_HDMI_Config|u0|wrd|BYTE [0] & (\I2C_HDMI_Config|mI2C_DATA [1])))) # (\I2C_HDMI_Config|u0|wrd|BYTE [1] & (\I2C_HDMI_Config|mI2C_DATA [1]))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A [1]),
	.datab(!\I2C_HDMI_Config|mI2C_DATA [1]),
	.datac(!\I2C_HDMI_Config|mI2C_DATA [9]),
	.datad(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datag(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector34~0 .extended_lut = "on";
defparam \I2C_HDMI_Config|u0|wrd|Selector34~0 .lut_mask = 64'hF5F50F33F5F53333;
defparam \I2C_HDMI_Config|u0|wrd|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N31
dffeas \I2C_HDMI_Config|u0|wrd|A[2] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[2] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr5~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr5~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (((\I2C_HDMI_Config|LUT_INDEX [2] & !\I2C_HDMI_Config|LUT_INDEX [1])))) # (\I2C_HDMI_Config|LUT_INDEX [0] & (!\I2C_HDMI_Config|LUT_INDEX [3] $ 
// (((!\I2C_HDMI_Config|LUT_INDEX [1]))))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [1] & (((\I2C_HDMI_Config|LUT_INDEX [2])))) # (\I2C_HDMI_Config|LUT_INDEX [1] & ((!\I2C_HDMI_Config|LUT_INDEX [0] & 
// (!\I2C_HDMI_Config|LUT_INDEX [3] & \I2C_HDMI_Config|LUT_INDEX [2])) # (\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [3])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr5~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr5~0 .lut_mask = 64'h0F190F191B441B44;
defparam \I2C_HDMI_Config|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N43
dffeas \I2C_HDMI_Config|mI2C_DATA[10] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N45
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr13~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr13~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [2] & ((\I2C_HDMI_Config|LUT_INDEX [4]) # (\I2C_HDMI_Config|LUT_INDEX [3])))) # (\I2C_HDMI_Config|LUT_INDEX [0] & 
// (!\I2C_HDMI_Config|LUT_INDEX [2] $ (((!\I2C_HDMI_Config|LUT_INDEX [3]) # (!\I2C_HDMI_Config|LUT_INDEX [4]))))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (\I2C_HDMI_Config|LUT_INDEX [0] & ((!\I2C_HDMI_Config|LUT_INDEX [3] & (\I2C_HDMI_Config|LUT_INDEX 
// [2] & \I2C_HDMI_Config|LUT_INDEX [4])) # (\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [2] $ (!\I2C_HDMI_Config|LUT_INDEX [4]))))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr13~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr13~0 .lut_mask = 64'h01140114071E071E;
defparam \I2C_HDMI_Config|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N46
dffeas \I2C_HDMI_Config|mI2C_DATA[2] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector33~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector33~0_combout  = ( \I2C_HDMI_Config|mI2C_DATA [2] & ( (!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & ((!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ) # ((\I2C_HDMI_Config|u0|wrd|A [2])))) # (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & 
// (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & ((\I2C_HDMI_Config|mI2C_DATA [10])))) ) ) # ( !\I2C_HDMI_Config|mI2C_DATA [2] & ( (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & ((!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & (\I2C_HDMI_Config|u0|wrd|A [2])) # 
// (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & ((\I2C_HDMI_Config|mI2C_DATA [10]))))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ),
	.datac(!\I2C_HDMI_Config|u0|wrd|A [2]),
	.datad(!\I2C_HDMI_Config|mI2C_DATA [10]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_DATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector33~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector33~0 .lut_mask = 64'h021302138A9B8A9B;
defparam \I2C_HDMI_Config|u0|wrd|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N26
dffeas \I2C_HDMI_Config|u0|wrd|A[3] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[3] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector32~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector32~0_combout  = ( \I2C_HDMI_Config|u0|wrd|A [3] & ( (!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & (((\I2C_HDMI_Config|mI2C_DATA [3])) # (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ))) # (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & 
// (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & (\I2C_HDMI_Config|mI2C_DATA [11]))) ) ) # ( !\I2C_HDMI_Config|u0|wrd|A [3] & ( (!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & (!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & ((\I2C_HDMI_Config|mI2C_DATA [3])))) # 
// (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & (\I2C_HDMI_Config|mI2C_DATA [11]))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ),
	.datac(!\I2C_HDMI_Config|mI2C_DATA [11]),
	.datad(!\I2C_HDMI_Config|mI2C_DATA [3]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector32~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector32~0 .lut_mask = 64'h0189018923AB23AB;
defparam \I2C_HDMI_Config|u0|wrd|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N19
dffeas \I2C_HDMI_Config|u0|wrd|A[4] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[4] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N33
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr3~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr3~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [2] & (((\I2C_HDMI_Config|LUT_INDEX [0] & \I2C_HDMI_Config|LUT_INDEX [3])) # (\I2C_HDMI_Config|LUT_INDEX [4]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & 
// (((!\I2C_HDMI_Config|LUT_INDEX [4]) # (\I2C_HDMI_Config|LUT_INDEX [3])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [3] & ((!\I2C_HDMI_Config|LUT_INDEX [0]) # (\I2C_HDMI_Config|LUT_INDEX 
// [4])))) # (\I2C_HDMI_Config|LUT_INDEX [2] & ((!\I2C_HDMI_Config|LUT_INDEX [0]) # ((!\I2C_HDMI_Config|LUT_INDEX [4])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr3~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr3~0 .lut_mask = 64'hB3E2B3E237CF37CF;
defparam \I2C_HDMI_Config|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N34
dffeas \I2C_HDMI_Config|mI2C_DATA[12] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr11~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr11~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [4] & (!\I2C_HDMI_Config|LUT_INDEX [0] $ (((\I2C_HDMI_Config|LUT_INDEX [3]))))) # (\I2C_HDMI_Config|LUT_INDEX [4] & ((!\I2C_HDMI_Config|LUT_INDEX [0] 
// & (\I2C_HDMI_Config|LUT_INDEX [2] & \I2C_HDMI_Config|LUT_INDEX [3])) # (\I2C_HDMI_Config|LUT_INDEX [0] & (!\I2C_HDMI_Config|LUT_INDEX [2])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [2] & 
// (!\I2C_HDMI_Config|LUT_INDEX [3] $ (\I2C_HDMI_Config|LUT_INDEX [4])))) # (\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [3] & ((!\I2C_HDMI_Config|LUT_INDEX [2]) # (!\I2C_HDMI_Config|LUT_INDEX [4])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr11~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr11~0 .lut_mask = 64'h25062506A546A546;
defparam \I2C_HDMI_Config|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N59
dffeas \I2C_HDMI_Config|mI2C_DATA[4] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|WideOr11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector31~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector31~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( (((!\I2C_HDMI_Config|u0|wrd|ST [1])) # (\I2C_HDMI_Config|u0|wrd|A [4])) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( (!\I2C_HDMI_Config|u0|wrd|BYTE [0] & 
// (((!\I2C_HDMI_Config|u0|wrd|BYTE [1] & (\I2C_HDMI_Config|mI2C_DATA [12])) # (\I2C_HDMI_Config|u0|wrd|BYTE [1] & ((\I2C_HDMI_Config|mI2C_DATA [4])))))) # (\I2C_HDMI_Config|u0|wrd|BYTE [0] & ((((\I2C_HDMI_Config|mI2C_DATA [4]))))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|A [4]),
	.datac(!\I2C_HDMI_Config|mI2C_DATA [12]),
	.datad(!\I2C_HDMI_Config|mI2C_DATA [4]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datag(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector31~0 .extended_lut = "on";
defparam \I2C_HDMI_Config|u0|wrd|Selector31~0 .lut_mask = 64'hF3F30A5FF3F300FF;
defparam \I2C_HDMI_Config|u0|wrd|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N13
dffeas \I2C_HDMI_Config|u0|wrd|A[5] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[5] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector30~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector30~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( (((!\I2C_HDMI_Config|u0|wrd|ST [1]) # ((\I2C_HDMI_Config|u0|wrd|A [5])))) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( (!\I2C_HDMI_Config|u0|wrd|BYTE [1] & 
// (((!\I2C_HDMI_Config|u0|wrd|BYTE [0] & ((\I2C_HDMI_Config|mI2C_DATA [13]))) # (\I2C_HDMI_Config|u0|wrd|BYTE [0] & (\I2C_HDMI_Config|mI2C_DATA [5]))))) # (\I2C_HDMI_Config|u0|wrd|BYTE [1] & (\I2C_HDMI_Config|mI2C_DATA [5])) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datab(!\I2C_HDMI_Config|mI2C_DATA [5]),
	.datac(!\I2C_HDMI_Config|mI2C_DATA [13]),
	.datad(!\I2C_HDMI_Config|u0|wrd|A [5]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datag(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector30~0 .extended_lut = "on";
defparam \I2C_HDMI_Config|u0|wrd|Selector30~0 .lut_mask = 64'hF0FF1B1BF0FF3333;
defparam \I2C_HDMI_Config|u0|wrd|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N44
dffeas \I2C_HDMI_Config|u0|wrd|A[6] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[6] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr9~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr9~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [4] & ((!\I2C_HDMI_Config|LUT_INDEX [0]) # (\I2C_HDMI_Config|LUT_INDEX [3])))) # (\I2C_HDMI_Config|LUT_INDEX [2] & 
// ((!\I2C_HDMI_Config|LUT_INDEX [3] & (\I2C_HDMI_Config|LUT_INDEX [0] & !\I2C_HDMI_Config|LUT_INDEX [4])) # (\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [0] & \I2C_HDMI_Config|LUT_INDEX [4])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( 
// (!\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [0] & \I2C_HDMI_Config|LUT_INDEX [4]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [3] $ ((\I2C_HDMI_Config|LUT_INDEX [0])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr9~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr9~0 .lut_mask = 64'h4161416104B204B2;
defparam \I2C_HDMI_Config|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N23
dffeas \I2C_HDMI_Config|mI2C_DATA[6] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N3
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr1~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr1~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX [4]) # (!\I2C_HDMI_Config|LUT_INDEX [0] $ (!\I2C_HDMI_Config|LUT_INDEX [2])) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( (!\I2C_HDMI_Config|LUT_INDEX 
// [2] & ((!\I2C_HDMI_Config|LUT_INDEX [4]))) # (\I2C_HDMI_Config|LUT_INDEX [2] & ((!\I2C_HDMI_Config|LUT_INDEX [0]) # (\I2C_HDMI_Config|LUT_INDEX [4]))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr1~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr1~0 .lut_mask = 64'hE3E3E3E3F6F6F6F6;
defparam \I2C_HDMI_Config|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N4
dffeas \I2C_HDMI_Config|mI2C_DATA[14] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector29~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector29~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( (((!\I2C_HDMI_Config|u0|wrd|ST [1]))) # (\I2C_HDMI_Config|u0|wrd|A [6]) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( ((!\I2C_HDMI_Config|u0|wrd|BYTE [1] & 
// ((!\I2C_HDMI_Config|u0|wrd|BYTE [0] & ((\I2C_HDMI_Config|mI2C_DATA [14]))) # (\I2C_HDMI_Config|u0|wrd|BYTE [0] & (\I2C_HDMI_Config|mI2C_DATA [6])))) # (\I2C_HDMI_Config|u0|wrd|BYTE [1] & (\I2C_HDMI_Config|mI2C_DATA [6]))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A [6]),
	.datab(!\I2C_HDMI_Config|mI2C_DATA [6]),
	.datac(!\I2C_HDMI_Config|mI2C_DATA [14]),
	.datad(!\I2C_HDMI_Config|u0|wrd|BYTE [1]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|BYTE [0]),
	.datag(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector29~0 .extended_lut = "on";
defparam \I2C_HDMI_Config|u0|wrd|Selector29~0 .lut_mask = 64'hF5F50F33F5F53333;
defparam \I2C_HDMI_Config|u0|wrd|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \I2C_HDMI_Config|u0|wrd|A[7] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[7] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr0~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr0~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [1] & ( \I2C_HDMI_Config|LUT_INDEX [4] ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [1] & ( ((!\I2C_HDMI_Config|LUT_INDEX [0] & (!\I2C_HDMI_Config|LUT_INDEX [2] & !\I2C_HDMI_Config|LUT_INDEX [3])) 
// # (\I2C_HDMI_Config|LUT_INDEX [0] & (\I2C_HDMI_Config|LUT_INDEX [2] & \I2C_HDMI_Config|LUT_INDEX [3]))) # (\I2C_HDMI_Config|LUT_INDEX [4]) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr0~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr0~0 .lut_mask = 64'h81FF81FF00FF00FF;
defparam \I2C_HDMI_Config|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \I2C_HDMI_Config|mI2C_DATA[15] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \I2C_HDMI_Config|WideOr8~0 (
// Equation(s):
// \I2C_HDMI_Config|WideOr8~0_combout  = ( \I2C_HDMI_Config|LUT_INDEX [4] & ( (!\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [1] & (!\I2C_HDMI_Config|LUT_INDEX [3] $ (\I2C_HDMI_Config|LUT_INDEX [0])))) # (\I2C_HDMI_Config|LUT_INDEX [2] & 
// (!\I2C_HDMI_Config|LUT_INDEX [3] & (!\I2C_HDMI_Config|LUT_INDEX [0] $ (!\I2C_HDMI_Config|LUT_INDEX [1])))) ) ) # ( !\I2C_HDMI_Config|LUT_INDEX [4] & ( (\I2C_HDMI_Config|LUT_INDEX [3] & ((!\I2C_HDMI_Config|LUT_INDEX [2] & (!\I2C_HDMI_Config|LUT_INDEX [0])) 
// # (\I2C_HDMI_Config|LUT_INDEX [2] & (\I2C_HDMI_Config|LUT_INDEX [0] & !\I2C_HDMI_Config|LUT_INDEX [1])))) ) )

	.dataa(!\I2C_HDMI_Config|LUT_INDEX [2]),
	.datab(!\I2C_HDMI_Config|LUT_INDEX [3]),
	.datac(!\I2C_HDMI_Config|LUT_INDEX [0]),
	.datad(!\I2C_HDMI_Config|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|WideOr8~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|WideOr8~0 .lut_mask = 64'h2120212004C204C2;
defparam \I2C_HDMI_Config|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N19
dffeas \I2C_HDMI_Config|mI2C_DATA[7] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector28~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector28~0_combout  = ( \I2C_HDMI_Config|mI2C_DATA [7] & ( (!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & ((!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ) # ((\I2C_HDMI_Config|u0|wrd|A [7])))) # (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & 
// (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & ((\I2C_HDMI_Config|mI2C_DATA [15])))) ) ) # ( !\I2C_HDMI_Config|mI2C_DATA [7] & ( (\I2C_HDMI_Config|u0|wrd|A[5]~0_combout  & ((!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & (\I2C_HDMI_Config|u0|wrd|A [7])) # 
// (\I2C_HDMI_Config|u0|wrd|A[5]~1_combout  & ((\I2C_HDMI_Config|mI2C_DATA [15]))))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|A[5]~1_combout ),
	.datab(!\I2C_HDMI_Config|u0|wrd|A[5]~0_combout ),
	.datac(!\I2C_HDMI_Config|u0|wrd|A [7]),
	.datad(!\I2C_HDMI_Config|mI2C_DATA [15]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|mI2C_DATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector28~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector28~0 .lut_mask = 64'h021302138A9B8A9B;
defparam \I2C_HDMI_Config|u0|wrd|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N22
dffeas \I2C_HDMI_Config|u0|wrd|A[8] (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I2C_HDMI_Config|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|A[8] .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|SDAO~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|SDAO~0_combout  = (!\I2C_HDMI_Config|u0|wrd|ST [0] & (((!\I2C_HDMI_Config|u0|wrd|ST [1])))) # (\I2C_HDMI_Config|u0|wrd|ST [0] & ((!\I2C_HDMI_Config|u0|wrd|ST [3] & (\I2C_HDMI_Config|u0|wrd|A [8] & \I2C_HDMI_Config|u0|wrd|ST [1])) # 
// (\I2C_HDMI_Config|u0|wrd|ST [3] & ((!\I2C_HDMI_Config|u0|wrd|ST [1])))))

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|A [8]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|SDAO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|SDAO~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|SDAO~0 .lut_mask = 64'hBB04BB04BB04BB04;
defparam \I2C_HDMI_Config|u0|wrd|SDAO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|SDAO~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|SDAO~1_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( (!\reset_n~input_o  & ((((\I2C_HDMI_Config|u0|wrd|SDAO~q ))))) # (\reset_n~input_o  & ((!\I2C_HDMI_Config|u0|wrd|ST [4] & (((\I2C_HDMI_Config|u0|wrd|ST [3] & 
// \I2C_HDMI_Config|u0|wrd|SDAO~q )) # (\I2C_HDMI_Config|u0|wrd|SDAO~0_combout ))) # (\I2C_HDMI_Config|u0|wrd|ST [4] & (((\I2C_HDMI_Config|u0|wrd|SDAO~q )))))) ) ) # ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( (\I2C_HDMI_Config|u0|wrd|SDAO~q  & ((!\reset_n~input_o 
// ) # (((!\I2C_HDMI_Config|u0|wrd|ST [1]) # (\I2C_HDMI_Config|u0|wrd|ST [3])) # (\I2C_HDMI_Config|u0|wrd|ST [4])))) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datae(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.dataf(!\I2C_HDMI_Config|u0|wrd|SDAO~q ),
	.datag(!\I2C_HDMI_Config|u0|wrd|SDAO~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|SDAO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|SDAO~1 .extended_lut = "on";
defparam \I2C_HDMI_Config|u0|wrd|SDAO~1 .lut_mask = 64'h04040000BFFFFBFF;
defparam \I2C_HDMI_Config|u0|wrd|SDAO~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N14
dffeas \I2C_HDMI_Config|u0|wrd|SDAO (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(\I2C_HDMI_Config|u0|wrd|SDAO~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|SDAO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|SDAO .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|SDAO .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_25|pll_25_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\reset_n~input_o ),
	.pfden(gnd),
	.refclkin(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_25|pll_25_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_25|pll_25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_25|pll_25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \vgaHdmi|Add0~29 (
// Equation(s):
// \vgaHdmi|Add0~29_sumout  = SUM(( \vgaHdmi|pixelV [0] ) + ( VCC ) + ( !VCC ))
// \vgaHdmi|Add0~30  = CARRY(( \vgaHdmi|pixelV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~29_sumout ),
	.cout(\vgaHdmi|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~29 .extended_lut = "off";
defparam \vgaHdmi|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \vgaHdmi|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \vgaHdmi|Add0~5 (
// Equation(s):
// \vgaHdmi|Add0~5_sumout  = SUM(( \vgaHdmi|pixelV [4] ) + ( GND ) + ( \vgaHdmi|Add0~14  ))
// \vgaHdmi|Add0~6  = CARRY(( \vgaHdmi|pixelV [4] ) + ( GND ) + ( \vgaHdmi|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~5_sumout ),
	.cout(\vgaHdmi|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~5 .extended_lut = "off";
defparam \vgaHdmi|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaHdmi|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \vgaHdmi|Add0~17 (
// Equation(s):
// \vgaHdmi|Add0~17_sumout  = SUM(( \vgaHdmi|pixelV [5] ) + ( GND ) + ( \vgaHdmi|Add0~6  ))
// \vgaHdmi|Add0~18  = CARRY(( \vgaHdmi|pixelV [5] ) + ( GND ) + ( \vgaHdmi|Add0~6  ))

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~17_sumout ),
	.cout(\vgaHdmi|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~17 .extended_lut = "off";
defparam \vgaHdmi|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaHdmi|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \vgaHdmi|pixelV[5]~feeder (
// Equation(s):
// \vgaHdmi|pixelV[5]~feeder_combout  = ( \vgaHdmi|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|pixelV[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|pixelV[5]~feeder .extended_lut = "off";
defparam \vgaHdmi|pixelV[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaHdmi|pixelV[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \vgaHdmi|Add1~1 (
// Equation(s):
// \vgaHdmi|Add1~1_sumout  = SUM(( \vgaHdmi|pixelH [0] ) + ( VCC ) + ( !VCC ))
// \vgaHdmi|Add1~2  = CARRY(( \vgaHdmi|pixelH [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~1_sumout ),
	.cout(\vgaHdmi|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~1 .extended_lut = "off";
defparam \vgaHdmi|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \vgaHdmi|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \vgaHdmi|Add1~17 (
// Equation(s):
// \vgaHdmi|Add1~17_sumout  = SUM(( \vgaHdmi|pixelH [4] ) + ( GND ) + ( \vgaHdmi|Add1~14  ))
// \vgaHdmi|Add1~18  = CARRY(( \vgaHdmi|pixelH [4] ) + ( GND ) + ( \vgaHdmi|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~17_sumout ),
	.cout(\vgaHdmi|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~17 .extended_lut = "off";
defparam \vgaHdmi|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \vgaHdmi|Add1~21 (
// Equation(s):
// \vgaHdmi|Add1~21_sumout  = SUM(( \vgaHdmi|pixelH [5] ) + ( GND ) + ( \vgaHdmi|Add1~18  ))
// \vgaHdmi|Add1~22  = CARRY(( \vgaHdmi|pixelH [5] ) + ( GND ) + ( \vgaHdmi|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~21_sumout ),
	.cout(\vgaHdmi|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~21 .extended_lut = "off";
defparam \vgaHdmi|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N46
dffeas \vgaHdmi|pixelH[5] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[5] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N50
dffeas \vgaHdmi|pixelH[6] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[6] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \vgaHdmi|Add1~25 (
// Equation(s):
// \vgaHdmi|Add1~25_sumout  = SUM(( \vgaHdmi|pixelH [6] ) + ( GND ) + ( \vgaHdmi|Add1~22  ))
// \vgaHdmi|Add1~26  = CARRY(( \vgaHdmi|pixelH [6] ) + ( GND ) + ( \vgaHdmi|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~25_sumout ),
	.cout(\vgaHdmi|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~25 .extended_lut = "off";
defparam \vgaHdmi|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N49
dffeas \vgaHdmi|pixelH[6]~DUPLICATE (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N52
dffeas \vgaHdmi|pixelH[7] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[7] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \vgaHdmi|Add1~29 (
// Equation(s):
// \vgaHdmi|Add1~29_sumout  = SUM(( \vgaHdmi|pixelH [7] ) + ( GND ) + ( \vgaHdmi|Add1~26  ))
// \vgaHdmi|Add1~30  = CARRY(( \vgaHdmi|pixelH [7] ) + ( GND ) + ( \vgaHdmi|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~29_sumout ),
	.cout(\vgaHdmi|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~29 .extended_lut = "off";
defparam \vgaHdmi|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N53
dffeas \vgaHdmi|pixelH[7]~DUPLICATE (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N56
dffeas \vgaHdmi|pixelH[8] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[8] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \vgaHdmi|Add1~33 (
// Equation(s):
// \vgaHdmi|Add1~33_sumout  = SUM(( \vgaHdmi|pixelH [8] ) + ( GND ) + ( \vgaHdmi|Add1~30  ))
// \vgaHdmi|Add1~34  = CARRY(( \vgaHdmi|pixelH [8] ) + ( GND ) + ( \vgaHdmi|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~33_sumout ),
	.cout(\vgaHdmi|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~33 .extended_lut = "off";
defparam \vgaHdmi|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N55
dffeas \vgaHdmi|pixelH[8]~DUPLICATE (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \vgaHdmi|Add1~37 (
// Equation(s):
// \vgaHdmi|Add1~37_sumout  = SUM(( \vgaHdmi|pixelH [9] ) + ( GND ) + ( \vgaHdmi|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~37 .extended_lut = "off";
defparam \vgaHdmi|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N59
dffeas \vgaHdmi|pixelH[9] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[9] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \vgaHdmi|LessThan3~0 (
// Equation(s):
// \vgaHdmi|LessThan3~0_combout  = ( \vgaHdmi|pixelH [0] & ( (\vgaHdmi|pixelH [1] & (\vgaHdmi|pixelH [4] & (\vgaHdmi|pixelH [2] & \vgaHdmi|pixelH [3]))) ) )

	.dataa(!\vgaHdmi|pixelH [1]),
	.datab(!\vgaHdmi|pixelH [4]),
	.datac(!\vgaHdmi|pixelH [2]),
	.datad(!\vgaHdmi|pixelH [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelH [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|LessThan3~0 .extended_lut = "off";
defparam \vgaHdmi|LessThan3~0 .lut_mask = 64'h0000000000010001;
defparam \vgaHdmi|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \vgaHdmi|LessThan3~1 (
// Equation(s):
// \vgaHdmi|LessThan3~1_combout  = ( \vgaHdmi|pixelH [9] & ( \vgaHdmi|LessThan3~0_combout  & ( \vgaHdmi|pixelH[8]~DUPLICATE_q  ) ) ) # ( \vgaHdmi|pixelH [9] & ( !\vgaHdmi|LessThan3~0_combout  & ( (\vgaHdmi|pixelH[8]~DUPLICATE_q  & 
// (((\vgaHdmi|pixelH[7]~DUPLICATE_q ) # (\vgaHdmi|pixelH[6]~DUPLICATE_q )) # (\vgaHdmi|pixelH [5]))) ) ) )

	.dataa(!\vgaHdmi|pixelH [5]),
	.datab(!\vgaHdmi|pixelH[6]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelH[7]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelH[8]~DUPLICATE_q ),
	.datae(!\vgaHdmi|pixelH [9]),
	.dataf(!\vgaHdmi|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|LessThan3~1 .extended_lut = "off";
defparam \vgaHdmi|LessThan3~1 .lut_mask = 64'h0000007F000000FF;
defparam \vgaHdmi|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \vgaHdmi|pixelH[0] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[0] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \vgaHdmi|Add1~5 (
// Equation(s):
// \vgaHdmi|Add1~5_sumout  = SUM(( \vgaHdmi|pixelH [1] ) + ( GND ) + ( \vgaHdmi|Add1~2  ))
// \vgaHdmi|Add1~6  = CARRY(( \vgaHdmi|pixelH [1] ) + ( GND ) + ( \vgaHdmi|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~5_sumout ),
	.cout(\vgaHdmi|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~5 .extended_lut = "off";
defparam \vgaHdmi|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N34
dffeas \vgaHdmi|pixelH[1] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[1] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \vgaHdmi|Add1~9 (
// Equation(s):
// \vgaHdmi|Add1~9_sumout  = SUM(( \vgaHdmi|pixelH [2] ) + ( GND ) + ( \vgaHdmi|Add1~6  ))
// \vgaHdmi|Add1~10  = CARRY(( \vgaHdmi|pixelH [2] ) + ( GND ) + ( \vgaHdmi|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~9_sumout ),
	.cout(\vgaHdmi|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~9 .extended_lut = "off";
defparam \vgaHdmi|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N38
dffeas \vgaHdmi|pixelH[2] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[2] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \vgaHdmi|Add1~13 (
// Equation(s):
// \vgaHdmi|Add1~13_sumout  = SUM(( \vgaHdmi|pixelH [3] ) + ( GND ) + ( \vgaHdmi|Add1~10  ))
// \vgaHdmi|Add1~14  = CARRY(( \vgaHdmi|pixelH [3] ) + ( GND ) + ( \vgaHdmi|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelH [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add1~13_sumout ),
	.cout(\vgaHdmi|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add1~13 .extended_lut = "off";
defparam \vgaHdmi|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N40
dffeas \vgaHdmi|pixelH[3] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[3] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N44
dffeas \vgaHdmi|pixelH[4] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[4] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \vgaHdmi|Equal0~1 (
// Equation(s):
// \vgaHdmi|Equal0~1_combout  = ( !\vgaHdmi|pixelH [7] & ( !\vgaHdmi|pixelH[6]~DUPLICATE_q  & ( (!\vgaHdmi|pixelH [4] & (!\vgaHdmi|pixelH[8]~DUPLICATE_q  & (!\vgaHdmi|pixelH [5] & !\vgaHdmi|pixelH [9]))) ) ) )

	.dataa(!\vgaHdmi|pixelH [4]),
	.datab(!\vgaHdmi|pixelH[8]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelH [5]),
	.datad(!\vgaHdmi|pixelH [9]),
	.datae(!\vgaHdmi|pixelH [7]),
	.dataf(!\vgaHdmi|pixelH[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal0~1 .extended_lut = "off";
defparam \vgaHdmi|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \vgaHdmi|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \vgaHdmi|Equal0~0 (
// Equation(s):
// \vgaHdmi|Equal0~0_combout  = ( !\vgaHdmi|pixelH [0] & ( (!\vgaHdmi|pixelH [1] & (!\vgaHdmi|pixelH [3] & !\vgaHdmi|pixelH [2])) ) )

	.dataa(!\vgaHdmi|pixelH [1]),
	.datab(!\vgaHdmi|pixelH [3]),
	.datac(!\vgaHdmi|pixelH [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelH [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal0~0 .extended_lut = "off";
defparam \vgaHdmi|Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \vgaHdmi|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \vgaHdmi|Equal0~2 (
// Equation(s):
// \vgaHdmi|Equal0~2_combout  = ( \vgaHdmi|Equal0~0_combout  & ( \vgaHdmi|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal0~2 .extended_lut = "off";
defparam \vgaHdmi|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaHdmi|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \vgaHdmi|pixelV[5] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|pixelV[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(gnd),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[5] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \vgaHdmi|Add0~21 (
// Equation(s):
// \vgaHdmi|Add0~21_sumout  = SUM(( \vgaHdmi|pixelV [6] ) + ( GND ) + ( \vgaHdmi|Add0~18  ))
// \vgaHdmi|Add0~22  = CARRY(( \vgaHdmi|pixelV [6] ) + ( GND ) + ( \vgaHdmi|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~21_sumout ),
	.cout(\vgaHdmi|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~21 .extended_lut = "off";
defparam \vgaHdmi|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaHdmi|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N35
dffeas \vgaHdmi|pixelV[6] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~21_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[6] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \vgaHdmi|Add0~25 (
// Equation(s):
// \vgaHdmi|Add0~25_sumout  = SUM(( \vgaHdmi|pixelV[7]~DUPLICATE_q  ) + ( GND ) + ( \vgaHdmi|Add0~22  ))
// \vgaHdmi|Add0~26  = CARRY(( \vgaHdmi|pixelV[7]~DUPLICATE_q  ) + ( GND ) + ( \vgaHdmi|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~25_sumout ),
	.cout(\vgaHdmi|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~25 .extended_lut = "off";
defparam \vgaHdmi|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaHdmi|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N28
dffeas \vgaHdmi|pixelV[7]~DUPLICATE (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~25_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N34
dffeas \vgaHdmi|pixelV[6]~DUPLICATE (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~21_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \vgaHdmi|Add0~9 (
// Equation(s):
// \vgaHdmi|Add0~9_sumout  = SUM(( \vgaHdmi|pixelV [8] ) + ( GND ) + ( \vgaHdmi|Add0~26  ))
// \vgaHdmi|Add0~10  = CARRY(( \vgaHdmi|pixelV [8] ) + ( GND ) + ( \vgaHdmi|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~9_sumout ),
	.cout(\vgaHdmi|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~9 .extended_lut = "off";
defparam \vgaHdmi|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaHdmi|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \vgaHdmi|pixelV[8] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~9_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[8] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \vgaHdmi|Add0~1 (
// Equation(s):
// \vgaHdmi|Add0~1_sumout  = SUM(( \vgaHdmi|pixelV [9] ) + ( GND ) + ( \vgaHdmi|Add0~10  ))

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~1 .extended_lut = "off";
defparam \vgaHdmi|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaHdmi|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N26
dffeas \vgaHdmi|pixelV[9] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~1_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[9] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N33
cyclonev_lcell_comb \vgaHdmi|Equal1~0 (
// Equation(s):
// \vgaHdmi|Equal1~0_combout  = ( \vgaHdmi|pixelV [9] & ( (!\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal1~0 .extended_lut = "off";
defparam \vgaHdmi|Equal1~0 .lut_mask = 64'h00000000A000A000;
defparam \vgaHdmi|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N21
cyclonev_lcell_comb \vgaHdmi|Equal1~1 (
// Equation(s):
// \vgaHdmi|Equal1~1_combout  = ( !\vgaHdmi|pixelV [4] & ( (!\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal1~1 .extended_lut = "off";
defparam \vgaHdmi|Equal1~1 .lut_mask = 64'h00F000F000000000;
defparam \vgaHdmi|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \vgaHdmi|Equal1~3 (
// Equation(s):
// \vgaHdmi|Equal1~3_combout  = ( !\vgaHdmi|pixelV [0] & ( \vgaHdmi|pixelV [2] & ( !\vgaHdmi|pixelV [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [1]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [0]),
	.dataf(!\vgaHdmi|pixelV [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal1~3 .extended_lut = "off";
defparam \vgaHdmi|Equal1~3 .lut_mask = 64'h00000000F0F00000;
defparam \vgaHdmi|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N9
cyclonev_lcell_comb \vgaHdmi|always0~1 (
// Equation(s):
// \vgaHdmi|always0~1_combout  = ( \vgaHdmi|Equal1~3_combout  & ( (!\vgaHdmi|Equal0~1_combout ) # ((!\vgaHdmi|Equal0~0_combout ) # ((\vgaHdmi|Equal1~0_combout  & \vgaHdmi|Equal1~1_combout ))) ) ) # ( !\vgaHdmi|Equal1~3_combout  & ( 
// (!\vgaHdmi|Equal0~1_combout ) # (!\vgaHdmi|Equal0~0_combout ) ) )

	.dataa(!\vgaHdmi|Equal1~0_combout ),
	.datab(!\vgaHdmi|Equal1~1_combout ),
	.datac(!\vgaHdmi|Equal0~1_combout ),
	.datad(!\vgaHdmi|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|always0~1 .extended_lut = "off";
defparam \vgaHdmi|always0~1 .lut_mask = 64'hFFF0FFF0FFF1FFF1;
defparam \vgaHdmi|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \vgaHdmi|pixelV[0] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(gnd),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[0] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N3
cyclonev_lcell_comb \vgaHdmi|Add0~33 (
// Equation(s):
// \vgaHdmi|Add0~33_sumout  = SUM(( \vgaHdmi|pixelV [1] ) + ( GND ) + ( \vgaHdmi|Add0~30  ))
// \vgaHdmi|Add0~34  = CARRY(( \vgaHdmi|pixelV [1] ) + ( GND ) + ( \vgaHdmi|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~33_sumout ),
	.cout(\vgaHdmi|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~33 .extended_lut = "off";
defparam \vgaHdmi|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N4
dffeas \vgaHdmi|pixelV[1] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(gnd),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[1] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \vgaHdmi|Add0~37 (
// Equation(s):
// \vgaHdmi|Add0~37_sumout  = SUM(( \vgaHdmi|pixelV [2] ) + ( GND ) + ( \vgaHdmi|Add0~34  ))
// \vgaHdmi|Add0~38  = CARRY(( \vgaHdmi|pixelV [2] ) + ( GND ) + ( \vgaHdmi|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~37_sumout ),
	.cout(\vgaHdmi|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~37 .extended_lut = "off";
defparam \vgaHdmi|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaHdmi|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N8
dffeas \vgaHdmi|pixelV[2] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(gnd),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[2] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \vgaHdmi|Add0~13 (
// Equation(s):
// \vgaHdmi|Add0~13_sumout  = SUM(( \vgaHdmi|pixelV [3] ) + ( GND ) + ( \vgaHdmi|Add0~38  ))
// \vgaHdmi|Add0~14  = CARRY(( \vgaHdmi|pixelV [3] ) + ( GND ) + ( \vgaHdmi|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaHdmi|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaHdmi|Add0~13_sumout ),
	.cout(\vgaHdmi|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Add0~13 .extended_lut = "off";
defparam \vgaHdmi|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaHdmi|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N16
dffeas \vgaHdmi|pixelV[3] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~13_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[3] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \vgaHdmi|pixelV[4] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~5_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[4] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N46
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N10
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \switchR~input (
	.i(switchR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switchR~input_o ));
// synopsys translate_off
defparam \switchR~input .bus_hold = "false";
defparam \switchR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \switchR~inputCLKENA0 (
	.inclk(\switchR~input_o ),
	.ena(vcc),
	.outclk(\switchR~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \switchR~inputCLKENA0 .clock_type = "global clock";
defparam \switchR~inputCLKENA0 .disable_mode = "low";
defparam \switchR~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \switchR~inputCLKENA0 .ena_register_power_up = "high";
defparam \switchR~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  = ( !\vgaHdmi|pixelV [4] & ( \vgaHdmi|pixelV [8] & ( (!\vgaHdmi|pixelV [3] & !\vgaHdmi|pixelV [9]) ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [4]),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0 .lut_mask = 64'h00000000C0C00000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (!\vgaHdmi|pixelV [5] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y18_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N37
dffeas \vgaHdmi|pixelH[2]~DUPLICATE (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelH[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelH[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|pixelH[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8607w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (\vgaHdmi|pixelV [5] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1 .lut_mask = 64'h1100110000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X37_Y10_N31
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (!\vgaHdmi|pixelV [5] & 
// \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0 .lut_mask = 64'h0404040400000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8700w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (\vgaHdmi|pixelV [5] & 
// \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8741w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ))))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ))))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h50305F30503F5F3F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout  = ( !\vgaHdmi|pixelV [9] & ( (!\vgaHdmi|pixelV [5] & (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & !\vgaHdmi|pixelV[7]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0 .lut_mask = 64'h2000200000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout  & ( (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3]) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0 .lut_mask = 64'h0000000055005500;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8628w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \vgaHdmi|pixelV[7] (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|Add0~25_sumout ),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\vgaHdmi|always0~1_combout ),
	.sload(vcc),
	.ena(\vgaHdmi|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|pixelV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|pixelV[7] .is_wysiwyg = "true";
defparam \vgaHdmi|pixelV[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout  = ( !\vgaHdmi|pixelV [7] & ( \vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [9] & \vgaHdmi|pixelV [5]) ) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [5]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [7]),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0 .lut_mask = 64'h000000000A0A0000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0_combout  = (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout )))

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0 .lut_mask = 64'h0010001000100010;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8761w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout  = ( \vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV [9] & !\vgaHdmi|pixelV[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0 .lut_mask = 64'h00000000C000C000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0_combout  = ( !\vgaHdmi|pixelV [3] & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout  & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0 .lut_mask = 64'h0101010100000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8721w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout  = ( !\vgaHdmi|pixelV [7] & ( !\vgaHdmi|pixelV [9] & ( \vgaHdmi|pixelV [5] ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [7]),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1 .lut_mask = 64'h3333000000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0_combout  = ( !\vgaHdmi|pixelV [6] & ( (\vgaHdmi|pixelV [8] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout  & (!\vgaHdmi|pixelV [3] & 
// \vgaHdmi|pixelV [4]))) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV [4]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0 .lut_mask = 64'h0010001000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8668w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  & !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .lut_mask = 64'h4444777703CF03CF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout  = ( !\vgaHdmi|pixelV [4] & ( (\vgaHdmi|pixelV [8] & (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & \vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1 .lut_mask = 64'h0050005000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0_combout  = ( !\vgaHdmi|pixelV [9] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout  & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & !\vgaHdmi|pixelV 
// [5])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8618w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  = ( \vgaHdmi|pixelV [3] & ( \vgaHdmi|pixelV [8] & ( !\vgaHdmi|pixelV [4] ) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [3]),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0 .lut_mask = 64'h000000000000AAAA;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0_combout  = (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0 .lut_mask = 64'h0303030303030303;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0_combout  = (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0 .lut_mask = 64'h0303030303030303;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8711w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h33553355000FFF0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout  & ( (\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [3]) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0 .lut_mask = 64'h0000000000550055;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8638w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout  & ( (\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [4] & \vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0 .lut_mask = 64'h0000000000050005;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8771w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout  = ( \vgaHdmi|pixelV [4] & ( (\vgaHdmi|pixelV [3] & !\vgaHdmi|pixelV[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0 .lut_mask = 64'h000000000F000F00;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout  & \vgaHdmi|pixelV [8]) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1 .lut_mask = 64'h0000000000550055;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0 .lut_mask = 64'h0000000001010101;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8731w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  & !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .lut_mask = 64'h550055FF0F330F33;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  & 
// ( ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout )))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  = ( !\vgaHdmi|pixelV [3] & ( !\vgaHdmi|pixelV [8] & ( !\vgaHdmi|pixelV [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [3]),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0 .lut_mask = 64'hF0F0000000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1 .lut_mask = 64'h0000000033333333;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV [4])) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0 .lut_mask = 64'h0101010100000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout  & ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & 
// !\vgaHdmi|pixelV [9]) ) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout ),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1 .lut_mask = 64'h0000444400000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV [5] & (\vgaHdmi|pixelV [3] & !\vgaHdmi|pixelV [4])) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV [4]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0 .lut_mask = 64'h0300030000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0_combout  = ( !\vgaHdmi|pixelV [9] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0 .lut_mask = 64'h0044004400000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8379w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0_combout  = (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [8] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout )))

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8369w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0 .lut_mask = 64'h0040004000400040;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8389w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h447703034477CFCF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1_combout  = ( !\vgaHdmi|pixelV [9] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1 .lut_mask = 64'h4040404000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & (!\vgaHdmi|pixelV [9] & \vgaHdmi|pixelV [4])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV [4]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2 .lut_mask = 64'h00A000A000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0_combout  = ( \vgaHdmi|pixelV [5] & ( (!\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~2_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0 .lut_mask = 64'h00000000000C000C;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8305w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( (!\vgaHdmi|pixelV [6] & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ) ) )

	.dataa(!\vgaHdmi|pixelV [6]),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2 .lut_mask = 64'h000000000A0A0A0A;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout  & ( (!\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [8] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0 .lut_mask = 64'h0000000020002000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8295w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h00AA272755FF2727;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0_combout  = ( \vgaHdmi|pixelV [3] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout  & ( !\vgaHdmi|pixelV [8] ) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [3]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0 .lut_mask = 64'h000000000000AAAA;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8265w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w[3] (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w [3] = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// (!\vgaHdmi|pixelV [9] & !\vgaHdmi|pixelV [5]))) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w[3] .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w[3] .lut_mask = 64'h0000000080008000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8228w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0_combout  = ( !\vgaHdmi|pixelV [5] & ( (!\vgaHdmi|pixelV [9] & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & (\vgaHdmi|Equal1~1_combout  & !\vgaHdmi|pixelV[6]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|Equal1~1_combout ),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0 .lut_mask = 64'h0800080000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8245w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1_combout  = (!\vgaHdmi|pixelV [8] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout  & !\vgaHdmi|pixelV [3]))

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~0_combout ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1 .lut_mask = 64'h2200220022002200;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8255w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3~portbdataout )) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout  & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8349w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0_combout  = (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout  & \vgaHdmi|Equal1~1_combout )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.datac(!\vgaHdmi|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0 .lut_mask = 64'h0303030303030303;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8339w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1_combout  = (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~0_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1 .lut_mask = 64'h0303030303030303;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8328w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [4])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV [4]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0 .lut_mask = 64'h0005000500000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout  & ( (!\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV [9] & 
// !\vgaHdmi|pixelV[7]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(!\vgaHdmi|pixelV [9]),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1 .lut_mask = 64'h0000000080808080;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h0F3355000F3355FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]) # ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & 
// ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N31
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// (!\vgaHdmi|pixelV [9] & \vgaHdmi|pixelV [5]))) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0 .lut_mask = 64'h0000000000200020;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8462w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0_combout  = ( \vgaHdmi|pixelV [4] & ( (\vgaHdmi|pixelV [3] & (!\vgaHdmi|pixelV [9] & !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0 .lut_mask = 64'h0000000050005000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0_combout  & ( (!\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV[7]~DUPLICATE_q 
// )) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1 .lut_mask = 64'h0000000002020202;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8492w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout  = ( !\vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV [9] & (\vgaHdmi|pixelV [4] & \vgaHdmi|pixelV[7]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(!\vgaHdmi|pixelV [9]),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0 .lut_mask = 64'h0004000400000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1_combout  = (!\vgaHdmi|pixelV [8] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ))

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1 .lut_mask = 64'h0088008800880088;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  & ( (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & 
// !\vgaHdmi|pixelV [9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV [9]),
	.datae(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0 .lut_mask = 64'h000000000000F000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8472w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout  = ( \vgaHdmi|pixelV [7] & ( !\vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [9] & (!\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV [4])) ) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [7]),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0 .lut_mask = 64'h0000080800000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout  & \vgaHdmi|pixelV [3]) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8452w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout  & !\vgaHdmi|pixelV [3]) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1 .lut_mask = 64'h4444444400000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// (!\vgaHdmi|pixelV [9] & !\vgaHdmi|pixelV [5]))) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0 .lut_mask = 64'h0000000020002000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8421w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0_combout  = ( !\vgaHdmi|pixelV [5] & ( (!\vgaHdmi|pixelV [9] & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & \vgaHdmi|Equal1~1_combout ))) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(!\vgaHdmi|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0 .lut_mask = 64'h0020002000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8432w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  = ( \vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV [9] & \vgaHdmi|pixelV[7]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(!\vgaHdmi|pixelV [9]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0 .lut_mask = 64'h0030003000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(vcc),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [3] & !\vgaHdmi|pixelV [8])) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0 .lut_mask = 64'h0000000003000300;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0_combout  = ( \vgaHdmi|Equal1~1_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ))))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ))))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h202A252F707A757F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout  = ( !\vgaHdmi|pixelV [5] & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & !\vgaHdmi|pixelV [9])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV [9]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0 .lut_mask = 64'h0500050000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout  & ( (!\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV [9] & 
// \vgaHdmi|pixelV[7]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(!\vgaHdmi|pixelV [9]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8359w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0 .lut_mask = 64'h0000000000880088;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout  & ( \vgaHdmi|Equal1~1_combout  ) )

	.dataa(!\vgaHdmi|Equal1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0_combout  = ( \vgaHdmi|pixelV [4] & ( (!\vgaHdmi|pixelV [3] & (!\vgaHdmi|pixelV [8] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout )) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0 .lut_mask = 64'h0000000008080808;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h500350F35F035FF3;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  
// & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0_combout  = (\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ))

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0 .lut_mask = 64'h0005000500050005;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8864w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (\vgaHdmi|pixelV [5] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8834w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0_combout  = ( !\vgaHdmi|pixelV [9] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & \vgaHdmi|pixelV 
// [5])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8844w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH [7],\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0_combout  = ( !\vgaHdmi|pixelV [3] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout  & \vgaHdmi|pixelV [8]) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8482w[3]~0_combout ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0 .lut_mask = 64'h0505000005050000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8854w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8917w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (!\vgaHdmi|pixelV [5] & 
// \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0 .lut_mask = 64'h0000000004040404;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8886w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8907w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH [7],\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8514w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0 .lut_mask = 64'h0000000033333333;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8897w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8947w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0_combout  = ( \vgaHdmi|pixelV [4] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  & (\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0 .lut_mask = 64'h0000000000050005;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8957w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8937w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (\vgaHdmi|pixelV [5] & 
// \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8927w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ))))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ))))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout  & (!\vgaHdmi|pixelV [5] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8648w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8793w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [9] & (!\vgaHdmi|pixelV [5] & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout )) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [5]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0 .lut_mask = 64'h0000000000A000A0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8804w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0_combout  = (!\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [8] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ))

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8814w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV [3] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8442w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0 .lut_mask = 64'h0000000003030303;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8824w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .lut_mask = 64'h535300F053530FFF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N32
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  
// & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [3] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & 
// ( ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  
// & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  & 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q )))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N38
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[6] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[6] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (\vgaHdmi|pixelV[7]~DUPLICATE_q  & \vgaHdmi|pixelV [5]) ) )

	.dataa(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (!\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0 .lut_mask = 64'h0000000002000200;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9606w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  = ( !\vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (\vgaHdmi|pixelV [9] & (\vgaHdmi|pixelV [5] & !\vgaHdmi|pixelV [7])) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9420w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & !\vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9047w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (!\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0 .lut_mask = 64'h0200020000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) # ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [5] & (\vgaHdmi|pixelV [9] & \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0 .lut_mask = 64'h000A000A00000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & !\vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9101w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( \vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV [9]) ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0 .lut_mask = 64'h0000000000000C0C;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9659w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0 .lut_mask = 64'h0000000004040404;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9473w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12 .lut_mask = 64'h40434C4F70737C7F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (!\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV[7]~DUPLICATE_q ) ) )

	.dataa(!\vgaHdmi|pixelV [5]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout  & ( (!\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0 .lut_mask = 64'h0000000020002000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9194w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0_combout  = ( \vgaHdmi|Equal1~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9007w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0_combout  = ( \vgaHdmi|Equal1~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9380w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0_combout  = ( \vgaHdmi|pixelV [4] & ( (!\vgaHdmi|pixelV [6] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout  & (\vgaHdmi|pixelV [8] & 
// !\vgaHdmi|pixelV [3]))) ) )

	.dataa(!\vgaHdmi|pixelV [6]),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(!\vgaHdmi|pixelV [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0 .lut_mask = 64'h0000020000000200;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9566w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10 .lut_mask = 64'h048C26AE159D37BF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (\vgaHdmi|pixelV[7]~DUPLICATE_q  & (\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [5]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0 .lut_mask = 64'h0000000000050005;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0_combout  = ( !\vgaHdmi|pixelV [8] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  & (\vgaHdmi|pixelV [4] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0 .lut_mask = 64'h1100110000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9327w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  & (\vgaHdmi|pixelV [4] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9699w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (\vgaHdmi|pixelV [5] & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0 .lut_mask = 64'h0000000000300030;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (!\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [4] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout )) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(gnd),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0 .lut_mask = 64'h0000000000220022;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9513w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout  & ( (!\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [4] & !\vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9141w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) # ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ))))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ))))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13 .lut_mask = 64'h050305F3F503F5F3;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13_combout  ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12_combout  ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11_combout  ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10_combout  ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~11_combout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~12_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~10_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~13_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14 .lut_mask = 64'h0F0F5555333300FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  & ( !\vgaHdmi|pixelV[6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1 .lut_mask = 64'h000000000000F0F0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X33_Y9_N32
dffeas \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  & ( (!\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0 .lut_mask = 64'h0000000008080808;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9400w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  & ( (!\vgaHdmi|pixelV [3] & (!\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q ))) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0 .lut_mask = 64'h0000000008000800;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9586w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1 .lut_mask = 64'h220A770A225F775F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( (!\vgaHdmi|pixelV [6] & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ) ) )

	.dataa(!\vgaHdmi|pixelV [6]),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0_combout  = (\vgaHdmi|Equal1~0_combout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout )

	.dataa(!\vgaHdmi|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0 .lut_mask = 64'h0505050505050505;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0_combout  = ( \vgaHdmi|Equal1~0_combout  & ( (!\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0 .lut_mask = 64'h0000000022002200;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9359w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0_combout  = ( !\vgaHdmi|pixelV[6]~DUPLICATE_q  & ( (!\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout  & !\vgaHdmi|pixelV [3]))) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0 .lut_mask = 64'h0200020000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout )))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  & ( (!\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0 .lut_mask = 64'h0000000008080808;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9452w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  & ( (!\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0 .lut_mask = 64'h0000000022002200;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9638w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ) ) ) ) # ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104~portbdataout )) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104~portbdataout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2 .lut_mask = 64'h35353535000FF0FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  & (!\vgaHdmi|pixelV [4] & !\vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9679w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8275w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (!\vgaHdmi|pixelV [3] & (!\vgaHdmi|pixelV [4] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout )) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0 .lut_mask = 64'h0000000000A000A0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9493w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]) ) ) ) # ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3 .lut_mask = 64'h550F550F0033FF33;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2_combout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout  & 
// ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2_combout ) ) ) ) # ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1_combout )) ) ) ) 
// # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1_combout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~1_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~0_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~2_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~3_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9483w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (\vgaHdmi|pixelV [3] & (!\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [4])) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(!\vgaHdmi|pixelV [4]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0 .lut_mask = 64'h0000000000300030;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout  & 
// !\vgaHdmi|pixelV [5])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0 .lut_mask = 64'h1100110000000000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9111w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0_combout  = ( \vgaHdmi|pixelV [3] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  & ( (\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [4]) ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [3]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0 .lut_mask = 64'h0000000000000303;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9669w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0_combout  = ( \vgaHdmi|pixelV[7]~DUPLICATE_q  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout  & 
// !\vgaHdmi|pixelV [5])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout ),
	.datac(!\vgaHdmi|pixelV [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9297w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ) ) ) ) # ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0_combout  = ( \vgaHdmi|Equal1~0_combout  & ( (\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [4] & \vgaHdmi|pixelV [3])) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0 .lut_mask = 64'h0000000000030003;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9390w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & (!\vgaHdmi|pixelV 
// [5] & !\vgaHdmi|pixelV [8]))) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [5]),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0 .lut_mask = 64'h0000000010001000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0_combout  = ( \vgaHdmi|Equal1~0_combout  & ( (\vgaHdmi|pixelV [4] & (!\vgaHdmi|pixelV [8] & \vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [3]),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9017w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0_combout  = (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout  & \vgaHdmi|pixelV [8]))

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0 .lut_mask = 64'h0003000300030003;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9576w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15 .lut_mask = 64'h0530F530053FF53F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  & ( (\vgaHdmi|pixelV [4] & (\vgaHdmi|pixelV [3] & \vgaHdmi|pixelV [8])) ) )

	.dataa(!\vgaHdmi|pixelV [4]),
	.datab(!\vgaHdmi|pixelV [3]),
	.datac(!\vgaHdmi|pixelV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0 .lut_mask = 64'h0000000001010101;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9430w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (!\vgaHdmi|pixelV [8] & (\vgaHdmi|pixelV [5] & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ))) ) )

	.dataa(!\vgaHdmi|pixelV [8]),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0 .lut_mask = 64'h0000000000020002;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0_combout  = (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & (\vgaHdmi|pixelV [9] & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout )))

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0 .lut_mask = 64'h0008000800080008;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9057w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout  & \vgaHdmi|pixelV [8]) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8678w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [8]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0 .lut_mask = 64'h0000000000550055;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9616w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout )))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4])))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16 .lut_mask = 64'h0530F530053FF53F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// \vgaHdmi|pixelV [5])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9337w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  & (\vgaHdmi|pixelV [4] & \vgaHdmi|pixelV [3])) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(!\vgaHdmi|pixelV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0 .lut_mask = 64'h0000000001010101;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9709w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0_combout  = ( \vgaHdmi|pixelV [9] & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout )) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8399w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9151w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0_combout  = ( \vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV [3] & (\vgaHdmi|pixelV [4] & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout )) ) )

	.dataa(!\vgaHdmi|pixelV [3]),
	.datab(!\vgaHdmi|pixelV [4]),
	.datac(gnd),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9523w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18 .lut_mask = 64'h00AA55FF27272727;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16_combout ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15_combout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17_combout )) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16_combout ) ) ) ) # 
// ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17_combout )) ) ) 
// )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~17_combout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~15_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~16_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19 .lut_mask = 64'h353500F035350FFF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout  = ( \vgaHdmi|pixelV [3] & ( \vgaHdmi|pixelV [9] & ( (!\vgaHdmi|pixelV [8] & !\vgaHdmi|pixelV [4]) ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV [8]),
	.datac(!\vgaHdmi|pixelV [4]),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [3]),
	.dataf(!\vgaHdmi|pixelV [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0 .lut_mask = 64'h000000000000C0C0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// !\vgaHdmi|pixelV [5])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9277w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9266w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0 .lut_mask = 64'h000000000000FFFF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9649w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9080w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0 .lut_mask = 64'h0000000033333333;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9463w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N39
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1_combout  = ( !\vgaHdmi|pixelV [5] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & 
// !\vgaHdmi|pixelV[7]~DUPLICATE_q ) ) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [5]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1 .lut_mask = 64'h0000000050500000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121~portbdataout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7 .lut_mask = 64'h111105AFBBBB05AF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datad(gnd),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9121w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9503w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N15
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout  & ( (\vgaHdmi|pixelV[6]~DUPLICATE_q  & (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// \vgaHdmi|pixelV [5])) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9317w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N9
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  & ( (!\vgaHdmi|pixelV[7]~DUPLICATE_q  & (\vgaHdmi|pixelV [9] & 
// \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV [9]),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0 .lut_mask = 64'h00000000000C000C;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9131w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9307w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0 .lut_mask = 64'h0000000033333333;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9689w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  & ( (\vgaHdmi|pixelV[7]~DUPLICATE_q  & (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & 
// \vgaHdmi|pixelV [9])) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelV [9]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0 .lut_mask = 64'h0000000000300030;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0_combout  = ( !\vgaHdmi|pixelV[7]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout  & ( (!\vgaHdmi|pixelV[6]~DUPLICATE_q  & 
// \vgaHdmi|pixelV [9]) ) ) )

	.dataa(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8285w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0 .lut_mask = 64'h0000000022220000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9037w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9214w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9596w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9027w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0 .lut_mask = 64'h0000000033333333;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9410w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85~portbdataout )) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85~portbdataout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6 .lut_mask = 64'h3535000F3535F0FF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0_combout  = ( \vgaHdmi|Equal1~0_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9370w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout  ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9173w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0 .lut_mask = 64'h0000000055555555;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9556w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0_combout  = ( !\vgaHdmi|pixelV [5] & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout  & ( (\vgaHdmi|pixelV[7]~DUPLICATE_q  & 
// !\vgaHdmi|pixelV[6]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datac(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaHdmi|pixelV [5]),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9091w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0 .lut_mask = 64'h0000000030300000;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode9184w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \vgaHdmi|Equal1~2 (
// Equation(s):
// \vgaHdmi|Equal1~2_combout  = (\vgaHdmi|Equal1~1_combout  & \vgaHdmi|Equal1~0_combout )

	.dataa(!\vgaHdmi|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\vgaHdmi|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|Equal1~2 .extended_lut = "off";
defparam \vgaHdmi|Equal1~2 .lut_mask = 64'h0505050505050505;
defparam \vgaHdmi|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\switchR~inputCLKENA0_outclk ),
	.clk1(\clock50~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\vgaHdmi|Equal1~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vgaHdmi|pixelV [2],\vgaHdmi|pixelV [1],\vgaHdmi|pixelV [0],\vgaHdmi|pixelH [9],\vgaHdmi|pixelH[8]~DUPLICATE_q ,\vgaHdmi|pixelH[7]~DUPLICATE_q ,\vgaHdmi|pixelH[6]~DUPLICATE_q ,\vgaHdmi|pixelH [5],\vgaHdmi|pixelH [4],\vgaHdmi|pixelH [3],\vgaHdmi|pixelH[2]~DUPLICATE_q ,\vgaHdmi|pixelH [1],
\vgaHdmi|pixelH [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "vgaHdmi:vgaHdmi|dual_port_ram:dual_inst|altsyncram:ram_rtl_0|altsyncram_g2j1:auto_generated|ALTSYNCRAM";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 0;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 1048576;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 1;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) # ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout )))) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  & 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )))) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q )))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout )))) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q  & 
// ((!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout )) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q  & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ))))) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[4]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[5]~DUPLICATE_q ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5 .lut_mask = 64'h00275527AA27FF27;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout  & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8_combout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout  & 
// ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7_combout ) ) ) ) # ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout  & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6_combout ))) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8_combout )) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q  & ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7_combout ) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~7_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~8_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~6_combout ),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9 .lut_mask = 64'h111105AFBBBB05AF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout  & ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19_combout ) ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout  & ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19_combout  & \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14_combout )) ) ) ) # ( 
// !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout  & ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4_combout ))) # (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1] & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14_combout )) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~14_combout ),
	.datab(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~4_combout ),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~19_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~9_combout ),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20 .lut_mask = 64'h33553355000FFF0F;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 (
// Equation(s):
// \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout  = ( \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20_combout  & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [6]) # 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ) ) ) # ( !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20_combout  & ( 
// (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  & !\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.datad(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|address_reg_b [6]),
	.datae(gnd),
	.dataf(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l6_w0_n1_mux_dataout~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \vgaHdmi|dual_inst|ram_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \vgaHdmi|always0~0 (
// Equation(s):
// \vgaHdmi|always0~0_combout  = ( !\vgaHdmi|pixelV [2] & ( \vgaHdmi|pixelV [0] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout  
// & \vgaHdmi|pixelV [1])) ) ) ) # ( \vgaHdmi|pixelV [2] & ( !\vgaHdmi|pixelV [0] & ( (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout  & (\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout 
//  & !\vgaHdmi|pixelV [1])) ) ) )

	.dataa(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8658w[3]~0_combout ),
	.datab(gnd),
	.datac(!\vgaHdmi|dual_inst|ram_rtl_0|auto_generated|rden_decode_b|w_anode8555w[3]~0_combout ),
	.datad(!\vgaHdmi|pixelV [1]),
	.datae(!\vgaHdmi|pixelV [2]),
	.dataf(!\vgaHdmi|pixelV [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|always0~0 .extended_lut = "off";
defparam \vgaHdmi|always0~0 .lut_mask = 64'h0000050000050000;
defparam \vgaHdmi|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \vgaHdmi|vsync (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|always0~0_combout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|vsync .is_wysiwyg = "true";
defparam \vgaHdmi|vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \vgaHdmi|hsync~1 (
// Equation(s):
// \vgaHdmi|hsync~1_combout  = ( \vgaHdmi|pixelH[6]~DUPLICATE_q  & ( \vgaHdmi|Equal0~0_combout  & ( (\vgaHdmi|pixelH [8] & !\vgaHdmi|hsync~q ) ) ) ) # ( !\vgaHdmi|pixelH[6]~DUPLICATE_q  & ( \vgaHdmi|Equal0~0_combout  & ( (!\vgaHdmi|hsync~q  & 
// ((!\vgaHdmi|pixelH [5]) # (\vgaHdmi|pixelH [8]))) ) ) ) # ( \vgaHdmi|pixelH[6]~DUPLICATE_q  & ( !\vgaHdmi|Equal0~0_combout  & ( (!\vgaHdmi|pixelH [8] & (\vgaHdmi|pixelH [5] & ((\vgaHdmi|pixelH [4])))) # (\vgaHdmi|pixelH [8] & (((!\vgaHdmi|hsync~q )))) ) ) 
// ) # ( !\vgaHdmi|pixelH[6]~DUPLICATE_q  & ( !\vgaHdmi|Equal0~0_combout  & ( (!\vgaHdmi|hsync~q  & (((!\vgaHdmi|pixelH [5] & !\vgaHdmi|pixelH [4])) # (\vgaHdmi|pixelH [8]))) ) ) )

	.dataa(!\vgaHdmi|pixelH [8]),
	.datab(!\vgaHdmi|pixelH [5]),
	.datac(!\vgaHdmi|hsync~q ),
	.datad(!\vgaHdmi|pixelH [4]),
	.datae(!\vgaHdmi|pixelH[6]~DUPLICATE_q ),
	.dataf(!\vgaHdmi|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|hsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|hsync~1 .extended_lut = "off";
defparam \vgaHdmi|hsync~1 .lut_mask = 64'hD0505072D0D05050;
defparam \vgaHdmi|hsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \vgaHdmi|hsync~2 (
// Equation(s):
// \vgaHdmi|hsync~2_combout  = ( !\vgaHdmi|pixelH [6] & ( (\vgaHdmi|pixelH[8]~DUPLICATE_q  & !\vgaHdmi|pixelH [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaHdmi|pixelH[8]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelH [5]),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelH [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|hsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|hsync~2 .extended_lut = "off";
defparam \vgaHdmi|hsync~2 .lut_mask = 64'h0F000F0000000000;
defparam \vgaHdmi|hsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \vgaHdmi|hsync~0 (
// Equation(s):
// \vgaHdmi|hsync~0_combout  = ( \vgaHdmi|hsync~q  & ( \vgaHdmi|LessThan3~0_combout  & ( (!\vgaHdmi|hsync~1_combout ) # ((!\vgaHdmi|pixelH[7]~DUPLICATE_q ) # (!\vgaHdmi|pixelH [9])) ) ) ) # ( !\vgaHdmi|hsync~q  & ( \vgaHdmi|LessThan3~0_combout  & ( 
// (!\vgaHdmi|hsync~1_combout  & (\vgaHdmi|pixelH[7]~DUPLICATE_q  & \vgaHdmi|pixelH [9])) ) ) ) # ( \vgaHdmi|hsync~q  & ( !\vgaHdmi|LessThan3~0_combout  & ( (!\vgaHdmi|pixelH [9]) # ((!\vgaHdmi|pixelH[7]~DUPLICATE_q  & ((!\vgaHdmi|hsync~2_combout ))) # 
// (\vgaHdmi|pixelH[7]~DUPLICATE_q  & (!\vgaHdmi|hsync~1_combout ))) ) ) ) # ( !\vgaHdmi|hsync~q  & ( !\vgaHdmi|LessThan3~0_combout  & ( (!\vgaHdmi|hsync~1_combout  & (\vgaHdmi|pixelH[7]~DUPLICATE_q  & \vgaHdmi|pixelH [9])) ) ) )

	.dataa(!\vgaHdmi|hsync~1_combout ),
	.datab(!\vgaHdmi|hsync~2_combout ),
	.datac(!\vgaHdmi|pixelH[7]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelH [9]),
	.datae(!\vgaHdmi|hsync~q ),
	.dataf(!\vgaHdmi|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|hsync~0 .extended_lut = "off";
defparam \vgaHdmi|hsync~0 .lut_mask = 64'h000AFFCA000AFFFA;
defparam \vgaHdmi|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N1
dffeas \vgaHdmi|hsync (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|hsync~0_combout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|hsync .is_wysiwyg = "true";
defparam \vgaHdmi|hsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \vgaHdmi|LessThan7~0 (
// Equation(s):
// \vgaHdmi|LessThan7~0_combout  = ( \vgaHdmi|pixelV [8] & ( (\vgaHdmi|pixelV[7]~DUPLICATE_q  & (\vgaHdmi|pixelV [5] & \vgaHdmi|pixelV[6]~DUPLICATE_q )) ) )

	.dataa(!\vgaHdmi|pixelV[7]~DUPLICATE_q ),
	.datab(!\vgaHdmi|pixelV [5]),
	.datac(gnd),
	.datad(!\vgaHdmi|pixelV[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelV [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|LessThan7~0 .extended_lut = "off";
defparam \vgaHdmi|LessThan7~0 .lut_mask = 64'h0000000000110011;
defparam \vgaHdmi|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \vgaHdmi|always1~0 (
// Equation(s):
// \vgaHdmi|always1~0_combout  = ( \vgaHdmi|pixelH [9] & ( (!\vgaHdmi|pixelV [9] & (!\vgaHdmi|LessThan7~0_combout  & (!\vgaHdmi|pixelH[8]~DUPLICATE_q  & !\vgaHdmi|pixelH[7]~DUPLICATE_q ))) ) ) # ( !\vgaHdmi|pixelH [9] & ( (!\vgaHdmi|pixelV [9] & 
// !\vgaHdmi|LessThan7~0_combout ) ) )

	.dataa(!\vgaHdmi|pixelV [9]),
	.datab(!\vgaHdmi|LessThan7~0_combout ),
	.datac(!\vgaHdmi|pixelH[8]~DUPLICATE_q ),
	.datad(!\vgaHdmi|pixelH[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vgaHdmi|pixelH [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|always1~0 .extended_lut = "off";
defparam \vgaHdmi|always1~0 .lut_mask = 64'h8888888880008000;
defparam \vgaHdmi|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N31
dffeas \vgaHdmi|dataEnable (
	.clk(\pll_25|pll_25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vgaHdmi|always1~0_combout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|dataEnable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|dataEnable .is_wysiwyg = "true";
defparam \vgaHdmi|dataEnable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \vgaHdmi|vgaClock~0 (
// Equation(s):
// \vgaHdmi|vgaClock~0_combout  = ( !\vgaHdmi|vgaClock~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vgaHdmi|vgaClock~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaHdmi|vgaClock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaHdmi|vgaClock~0 .extended_lut = "off";
defparam \vgaHdmi|vgaClock~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vgaHdmi|vgaClock~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \vgaHdmi|vgaClock (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\vgaHdmi|vgaClock~0_combout ),
	.asdata(vcc),
	.clrn(\pll_25|pll_25_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaHdmi|vgaClock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaHdmi|vgaClock .is_wysiwyg = "true";
defparam \vgaHdmi|vgaClock .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector11~1 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector11~1_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [2] & ( (!\I2C_HDMI_Config|u0|wrd|ST [3] & (!\I2C_HDMI_Config|u0|wrd|ST [0] $ (\I2C_HDMI_Config|u0|wrd|ST [1]))) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [2] & ( 
// !\I2C_HDMI_Config|u0|wrd|ST [1] ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(gnd),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector11~1 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector11~1 .lut_mask = 64'hFF00FF0088448844;
defparam \I2C_HDMI_Config|u0|wrd|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|Selector11~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|Selector11~0_combout  = ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\I2C_HDMI_Config|u0|wrd|ST [2] & ((!\I2C_HDMI_Config|u0|wrd|ST [1]) # ((!\I2C_HDMI_Config|u0|wrd|ST [0] & !\I2C_HDMI_Config|u0|wrd|ST [3])))) # 
// (\I2C_HDMI_Config|u0|wrd|ST [2] & (((!\I2C_HDMI_Config|u0|wrd|ST [3])))) ) )

	.dataa(!\I2C_HDMI_Config|u0|wrd|ST [0]),
	.datab(!\I2C_HDMI_Config|u0|wrd|ST [3]),
	.datac(!\I2C_HDMI_Config|u0|wrd|ST [2]),
	.datad(!\I2C_HDMI_Config|u0|wrd|ST [1]),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|Selector11~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|Selector11~0 .lut_mask = 64'hFC8CFC8C00000000;
defparam \I2C_HDMI_Config|u0|wrd|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \I2C_HDMI_Config|u0|wrd|SCLO~0 (
// Equation(s):
// \I2C_HDMI_Config|u0|wrd|SCLO~0_combout  = ( \I2C_HDMI_Config|u0|wrd|ST [4] & ( (\I2C_HDMI_Config|u0|wrd|SCLO~q  & ((!\reset_n~input_o ) # (!\I2C_HDMI_Config|u0|wrd|Selector11~0_combout ))) ) ) # ( !\I2C_HDMI_Config|u0|wrd|ST [4] & ( (!\reset_n~input_o  & 
// (\I2C_HDMI_Config|u0|wrd|SCLO~q )) # (\reset_n~input_o  & ((!\I2C_HDMI_Config|u0|wrd|Selector11~0_combout  & (\I2C_HDMI_Config|u0|wrd|SCLO~q )) # (\I2C_HDMI_Config|u0|wrd|Selector11~0_combout  & ((\I2C_HDMI_Config|u0|wrd|Selector11~1_combout ))))) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\I2C_HDMI_Config|u0|wrd|SCLO~q ),
	.datac(!\I2C_HDMI_Config|u0|wrd|Selector11~1_combout ),
	.datad(!\I2C_HDMI_Config|u0|wrd|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\I2C_HDMI_Config|u0|wrd|ST [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|u0|wrd|SCLO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|SCLO~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|u0|wrd|SCLO~0 .lut_mask = 64'h3327332733223322;
defparam \I2C_HDMI_Config|u0|wrd|SCLO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N11
dffeas \I2C_HDMI_Config|u0|wrd|SCLO (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|u0|wrd|SCLO~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|u0|wrd|SCLO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|u0|wrd|SCLO .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|u0|wrd|SCLO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \I2C_HDMI_Config|READY~0 (
// Equation(s):
// \I2C_HDMI_Config|READY~0_combout  = !\I2C_HDMI_Config|LessThan1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\I2C_HDMI_Config|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\I2C_HDMI_Config|READY~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \I2C_HDMI_Config|READY~0 .extended_lut = "off";
defparam \I2C_HDMI_Config|READY~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \I2C_HDMI_Config|READY~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N2
dffeas \I2C_HDMI_Config|READY (
	.clk(\I2C_HDMI_Config|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\I2C_HDMI_Config|READY~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I2C_HDMI_Config|READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I2C_HDMI_Config|READY .is_wysiwyg = "true";
defparam \I2C_HDMI_Config|READY .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \switchG~input (
	.i(switchG),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switchG~input_o ));
// synopsys translate_off
defparam \switchG~input .bus_hold = "false";
defparam \switchG~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \switchB~input (
	.i(switchB),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switchB~input_o ));
// synopsys translate_off
defparam \switchB~input .bus_hold = "false";
defparam \switchB~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
