var g_data = {"9":{"st":"inst","pa":0,"n":"/top/DUV_IF","l":"SystemVerilog","sn":13,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"DUV_IF","s":9,"z":1}],"loc":{"cp":47.09,"data":{"t":[310,146,1]}}},"11":{"st":"inst","pa":0,"n":"/top/RAM/wr_add_dec","l":"Verilog","sn":14,"du":{"n":"work.mem_dec","s":6,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"b":1},{"n":"wr_add_dec","s":11,"z":1}],"loc":{"cp":90.00,"data":{"b":[5,4,1],"t":[12,12,1]}}},"12":{"st":"inst","pa":0,"n":"/top/RAM/rd_add_dec","l":"Verilog","sn":14,"du":{"n":"work.mem_dec","s":6,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"b":1},{"n":"rd_add_dec","s":12,"z":1}],"loc":{"cp":90.00,"data":{"b":[5,4,1],"t":[12,12,1]}}},"13":{"st":"inst","pa":0,"n":"/top/RAM/DM_0","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":7,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"b":1},{"n":"DM_0","s":13,"z":1}],"loc":{"cp":73.20,"data":{"b":[8,8,1],"t":[306,142,1]}}},"14":{"st":"inst","pa":0,"n":"/top/RAM/DM_1","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":7,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"b":1},{"n":"DM_1","s":14,"z":1}],"loc":{"cp":73.20,"data":{"b":[8,8,1],"t":[306,142,1]}}},"15":{"st":"inst","pa":0,"n":"/top/RAM/DM_2","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":7,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"b":1},{"n":"DM_2","s":15,"z":1}],"loc":{"cp":56.49,"data":{"b":[8,7,1],"t":[306,78,1]}}},"16":{"st":"inst","pa":0,"n":"/top/RAM/DM_3","l":"Verilog","sn":14,"du":{"n":"work.dual_mem","s":7,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"b":1},{"n":"DM_3","s":16,"z":1}],"loc":{"cp":73.20,"data":{"b":[8,8,1],"t":[306,142,1]}}},"10":{"st":"inst","pa":0,"n":"/top/RAM","l":"Verilog","sn":13,"du":{"n":"work.ram_4096","s":5,"b":1},"bc":[{"n":"top","s":8,"b":1},{"n":"RAM","s":10,"z":1}],"children":[{"n":"DM_3","id":16,"zf":1,"tc":73.20,"b":100.00,"t":46.40},{"n":"DM_2","id":15,"zf":1,"tc":56.49,"b":87.50,"t":25.49},{"n":"DM_1","id":14,"zf":1,"tc":73.20,"b":100.00,"t":46.40},{"n":"DM_0","id":13,"zf":1,"tc":73.20,"b":100.00,"t":46.40},{"n":"rd_add_dec","id":12,"zf":1,"tc":90.00,"b":80.00,"t":100.00},{"n":"wr_add_dec","id":11,"zf":1,"tc":90.00,"b":80.00,"t":100.00}],"rec":{"cp":68.09,"data":{"b":[42,39],"t":[854,370]}},"loc":{"cp":49.69,"data":{"t":[326,162,1]}}},"8":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":13,"du":{"n":"work.top","s":4,"b":1},"bc":[{"n":"top","s":8,"z":1}],"children":[{"n":"RAM","id":10,"zf":1,"tc":68.09,"b":92.85,"t":43.32},{"n":"DUV_IF","id":9,"zf":1,"tc":47.09,"t":47.09}],"rec":{"cp":68.64,"data":{"b":[42,39],"t":[1166,518]}},"loc":{"cp":100.00,"data":{"t":[2,2,1]}}},"17":{"st":"inst","pa":0,"n":"/ram_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.ram_pkg","s":2,"b":1},"bc":[{"n":"ram_pkg","s":17,"z":1}],"loc":{"cp":56.80,"data":{"b":[33,19,1],"fc":[13,8,1],"t":[64,6,1],"gb":[28,12,1],"cvpc":[4,1],"g":[1,55.55,1],"a":[1,1,1]}}},"7":{"st":"du","pa":0,"n":"work.dual_mem","l":"Verilog","sn":16,"loc":{"cp":73.20,"data":{"b":[8,8,1],"t":[306,142,1]}}},"6":{"st":"du","pa":0,"n":"work.mem_dec","l":"Verilog","sn":15,"loc":{"cp":90.00,"data":{"b":[5,4,1],"t":[12,12,1]}}},"5":{"st":"du","pa":0,"n":"work.ram_4096","l":"Verilog","sn":14,"one_inst":10,"loc":{"cp":49.69,"data":{"t":[326,162,1]}}},"1":{"st":"du","pa":0,"n":"work.ram_if","l":"SystemVerilog","sn":1,"loc":{"cp":47.09,"data":{"t":[310,146,1]}}},"2":{"st":"du","pa":0,"n":"work.ram_pkg","l":"SystemVerilog","sn":2,"one_inst":17,"loc":{"cp":56.80,"data":{"b":[33,19,1],"fc":[13,8,1],"t":[64,6,1],"gb":[28,12,1],"cvpc":[4,1],"g":[1,55.55,1],"a":[1,1,1]}}},"4":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":13,"one_inst":8,"loc":{"cp":100.00,"data":{"t":[2,2,1]}}}};
processSummaryData(g_data);