--- sys/dev/bge/if_bgereg.h.orig	2025-10-04 23:10:30.725268000 +0200
+++ sys/dev/bge/if_bgereg.h	2025-10-08 00:29:26.000000000 +0200
@@ -456,7 +456,8 @@
 #define	BGE_PCICLOCKCTL_ALTCLK		0x00001000
 #define	BGE_PCICLOCKCTL_ALTCLK_SRC	0x00002000
 #define	BGE_PCICLOCKCTL_PCIPLL_DISABLE	0x00004000
-#define	BGE_PCICLOCKCTL_SYSPLL_DISABLE	0x00008000
+#define	BGE_PCICLOCKCTL_SYSPLL_DISABLE	0x00008000 /* Disable the 133 MHz
+						    * phase-locked loop */
 #define	BGE_PCICLOCKCTL_BIST_ENABLE	0x00010000
 
 #ifndef PCIM_CMD_MWIEN
