[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic near-full defect pattern detected on lot W2024-7891. First wafer of lot shows >95% surface coverage with etch non-uniformity. All 25 wafers quarantined.\n\nProcess Context: Wafers processed through ETCH-LAM-12 using standard POLY_ETCH_V3 recipe. Tool had been idle for 6 hours before lot start. FDC shows RF forward power at 0W despite 1500W setpoint. Chamber pressure unstable at process start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power supply failure at process initiation\n\n**Failure Mechanism**: The RF generator failed to strike plasma on the first wafer. The 6-hour idle period may have caused thermal drift in the RF matching network. With no plasma, the etch process ran in \"gas-only\" mode, causing complete process failure.\n\n**Timeline Analysis**:\n- T-0: Recipe initiated, RF commanded to 1500W\n- T+2s: RF forward power reads 0W (failure point)\n- T+60s: Recipe completed without plasma\n- All subsequent wafers processed without valid plasma\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ETCH-LAM-12 immediately\n2. Quarantine entire lot W2024-7891 (25 wafers)\n3. Do NOT process any wafers until RF verified\n\n## Investigation Steps\n\n1. Check RF generator diagnostics and fault codes\n2. Verify RF cable connections and matching network\n3. Run RF calibration and plasma strike test\n4. Review why FDC did not trigger process abort\n\n## Prevention Measures\n\n1. Implement plasma-strike verification in recipe\n2. Add RF power interlock with 5-second verification window\n3. Mandate seasoning wafer after >4 hour idle\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-8234. Wafers 12-25 show >85% surface contamination with metallic residue pattern. Wafers 1-11 passed inspection normally.\n\nProcess Context: Metal deposition on SPUTTER-AMAT-05. Mid-lot target failure suspected. FDC alarm triggered at wafer 12: 'Target impedance out of range'. Chamber pressure spiked from 3mTorr to 45mTorr during wafer 12 processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sputter target catastrophic failure mid-lot\n\n**Failure Mechanism**: The sputter target cracked or delaminated during wafer 12 processing. This caused:\n1. Arcing between target and chamber (impedance alarm)\n2. Target material fragmentation\n3. Massive particle generation contaminating remaining wafers\n4. Chamber pressure spike from target outgassing\n\n**Timeline Analysis**:\n- Wafers 1-11: Normal processing, target integrity maintained\n- Wafer 12: Target failure initiated, impedance alarm\n- Wafers 13-25: Processed with compromised target, massive contamination\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-AMAT-05 immediately\n2. Quarantine wafers 12-25 (scrap candidates)\n3. Hold wafers 1-11 for additional inspection\n4. Open chamber for target inspection\n\n## Investigation Steps\n\n1. Inspect target for cracks, delamination, or burn-through\n2. Review target life tracking (kWh, RF-hours)\n3. Check target bonding integrity\n4. Analyze impedance data trend prior to failure\n\n## Prevention Measures\n\n1. Reduce target end-of-life threshold by 10%\n2. Add impedance trending to preventive maintenance\n3. Implement automatic process abort on impedance alarm\n\n**Severity**: Critical\n**Yield Impact**: 85% (14 of 25 wafers affected)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-9102. All 25 wafers show near-full pattern with severe film delamination >90% coverage. Film appears to have 'blistered' across entire wafer surface.\n\nProcess Context: PECVD oxide deposition on CVD-AMAT-08. Recipe TEOS_STD_500nm executed. FDC shows: SiH4 flow at 0 sccm (setpoint 200 sccm), N2O flow normal at 4000 sccm. MFC fault logged at lot start but not escalated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: SiH4 Mass Flow Controller (MFC) failure causing process gas starvation\n\n**Failure Mechanism**: The SiH4 MFC failed closed at lot start, delivering zero precursor while N2O continued at full flow. This resulted in:\n1. No silicon source for oxide formation\n2. Highly oxidizing environment damaging underlying layers\n3. Thermal stress causing existing films to blister and delaminate\n4. Complete process chemistry failure\n\n**Timeline Analysis**:\n- Lot start: SiH4 MFC fault occurs (not escalated)\n- All 25 wafers: Processed with 0 sccm SiH4, 4000 sccm N2O\n- Entire lot contaminated with oxidation damage\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CVD-AMAT-08 immediately\n2. Scrap entire lot W2024-9102\n3. Replace SiH4 MFC immediately\n4. Escalate FDC alarm configuration issue\n\n## Investigation Steps\n\n1. Remove and inspect SiH4 MFC for valve failure\n2. Verify MFC calibration on spare unit\n3. Review why MFC fault did not trigger recipe abort\n4. Audit all critical gas MFC alarm configurations\n\n## Prevention Measures\n\n1. Add gas flow verification step in recipe with abort interlock\n2. Escalate all MFC faults to critical alarm level\n3. Implement pre-process gas flow verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-5567. Wafers show >80% coverage with 'haze' pattern and severe surface roughening. Affected: all 25 wafers. Pattern consistent with chemical attack.\n\nProcess Context: Wet etch processing in WETETCH-DNS-03. HF dip recipe executed. FDC data shows: HF concentration at 12% (spec: 1%), temperature at 45°C (spec: 25°C). Chemical replenishment event logged 30 minutes before lot.\n\nCorrelation: Two other lots processed after replenishment also show similar damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical replenishment error - wrong concentration HF delivered to bath\n\n**Failure Mechanism**: The HF replenishment system delivered 12% HF instead of 1% HF. The elevated concentration combined with higher-than-normal temperature (likely due to exothermic dilution) caused:\n1. Aggressive chemical attack on wafer surfaces\n2. Oxide layer complete removal\n3. Silicon surface roughening and hazing\n4. Damage to underlying device structures\n\n**Correlation Evidence**: Multiple lots affected after same replenishment event confirms bath contamination as source.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - WETETCH-DNS-03 immediately\n2. Scrap all affected lots (W2024-5567 and 2 others)\n3. Drain and neutralize contaminated bath\n4. Isolate chemical supply system\n\n## Investigation Steps\n\n1. Verify chemical drum labeling and connections\n2. Check replenishment system calibration\n3. Review chemical delivery SOP compliance\n4. Test bulk chemical source concentration\n5. Audit all baths on same chemical supply\n\n## Prevention Measures\n\n1. Implement in-line concentration verification before replenishment\n2. Add concentration sensor with interlock\n3. Dual-verification for chemical drum connections\n4. Pre-lot concentration test requirement\n\n**Severity**: Critical\n**Yield Impact**: 100% (3 lots, 75 wafers total)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2024-3345. All wafers show near-full pattern with 'smeared' metal across >90% of surface. Appears as catastrophic arcing damage.\n\nProcess Context: Physical Vapor Deposition on PVD-AMAT-02. AlCu deposition recipe. FDC shows: DC power oscillating wildly 0-15kW (setpoint 10kW), chamber pressure spiking to 150mTorr repeatedly. Multiple arc detection events logged throughout lot processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Severe arcing in PVD chamber due to target-to-shield contamination bridging\n\n**Failure Mechanism**: Accumulated AlCu deposition on chamber shields created conductive bridges to the target assembly. This caused:\n1. Uncontrolled arcing between target and grounded shields\n2. Macro-particle ejection onto wafer surfaces\n3. Power supply instability and oscillation\n4. Localized melting and 'smearing' of deposited metal\n5. Chamber pressure spikes from arc-induced outgassing\n\n**Timeline Analysis**:\n- Multiple arc detection events = repeated damage cycles\n- Power oscillation = power supply struggling with arcing load\n- All wafers affected throughout lot\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-AMAT-02 immediately\n2. Scrap entire lot W2024-3345\n3. Do NOT open chamber hot (safety hazard)\n4. Allow 4-hour cooldown before inspection\n\n## Investigation Steps\n\n1. Review shield kit maintenance records\n2. Measure deposition on shields and dark space ring\n3. Check arc suppression system functionality\n4. Review kWh tracking against PM schedule\n\n## Prevention Measures\n\n1. Reduce PM interval by 20% based on kWh actuals\n2. Implement shield deposition thickness monitoring\n3. Add arc count trending with PM trigger threshold\n4. Improve dark space ring cleaning procedure\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on W2024-6678, wafers 1-5 only. Remaining 20 wafers unprocessed due to tool fault. Pattern shows complete absence of deposited film with substrate exposed.\n\nProcess Context: Epitaxial silicon growth on EPI-AMAT-01. First lot after weekend idle (60 hours). FDC shows: susceptor temperature at 150°C (setpoint 1100°C). Heater zone fault triggered at wafer 3 but lot continued to wafer 5.\n\nCorrelation: Tool had heater replacement 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Heater zone failure post-maintenance causing complete thermal failure\n\n**Failure Mechanism**: The recently replaced heater zone failed completely after extended idle period. At 150°C (vs 1100°C setpoint), silicon epitaxy cannot occur:\n1. No thermal activation for precursor decomposition\n2. No silicon deposition on wafer surface\n3. Wafers essentially received no processing\n4. 5 wafers processed before fault escalated to tool stop\n\n**Correlation Evidence**: Recent heater replacement + extended idle suggests:\n- Possible improper heater installation\n- Thermal cycling damage during cooldown/warmup\n- Heater element failure from installation defect\n\n## Immediate Actions\n\n1. **TOOL DOWN** - EPI-AMAT-01 (already faulted)\n2. Quarantine wafers 1-5 (possible rework candidates)\n3. Hold remaining 20 wafers in lot\n4. Escalate to maintenance for heater inspection\n\n## Investigation Steps\n\n1. Inspect heater zone for element failure\n2. Review recent heater replacement work order\n3. Check thermocouple calibration and readings\n4. Verify heater power supply functionality\n5. Review post-maintenance qualification data\n\n## Prevention Measures\n\n1. Extend post-heater-replacement qualification testing\n2. Implement temperature ramp verification before first wafer\n3. Add heater element resistance check to startup sequence\n4. Reduce max idle time after heater maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100% on processed wafers (5 of 25)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Simultaneous near-full defects on 4 lots across 4 different etch tools. All show >85% defectivity with incomplete etch pattern. Affected: ETCH-LAM-01, ETCH-LAM-02, ETCH-LAM-03, ETCH-LAM-04.\n\nProcess Context: All tools running standard OXIDE_ETCH recipe. FDC shows: all tools simultaneously lost Ar and CF4 gas flow at 14:32:07. Facility gas alarm logged at same timestamp. Gas flows restored at 14:47:22 (15 minute interruption).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility bulk gas supply interruption affecting multiple tools simultaneously\n\n**Failure Mechanism**: A facility-level gas supply failure (Ar and CF4) caused all connected etch tools to lose process gases simultaneously:\n1. Recipes continued executing without proper gas chemistry\n2. Plasmas extinguished or ran in degraded mode\n3. 15-minute interruption = multiple wafers affected per tool\n4. Etch process incomplete across all affected wafers\n\n**Correlation Evidence**: 4 tools, same gas types, exact same timestamp = facility source, not individual tool issue\n\n## Immediate Actions\n\n1. **ALL 4 TOOLS DOWN** immediately\n2. Quarantine all affected lots (4 lots, ~100 wafers)\n3. Verify gas supply restored and stable\n4. Coordinate with Facilities on root cause\n\n## Investigation Steps\n\n1. Identify gas supply interruption source (valve, regulator, supply)\n2. Check gas cabinet alarm and response logs\n3. Review bulk gas tank levels and switchover system\n4. Audit all tools on affected gas supply branch\n5. Verify FDC response to gas loss events\n\n## Prevention Measures\n\n1. Add gas pressure interlock with recipe abort capability\n2. Implement facility gas monitoring dashboard\n3. Review gas supply redundancy and switchover timing\n4. Install local gas buffer for critical processes\n5. Add 'gas loss' event to FDC with immediate escalation\n\n**Severity**: Critical\n**Yield Impact**: 100% (4 lots, ~100 wafers, facility event)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect with vacuum breach signature on lot W2024-7743. All 25 wafers show >90% oxidation damage and particle contamination. Visible 'burn' marks on wafer edges.\n\nProcess Context: Metal sputter deposition on SPUTTER-AMAT-08. FDC shows: base pressure rose from 5E-8 Torr to 2E-3 Torr at wafer 8. Process continued through entire lot. Vacuum alarm logged but classified as 'warning' only.\n\nCorrelation: O-ring replaced 3 days ago during PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum chamber breach due to improper O-ring installation during recent PM\n\n**Failure Mechanism**: The recently replaced O-ring failed, causing a massive air leak:\n1. Chamber pressure rose from UHV (5E-8 Torr) to soft vacuum (2E-3 Torr)\n2. Oxygen ingress caused immediate metal oxidation\n3. Atmospheric particles contaminated wafer surfaces\n4. Continued processing in degraded vacuum damaged all remaining wafers\n5. Localized heating at leak point caused edge burn marks\n\n**Correlation Evidence**: O-ring PM 3 days ago directly correlates to seal failure. Possible causes:\n- Improper O-ring seating\n- Wrong O-ring material or size\n- O-ring damage during installation\n- Insufficient compression\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-AMAT-08 immediately\n2. Scrap entire lot W2024-7743\n3. Vent chamber and inspect O-ring seal\n4. Review PM work order for O-ring installation\n\n## Investigation Steps\n\n1. Inspect O-ring for damage, improper seating, or debris\n2. Verify correct O-ring part number was used\n3. Check O-ring groove for contamination or damage\n4. Review technician training records\n5. Leak check after repair with He leak detector\n\n## Prevention Measures\n\n1. Implement dual-verification for O-ring installation\n2. Mandate post-PM leak rate qualification\n3. Upgrade vacuum alarm from 'warning' to 'critical' with recipe abort\n4. Add base pressure verification before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-4456. Progressive degradation observed: wafer 1 shows 60% defectivity, wafer 25 shows 98% defectivity. Pattern is consistent with increasing contamination throughout lot.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-02. High-current BF2 implant. FDC shows: beam current degraded from 15mA to 2mA over lot duration. Faraday cup readings erratic. Source filament hours at 890 (limit: 800).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ion source filament end-of-life causing progressive beam degradation\n\n**Failure Mechanism**: The ion source filament exceeded its operational lifetime (890 hrs vs 800 hr limit):\n1. Filament degradation reduced ionization efficiency\n2. Beam current progressively decreased throughout lot\n3. Under-dosing increased with each wafer\n4. By wafer 25, beam at 2mA vs 15mA target = 87% under-dose\n5. Erratic Faraday readings indicate beam instability\n\n**Timeline Analysis**:\n- Progressive degradation pattern = gradual failure\n- Not sudden failure but missed PM threshold\n- Wafer 1 at 60% defect suggests filament already marginal at lot start\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-02\n2. Quarantine entire lot W2024-4456\n3. Assess rework potential (re-implant if dose too low)\n4. Replace ion source filament immediately\n\n## Investigation Steps\n\n1. Review PM tracking system - why was 800-hour limit exceeded?\n2. Inspect filament for erosion pattern\n3. Verify Faraday cup calibration\n4. Check beam current specification compliance trending\n5. Review all lots processed in last 90 hours (since passing limit)\n\n## Prevention Measures\n\n1. Implement hard interlock at filament hour limit\n2. Add beam current trending with early warning at 90% life\n3. Review PM tracking compliance process\n4. Add dose verification measurement in recipe\n\n**Severity**: Critical\n**Yield Impact**: 95% (progressive degradation, early wafers may be salvageable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-8890. All wafers show massive particle contamination >500,000 particles/wafer (normal <500). Particles distributed uniformly across entire wafer surface.\n\nProcess Context: Atmospheric LPCVD on LPCVD-TEL-05. Furnace tube processing. FDC shows: tube door seal integrity alarm triggered but was bypassed by operator. 'Particles in loadlock' warning also bypassed. Both events at 06:15, lot processed at 06:22.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator bypass of critical safety interlocks allowing contaminated lot processing\n\n**Failure Mechanism**: Two critical alarms were inappropriately bypassed:\n1. Tube door seal alarm = atmospheric contamination ingress\n2. Loadlock particle alarm = known contamination source\n3. Wafers loaded into contaminated environment\n4. High-temperature processing baked particles permanently into films\n5. Uniform contamination indicates atmospheric exposure, not localized source\n\n**Contributing Factors**:\n- Operator decision to bypass without engineering approval\n- Inadequate alarm escalation training\n- Production pressure may have influenced decision\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LPCVD-TEL-05 immediately\n2. Scrap entire lot W2024-8890\n3. Secure alarm bypass logs for investigation\n4. Remove operator production access pending review\n5. Clean tube and loadlock thoroughly\n\n## Investigation Steps\n\n1. Review operator decision rationale\n2. Audit alarm bypass procedure and authorization levels\n3. Inspect door seal for degradation\n4. Identify particle source in loadlock\n5. Review shift handoff procedures\n\n## Prevention Measures\n\n1. Remove operator ability to bypass critical alarms\n2. Require engineering authorization for any alarm bypass\n3. Implement alarm bypass logging with mandatory justification\n4. Retrain all operators on alarm response procedures\n5. Add production pressure reporting mechanism\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss, procedural failure)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2234. Wafers show 'rainbow' discoloration across >95% of surface with severe film thickness variation. Expected 1000nm film, measured 200-2500nm random variation.\n\nProcess Context: Thermal oxidation on FURNACE-KOYO-02. Recipe OX_DRY_1000NM. FDC shows: O2 flow stable, temperature stable at 1050°C. However, wafer spacing data shows 4mm spacing (spec: 6mm). Lot loaded manually due to automation fault.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect wafer spacing during manual load causing severe gas flow non-uniformity\n\n**Failure Mechanism**: Manual loading resulted in 4mm wafer spacing instead of specified 6mm:\n1. Reduced spacing restricted O2 gas flow between wafers\n2. Edge areas received more oxidant than center\n3. Wafer-to-wafer variation due to inconsistent manual placement\n4. 'Rainbow' pattern indicates thickness interference fringes\n5. 200-2500nm variation indicates complete process breakdown\n\n**Contributing Factors**:\n- Automation fault forced manual operation\n- Operator may not have verified spacing after load\n- Manual loading procedure may be inadequate\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOYO-02\n2. Quarantine lot W2024-2234 for thickness mapping\n3. Fix automation fault before resuming production\n4. Review all manually loaded lots since automation fault\n\n## Investigation Steps\n\n1. Inspect boat and wafer placement\n2. Diagnose automation fault root cause\n3. Review manual loading SOP and training\n4. Check if other lots affected by automation issue\n5. Verify spacing sensor calibration\n\n## Prevention Measures\n\n1. Prohibit manual loading without engineering supervision\n2. Add post-load spacing verification camera system\n3. Expedite automation repair priority\n4. Create detailed manual loading checklist with verification\n5. Add spacing confirmation step before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (entire lot thickness out of spec)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5543 with complete Cu film delamination. All 25 wafers show >90% film peeling. Adhesion test shows 0 MPa (spec: >50 MPa).\n\nProcess Context: Cu electroplating on PLATE-LAM-03. Standard Damascus process. FDC shows: barrier layer deposition tool BARR-AMAT-01 had RF match fault on prior step. Wafers cleared from BARR tool despite fault and sent to plating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing/defective barrier layer due to upstream tool fault, causing complete Cu adhesion failure\n\n**Failure Mechanism**: The RF match fault on barrier deposition tool (BARR-AMAT-01) resulted in:\n1. Inadequate or missing TaN/Ta barrier layer deposition\n2. Wafers incorrectly released to next process step\n3. Cu electroplated directly onto oxide (poor adhesion)\n4. Thermal stress during subsequent processing caused delamination\n5. Zero adhesion measured due to missing adhesion layer\n\n**Process Flow Failure**:\n- Barrier tool fault should have held wafers for inspection\n- Wafers cleared despite known fault = procedural breakdown\n\n## Immediate Actions\n\n1. **TOOL DOWN** - BARR-AMAT-01 (fix RF match)\n2. Scrap lot W2024-5543 entirely\n3. Review all lots processed on BARR tool since fault\n4. Implement hold on lots with upstream fault flags\n\n## Investigation Steps\n\n1. Review RF match fault data and failure mode\n2. Audit lot release procedure for faulted tools\n3. Check barrier layer on retained test wafers\n4. Identify who released lot despite fault\n5. Review BARR tool maintenance history\n\n## Prevention Measures\n\n1. Implement automatic lot hold on upstream tool faults\n2. Add barrier layer presence verification before plating\n3. Require engineering sign-off for fault-flagged lots\n4. Add in-line sheet resistance measurement\n5. Tighten RF match tolerance for early fault detection\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete lot loss, upstream fault propagation)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-9901. Complete resist pattern collapse across >85% of wafer area. Resist structures 'melted' and flowed together.\n\nProcess Context: Lithography on LITHO-ASML-07. After develop inspection shows massive pattern failure. FDC shows: Post-Apply Bake (PAB) temperature at 180°C (spec: 110°C). Temperature logged correctly but spec verification bypassed.\n\nCorrelation: PAB plate had thermocouple replacement yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect PAB temperature due to thermocouple miscalibration after replacement\n\n**Failure Mechanism**: The recently replaced thermocouple was incorrectly calibrated, causing:\n1. PAB plate running at 180°C while displaying 110°C\n2. Photoresist exceeded glass transition temperature\n3. Resist structures softened and collapsed\n4. Patterns flowed together creating complete pattern loss\n5. Spec verification bypass allowed bad recipe to run\n\n**Correlation Evidence**: Thermocouple replaced yesterday directly correlates with temperature error. Calibration offset of 70°C indicates:\n- Wrong thermocouple type installed, or\n- Incorrect calibration procedure, or\n- Thermocouple wiring error\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-07 (hotplate module)\n2. Scrap lot W2024-9901 entirely\n3. Verify all lots processed since thermocouple replacement\n4. Independent temperature verification on PAB plate\n\n## Investigation Steps\n\n1. Verify thermocouple type (J, K, T) matches system config\n2. Check calibration certificate and procedure\n3. Measure actual plate temperature with reference probe\n4. Review spec bypass procedure and authorization\n5. Audit recent calibration work orders\n\n## Prevention Measures\n\n1. Mandate independent temperature verification after TC replacement\n2. Remove ability to bypass spec verification\n3. Add wafer-level temperature monitoring\n4. Implement dual-TC verification system\n5. Extend post-maintenance qualification requirements\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss, pattern integrity destroyed)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1123. Wafers show >80% coverage with crystallographic slip lines radiating from edges. Visible mechanical damage and edge chips.\n\nProcess Context: Rapid Thermal Processing on RTP-ASCE-04. Spike anneal at 1050°C. FDC shows: ramp rate at 250°C/sec (spec: 100°C/sec). Wafer rotation speed at 5 rpm (spec: 60 rpm). Robot placement offset logged but not alarmed.\n\nCorrelation: Different technician loaded wafers today (regular technician on leave).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multiple parameter errors causing thermal shock and mechanical damage\n\n**Failure Mechanism**: Combined failures caused catastrophic thermal and mechanical damage:\n1. Excessive ramp rate (250°C/s vs 100°C/s) = severe thermal shock\n2. Slow rotation (5 rpm vs 60 rpm) = non-uniform heating\n3. Robot offset = improper wafer seating\n4. Thermal gradients caused crystallographic slip (permanent lattice damage)\n5. Edge chipping from improper placement\n\n**Contributing Factors**:\n- Substitute technician may have selected wrong recipe variant\n- Multiple parameter errors suggest recipe confusion\n- Alarms not properly configured for parameter limits\n\n## Immediate Actions\n\n1. **TOOL DOWN** - RTP-ASCE-04\n2. Scrap lot W2024-1123 (slip damage is permanent)\n3. Verify recipe parameters match specification\n4. Review substitute technician's actions\n\n## Investigation Steps\n\n1. Compare executed recipe vs standard recipe\n2. Check if wrong recipe variant was selected\n3. Review robot teaching and calibration\n4. Verify all parameter limits have proper alarms\n5. Interview technician on process followed\n\n## Prevention Measures\n\n1. Implement recipe lock-out with part-number verification\n2. Add critical parameter limit alarms (ramp rate, rotation)\n3. Require qualification verification for substitute personnel\n4. Add robot placement verification sensor\n5. Restrict recipe selection to qualified operators only\n\n**Severity**: Critical\n**Yield Impact**: 100% (crystallographic slip is unrepairable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7654. Complete photoresist strip failure - resist remains on >95% of wafer area. Expected: bare Si surface.\n\nProcess Context: Downstream ash on ASH-MATTSON-02. O2 plasma strip recipe. FDC shows: RF power at 0W, O2 flow normal at 2000 sccm, chamber pressure at 500 mTorr. Process time completed normally. No alarms logged.\n\nCorrelation: Same tool, lot W2024-7645 processed 2 hours ago had same failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator failure causing plasma-less processing (silent failure)\n\n**Failure Mechanism**: The RF generator failed to produce power despite recipe execution:\n1. RF power at 0W = no plasma generation\n2. O2 flowed but no chemical reaction without plasma\n3. Recipe timer ran to completion (false completion)\n4. No interlock to detect plasma absence\n5. Two consecutive lots affected = failure occurred >2 hours ago\n\n**Critical Issue**: Silent failure mode - no alarms despite complete process failure.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ASH-MATTSON-02 immediately\n2. Hold lots W2024-7654 and W2024-7645 for rework assessment\n3. Trace all lots processed since last known good (>2 hours)\n4. Alert downstream processes to hold potentially affected lots\n\n## Investigation Steps\n\n1. Test RF generator output and power supply\n2. Check RF cable connections and matching network\n3. Verify plasma monitoring sensor functionality\n4. Review why 0W power did not trigger alarm\n5. Identify exact time of RF failure from power log\n\n## Prevention Measures\n\n1. Add plasma presence detection with process interlock\n2. Implement RF power verification window in recipe\n3. Add OES (Optical Emission Spectroscopy) endpoint detection\n4. Create RF power <10% alarm with immediate abort\n5. Add visual plasma verification camera\n\n**Severity**: Critical\n**Yield Impact**: 100% (multiple lots, silent failure extended impact)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3321. Wafers show severe backside contamination with metal splatter covering >80% of backside. Frontside appears normal on visual inspection.\n\nProcess Context: Backside metallization on SPUTTER-APPLIED-01. Recipe BACK_METAL_AlSi. FDC shows: wafer orientation sensor triggered 'wafer flipped' warning on all 25 wafers. Warning classified as non-critical and processing continued.\n\nCorrelation: Upstream lot sorting station had maintenance this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafers loaded upside-down after upstream equipment maintenance caused orientation reversal\n\n**Failure Mechanism**: All wafers entered the backside metal tool in wrong orientation:\n1. Upstream sorting station maintenance changed wafer orientation handling\n2. Wafers arrived at sputter tool flipped 180°\n3. Orientation sensor correctly detected 'wafer flipped' condition\n4. Warning ignored - processing continued\n5. Backside metal deposited on active device side instead\n\n**Critical Error Chain**:\n- Upstream maintenance affected wafer handling\n- Downstream sensor detected problem\n- Warning classified as non-critical = systematic gap\n- 25 wafers processed wrong before detection\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-APPLIED-01\n2. **STOP** upstream sorting station\n3. Quarantine lot W2024-3321 for damage assessment\n4. Check all lots processed through sorting station since maintenance\n\n## Investigation Steps\n\n1. Review sorting station maintenance work order\n2. Identify orientation handling change\n3. Verify wafer notch/flat orientation throughout flow\n4. Audit why 'wafer flipped' is non-critical alarm\n5. Check for other wafer orientation sensors in line\n\n## Prevention Measures\n\n1. Upgrade 'wafer flipped' to critical alarm with process abort\n2. Add wafer orientation verification at each tool load\n3. Require production verification after sorting station maintenance\n4. Implement visual orientation indicator on wafer carriers\n5. Add orientation check to sorting station qualification\n\n**Severity**: Critical\n**Yield Impact**: 100% (backside metal on device side = irreversible damage)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on multiple lots processed on 3 different CVD tools simultaneously. All show >85% film thickness out of spec (target: 200nm, actual: 50-400nm random). Affected: CVD-AMAT-01, CVD-AMAT-02, CVD-AMAT-03. 5 lots total, 125 wafers.\n\nProcess Context: PECVD SiO2 deposition. All tools on same TEOS precursor supply line. FDC shows: TEOS bubbler temperature fluctuating ±25°C (spec: ±1°C). Facility chiller fault logged at same time as defects appeared.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility chiller failure affecting shared TEOS bubbler temperature control across multiple tools\n\n**Failure Mechanism**: The facility chiller fault cascaded to the TEOS precursor system:\n1. Chiller failure disrupted bubbler temperature control\n2. TEOS vapor pressure became unstable (±25°C = 10x vapor pressure variation)\n3. Precursor delivery rate varied wildly throughout processing\n4. Film thickness varied 50-400nm vs 200nm target\n5. Three tools on same chilled water loop all affected simultaneously\n\n**Correlation Evidence**: Same time, same precursor, same chiller = facility infrastructure failure\n\n## Immediate Actions\n\n1. **ALL 3 TOOLS DOWN** - CVD-AMAT-01, 02, 03\n2. Quarantine all 5 affected lots (125 wafers)\n3. Restore chiller operation immediately\n4. Verify TEOS bubbler temperature stabilized before restart\n\n## Investigation Steps\n\n1. Diagnose chiller failure mode (compressor, refrigerant, pump)\n2. Review chilled water loop architecture\n3. Identify all tools on affected cooling loop\n4. Assess bubbler for any thermal damage\n5. Verify TEOS has not degraded from temperature excursion\n\n## Prevention Measures\n\n1. Install backup/redundant chiller for critical precursor systems\n2. Add bubbler temperature interlock with process abort\n3. Create chiller fault to tool notification system\n4. Separate critical precursor cooling from general facility loop\n5. Add local temperature trending alarm at bubbler\n\n**Severity**: Critical\n**Yield Impact**: 100% (5 lots, 125 wafers, facility infrastructure failure)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6612. Wafers show complete loss of implanted layer - all devices fail electrical test. Implant dose unmeasurable (below detection limit). Expected dose: 5E15 atoms/cm².\n\nProcess Context: High-dose implant on IMPLANT-VARIAN-03. Recipe P_HIGHDOSE. FDC shows: beam ON time 45 seconds (spec: 2400 seconds). Recipe completed with 'early termination' flag. Interlock reset logged 5 minutes before lot processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Safety interlock bypass caused uncontrolled recipe early termination\n\n**Failure Mechanism**: An interlock reset 5 minutes before processing allowed the tool to run in degraded mode:\n1. Unknown interlock condition was present\n2. Interlock reset allowed recipe to start despite issue\n3. Recipe terminated after 45 seconds (vs 2400 second requirement)\n4. Only 1.9% of required dose delivered\n5. Dose below detection limit = complete implant failure\n\n**Process Time Gap**: 45s vs 2400s = 98% of process not executed\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-VARIAN-03\n2. Quarantine lot W2024-6612 (rework assessment needed)\n3. Investigate original interlock condition\n4. Review interlock reset authorization\n\n## Investigation Steps\n\n1. Identify which interlock was reset\n2. Review who authorized the reset\n3. Determine why recipe terminated early\n4. Check for correlation between interlock and termination\n5. Review 'early termination' flag handling procedure\n\n## Prevention Measures\n\n1. Require engineering authorization for all interlock resets\n2. Add 'dose complete' verification before lot release\n3. Create 'early termination' alarm with automatic lot hold\n4. Log all interlock resets with mandatory root cause entry\n5. Add dose integrator check in recipe\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete lot failure, but rework possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-4489. Wafers show complete pattern erosion with all features missing. Appears as bare silicon with roughened surface. 25 wafers affected.\n\nProcess Context: Wet etch clean on WETCLEAN-SCREEN-06. Standard SC1/SC2 clean recipe. FDC shows: SC1 bath composition NH4OH:H2O2:H2O at 10:1:1 (spec: 1:1:5). Bath concentration sensor was offline for calibration during lot processing.\n\nCorrelation: Chemical supplier delivered new drum lot yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect SC1 bath makeup with severely over-concentrated etchant\n\n**Failure Mechanism**: The SC1 bath was mixed at 10:1:1 vs correct 1:1:5 ratio:\n1. NH4OH concentration 10x higher than specification\n2. H2O dilution 5x lower than specification\n3. Resulting solution highly aggressive to silicon and oxide\n4. All exposed materials etched/eroded during clean\n5. Complete pattern destruction across all wafers\n\n**Contributing Factors**:\n- Concentration sensor offline during processing\n- New chemical drum lot may have different labeling\n- Bath makeup performed without verification\n\n## Immediate Actions\n\n1. **TOOL DOWN** - WETCLEAN-SCREEN-06\n2. Scrap entire lot W2024-4489\n3. Drain and remake SC1 bath with verification\n4. Hold all lots processed since new drum installation\n\n## Investigation Steps\n\n1. Review bath makeup procedure and records\n2. Check new chemical drum labeling and concentration\n3. Verify why sensor calibration coincided with lot processing\n4. Interview operator who made up bath\n5. Test bulk chemical concentration from new drum\n\n## Prevention Measures\n\n1. Prohibit processing with concentration sensor offline\n2. Implement chemical delivery with automated mixing\n3. Add in-line concentration verification before lot start\n4. Require dual-verification for manual bath makeup\n5. Extend incoming chemical verification for new drum lots\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete pattern destruction, unrecoverable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-8877. All wafers show massive photoresist residue covering >90% of surface after what should be clean wafers. Pattern shows dried/hardened resist with 'baked on' appearance.\n\nProcess Context: Wafers processed through TRACK-TEL-04 for coat/develop sequence. FDC shows: develop arm failed to dispense (0ml vs 30ml spec). Develop recipe completed with no dispense alarm. Wafers then proceeded to hard bake at 250°C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer dispense failure followed by hard bake, permanently setting unexposed resist\n\n**Failure Mechanism**: A cascading failure destroyed the entire lot:\n1. Develop arm dispense failure = no developer on wafers\n2. No dispense alarm triggered = silent failure\n3. Unexposed resist remained on wafers\n4. Wafers proceeded to hard bake (250°C)\n5. High temperature permanently cross-linked resist\n6. Resist now chemically and mechanically bonded to surface\n\n**Why Unrecoverable**: Hard-baked unexposed resist requires aggressive stripping that damages underlying films.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-04\n2. Scrap lot W2024-8877 (resist permanently bonded)\n3. Inspect develop arm mechanism immediately\n4. Check all lots processed since last known good dispense\n\n## Investigation Steps\n\n1. Verify develop arm pump, valve, and tubing\n2. Check developer supply level and flow path\n3. Review why 0ml dispense did not trigger alarm\n4. Inspect develop nozzle for clog or damage\n5. Verify dispense volume sensor functionality\n\n## Prevention Measures\n\n1. Add dispense volume verification with process abort\n2. Implement real-time dispense monitoring with interlock\n3. Add pre-lot dispense test requirement\n4. Create dispense volume trending for predictive maintenance\n5. Add post-develop inspection checkpoint before hard bake\n\n**Severity**: Critical\n**Yield Impact**: 100% (permanent resist contamination)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5598. Wafers show >80% carbon contamination with blackened surface areas. Carbon film visible on wafer surface and edges.\n\nProcess Context: MOCVD epitaxy on MOCVD-VEECO-01. III-V compound deposition. FDC shows: exhaust valve stuck closed during process. Chamber pressure exceeded 200 Torr (spec: 50 Torr). Process temperature maintained at 750°C. Hydrogen carrier gas at 100% flow.\n\nCorrelation: Exhaust valve PM was due 2 weeks ago but deferred.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust valve failure causing hydrocarbon cracking and carbon deposition from organometallic precursors\n\n**Failure Mechanism**: The stuck exhaust valve caused catastrophic chamber conditions:\n1. Exhaust blockage trapped reaction products in chamber\n2. Pressure rose to 200 Torr (4x normal)\n3. Organometallic precursors cracked into elemental carbon\n4. Carbon deposited on wafers and chamber surfaces\n5. High pressure forced carbon into wafer surface\n\n**Contributing Factors**:\n- Deferred PM = known maintenance risk\n- Exhaust valve reached end of life\n- No exhaust pressure interlock implemented\n\n## Immediate Actions\n\n1. **TOOL DOWN** - MOCVD-VEECO-01 immediately\n2. Scrap lot W2024-5598 (carbon contamination irreversible)\n3. Replace exhaust valve before any restart\n4. Full chamber clean including susceptor replacement\n\n## Investigation Steps\n\n1. Remove and inspect stuck exhaust valve\n2. Review PM deferral decision and risk assessment\n3. Check for carbon contamination in exhaust system\n4. Assess susceptor and chamber wall contamination\n5. Plan full chamber qualification after repair\n\n## Prevention Measures\n\n1. Implement chamber pressure interlock with abort\n2. Prohibit PM deferrals on exhaust system components\n3. Add exhaust valve position monitoring\n4. Create exhaust backpressure alarm\n5. Add predictive maintenance trending for valve wear\n\n**Severity**: Critical\n**Yield Impact**: 100% (carbon contamination + chamber damage)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-9234. Wafers show >85% mechanical scratching with deep groove patterns across surface. Scratches oriented in single direction. Multiple wafers show identical scratch pattern.\n\nProcess Context: CMP polish on CMP-AMAT-04. Oxide CMP recipe. FDC shows: conditioner disk pressure at 35 psi (spec: 5 psi). Polish pad replacement logged yesterday. Conditioner sweep pattern normal.\n\nCorrelation: New pad type installed (vendor qualification sample).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive conditioner pressure on new pad type caused pad damage and aggressive scratching\n\n**Failure Mechanism**: New pad material responded differently to conditioning:\n1. 35 psi conditioner pressure (7x spec) damaged new pad\n2. Damaged pad created abrasive ridges\n3. All wafers polished on same damaged pad track\n4. Identical scratch pattern on all wafers (fixed pad damage)\n5. Deep scratches penetrated through oxide into silicon\n\n**Contributing Factors**:\n- New pad type from vendor qualification\n- Conditioner recipe not validated for new pad\n- Excessive pressure setting may have been unintentional\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CMP-AMAT-04\n2. Scrap lot W2024-9234 (mechanical damage unrepairable)\n3. Remove and inspect damaged pad\n4. Isolate remaining new pad stock for evaluation\n\n## Investigation Steps\n\n1. Review pad replacement work order and settings\n2. Compare conditioner recipe to pad vendor recommendations\n3. Check if pressure setting was changed or inherited error\n4. Inspect conditioner disk for damage\n5. Evaluate new pad qualification procedure\n\n## Prevention Measures\n\n1. Require conditioner recipe validation for each pad type\n2. Add conditioner pressure range interlock\n3. Mandate engineering approval for new pad types\n4. Add real-time pad surface monitoring\n5. Test new consumables on dummy wafers first\n\n**Severity**: Critical\n**Yield Impact**: 100% (mechanical scratch damage is permanent)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1176. Wafers show complete loss of selectivity during etch - both oxide and nitride layers removed across >90% of surface. Should have etched oxide only.\n\nProcess Context: Selective oxide etch on WETETCH-DNS-08. Recipe OX_SEL_HF (oxide:nitride selectivity >100:1). FDC shows: HF concentration 49% (spec: 49%), etch time 300 sec (spec: 30 sec). Recipe revision loaded was REV_A instead of REV_K (current).\n\nCorrelation: System software update occurred last night.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect recipe revision loaded after software update, causing 10x over-etch\n\n**Failure Mechanism**: The software update caused recipe revision mismatch:\n1. System loaded REV_A (300 sec) instead of REV_K (30 sec)\n2. 10x longer etch time exceeded selectivity limit\n3. After oxide consumed, etch attacked nitride layer\n4. Both films removed where only oxide should be\n5. Complete selectivity failure across lot\n\n**Software Issue**: System update may have:\n- Reset recipe revision pointers\n- Changed default recipe selection logic\n- Corrupted recipe revision database\n\n## Immediate Actions\n\n1. **ALL WET ETCH TOOLS DOWN** - check recipe revisions\n2. Scrap lot W2024-1176\n3. Audit all recipes on tools affected by software update\n4. Roll back software update if necessary\n\n## Investigation Steps\n\n1. Review software update change log\n2. Compare recipe database before/after update\n3. Verify recipe revision control system integrity\n4. Check all tools that received software update\n5. Identify all lots processed since update\n\n## Prevention Measures\n\n1. Require recipe verification step after any software update\n2. Add recipe revision confirmation in process start\n3. Implement recipe checksum verification\n4. Test software updates in non-production first\n5. Add etch endpoint detection as secondary control\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete film stack destruction)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3376. Wafers show >80% incomplete photoresist coverage with large 'dewetting' regions. Pattern appears as resist puddles with bare substrate between.\n\nProcess Context: Photoresist coat on TRACK-TEL-02. Standard resist coat recipe. FDC shows: coat temperature 23°C (spec: 23°C), humidity 45% (spec: 45%), spin speed 3000 rpm (spec: 3000 rpm). HMDS priming step shows 0 second time (spec: 30 seconds).\n\nCorrelation: HMDS bottle replaced this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing HMDS adhesion promotion step causing resist dewetting on oxide surface\n\n**Failure Mechanism**: HMDS priming step executed for 0 seconds instead of 30 seconds:\n1. No HMDS deposited on wafer surface\n2. Native oxide remained hydrophilic\n3. Resist could not wet oxide surface uniformly\n4. Resist dewetted into puddles during spin\n5. Large bare substrate areas exposed\n\n**Correlation Evidence**: HMDS bottle replacement this morning suggests:\n- Air in HMDS supply line\n- Empty or defective bottle installed\n- Line not properly purged after replacement\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-02\n2. Hold lot W2024-3376 for strip and rework\n3. Verify HMDS bottle and supply system\n4. Check all lots processed since bottle replacement\n\n## Investigation Steps\n\n1. Verify HMDS bottle is correct type and not empty\n2. Check HMDS supply line for air bubbles\n3. Verify HMDS dispense arm functionality\n4. Review bottle replacement procedure compliance\n5. Test HMDS dispense on test wafer\n\n## Prevention Measures\n\n1. Add HMDS dispense verification with presence detection\n2. Implement post-bottle-change purge and test sequence\n3. Add adhesion test wafer requirement after chemical change\n4. Create HMDS dispense volume monitoring\n5. Add contact angle measurement for coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 80% (strip and rework possible for some wafers)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7721. Wafers show >95% electrostatic discharge (ESD) damage with characteristic 'starburst' patterns at device locations. Gate oxide breakdown evident across entire wafer.\n\nProcess Context: Wafer handling in SORTER-BROOKS-01. Standard wafer sorting operation. FDC shows: ionizer bar status 'offline' throughout lot processing. Relative humidity at 25% (spec: 40-60%). Operator reported static 'snap' when touching equipment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESD damage from disabled ionizer combined with low humidity environment\n\n**Failure Mechanism**: Multiple ESD-promoting conditions converged:\n1. Ionizer bar offline = no charge neutralization\n2. Low humidity (25%) = high static charge accumulation\n3. Wafer handling generated triboelectric charging\n4. Accumulated charge exceeded gate oxide breakdown voltage\n5. ESD events damaged all wafers during sorting\n\n**Starburst Pattern**: Characteristic of ESD-induced gate oxide breakdown, where discharge creates visible damage patterns at device locations.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SORTER-BROOKS-01\n2. Scrap lot W2024-7721 (ESD damage is permanent)\n3. Restore ionizer bar operation immediately\n4. Contact facilities to restore humidity control\n\n## Investigation Steps\n\n1. Determine why ionizer bar was offline\n2. Check ionizer maintenance records and PM schedule\n3. Review humidity excursion timeline and cause\n4. Verify all ESD controls in handling areas\n5. Check other sorters and handling equipment for ionizer status\n\n## Prevention Measures\n\n1. Add ionizer status interlock preventing wafer handling\n2. Implement humidity monitoring with low-limit alarm\n3. Add ionizer PM to critical maintenance schedule\n4. Install redundant ionization for critical handling steps\n5. Add ESD monitoring at wafer handling points\n\n**Severity**: Critical\n**Yield Impact**: 100% (ESD damage destroys gate integrity permanently)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6643. Wafers show >85% 'orange peel' surface morphology with severe roughening. RMS roughness measured at 50nm (spec: <0.5nm). All films deposited after CMP affected.\n\nProcess Context: Post-CMP clean on CLEANER-ONTRAK-02. Brush clean recipe. FDC shows: PVA brush pressure 45 psi (spec: 3 psi), brush RPM 800 (spec: 200). Recipe parameter file corrupted, backup loaded with wrong values.\n\nCorrelation: Tool had unplanned reboot during previous lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Corrupted recipe parameters after unplanned reboot caused extreme brush damage\n\n**Failure Mechanism**: Unplanned reboot corrupted the active recipe file:\n1. Tool loaded backup recipe with incorrect parameters\n2. Brush pressure 15x specification (45 vs 3 psi)\n3. Brush speed 4x specification (800 vs 200 rpm)\n4. Excessive mechanical action severely damaged wafer surface\n5. Surface roughness increased 100x (50nm vs 0.5nm)\n6. All subsequent depositions inherit rough surface\n\n**System Failure**: Backup recipe contained uncalibrated/test parameters rather than production values.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CLEANER-ONTRAK-02\n2. Quarantine lot W2024-6643 (assess rework with additional CMP)\n3. Restore correct recipe from validated backup\n4. Replace PVA brushes (likely damaged from high pressure)\n\n## Investigation Steps\n\n1. Determine cause of unplanned reboot\n2. Review recipe backup/restore procedure\n3. Verify backup recipe source and validation status\n4. Check all recipe files for corruption\n5. Assess brush condition for damage\n\n## Prevention Measures\n\n1. Implement recipe checksum verification on load\n2. Add parameter range checking with reject on out-of-spec\n3. Create validated recipe backup with version control\n4. Add post-reboot recipe verification procedure\n5. Implement recipe parameter alarming for critical values\n\n**Severity**: Critical\n**Yield Impact**: 90% (some wafers may be recoverable with additional CMP)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4498. Complete wrong film deposited - TiN instead of TaN. All 25 wafers have incorrect barrier metal across 100% of surface.\n\nProcess Context: Barrier metal deposition on PVD-ENDURA-05. Expected TaN from Ta target with N2 reactive gas. FDC shows: target identified as Ti, N2 flow as specified. Chamber displayed 'CHAMBER B' but wafers were processed.\n\nCorrelation: Tool had chamber swap yesterday for Ta target PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafers routed to wrong chamber after maintenance chamber swap\n\n**Failure Mechanism**: Chamber swap during maintenance caused routing error:\n1. Ta target (Chamber A) taken offline for PM\n2. Tool configured to use Chamber B (Ti target) as backup\n3. Recipe called for TaN but wafers routed to Ti chamber\n4. Ti + N2 produced TiN instead of TaN\n5. Wrong barrier metal deposited on all wafers\n\n**System Gap**: Recipe/chamber mismatch not detected by tool software.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-05\n2. Hold lot W2024-4498 for rework assessment (strip and redeposit)\n3. Restore proper chamber routing\n4. Verify Chamber A (Ta target) status\n\n## Investigation Steps\n\n1. Review chamber swap procedure and documentation\n2. Check tool routing configuration after maintenance\n3. Verify target identification system functionality\n4. Review all lots processed since chamber swap\n5. Audit chamber/recipe validation logic\n\n## Prevention Measures\n\n1. Add recipe-chamber-target verification interlock\n2. Require target material confirmation before process\n3. Implement process start checklist for post-maintenance\n4. Add target material XRF verification capability\n5. Create chamber swap procedure with routing verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong material, but strip and rework may be possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-8832. Wafers show >90% surface with 'comet' streaks of particulate contamination. Streaks all oriented in same direction. Particle sizes 5-50μm.\n\nProcess Context: Spin-on dielectric on TRACK-TEL-06. SOD application recipe. FDC shows: dispense arm position data erratic during lot. Filter DP (differential pressure) at 35 psi (spec: <10 psi). Filter replaced 4 months ago (spec: 3 months).\n\nCorrelation: High particle counts started 2 weeks ago but gradually worsened.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Overdue filter failure releasing accumulated particles during dispense\n\n**Failure Mechanism**: The spin-on dielectric filter exceeded its service life:\n1. Filter past 3-month replacement interval (at 4 months)\n2. Accumulated particles in filter matrix\n3. Elevated DP (35 psi) indicates filter clogging\n4. Filter breakthrough released particles into dispense stream\n5. Spin action created radial 'comet' streaks\n6. Condition worsened over 2 weeks as filter degraded\n\n**Pattern Orientation**: Comet streaks aligned with spin direction confirm particles introduced during dispense/spin.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-06\n2. Quarantine lot W2024-8832\n3. Replace all dispense line filters immediately\n4. Review lots from past 2 weeks for particle trending\n\n## Investigation Steps\n\n1. Inspect removed filter for particle load and breakthrough\n2. Review filter PM tracking system failure\n3. Check dispense arm for contamination\n4. Verify source chemical quality (incoming particles)\n5. Audit all filter PM compliance across tracks\n\n## Prevention Measures\n\n1. Implement DP-based filter life monitoring with interlock\n2. Set hard PM lockout at filter replacement interval\n3. Add DP trending with early warning at 50% life\n4. Create daily particle trend monitoring\n5. Reduce filter change interval based on actual usage\n\n**Severity**: Critical\n**Yield Impact**: 95% (multiple lots affected over 2-week period)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2287. Wafers show >80% 'cloudy' haze with micro-crystalline contamination. XRF analysis confirms copper contamination across entire surface. Product is front-end before any Cu processing.\n\nProcess Context: Thermal oxidation on FURNACE-KOKUSAI-03. Dry oxidation recipe at 1000°C. Furnace is designated 'Cu-free'. FDC shows: normal parameters throughout process. No alarms.\n\nCorrelation: Previous lot was rework wafers from backend (Cu metal layer present).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Copper cross-contamination from backend rework wafers processed in Cu-free frontend furnace\n\n**Failure Mechanism**: Protocol violation caused catastrophic Cu contamination:\n1. Backend wafers with Cu metal incorrectly sent to frontend furnace\n2. Cu outgassed at 1000°C contaminating furnace tube\n3. Cu deposited on quartz tube and susceptor\n4. Subsequent lot (W2024-2287) received Cu contamination\n5. Cu diffuses rapidly in Si at 1000°C creating deep contamination\n\n**Critical Violation**: Cu-bearing wafers in Cu-free area is fundamental contamination control failure.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOKUSAI-03 (indefinite)\n2. Scrap lot W2024-2287 (Cu contamination = junction killer)\n3. Scrap rework lot that caused contamination\n4. Quarantine all wafers processed since Cu contamination event\n\n## Investigation Steps\n\n1. Trace rework lot routing - how did Cu wafers enter Cu-free area?\n2. Review lot tracking and material control procedures\n3. Identify all lots processed in contaminated furnace\n4. Sample furnace tube for Cu contamination level\n5. Investigate breakdown in segregation controls\n\n## Prevention Measures\n\n1. Replace furnace tube and all quartz components (cannot clean)\n2. Add Cu detection at frontend area entry points\n3. Implement wafer tracking with Cu-flag lot restrictions\n4. Create physical barriers for Cu/non-Cu material flow\n5. Add XRF sampling for rework lot verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (Cu contamination requires equipment replacement)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5521. Wafers show >95% missing pattern with almost no features visible. Expected dense array pattern completely absent.\n\nProcess Context: Exposure on LITHO-ASML-03 (DUV scanner). FDC shows: exposure dose 22 mJ/cm² (spec: 22 mJ/cm²), focus 0.0 μm (spec: 0.0 μm). Reticle ID verified correct. Reticle inspection shows 'clean' status.\n\nCorrelation: Lens cleaning procedure performed yesterday. Different operator performed loading sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle loaded upside-down causing complete pattern transfer failure\n\n**Failure Mechanism**: Reticle orientation error after lens cleaning procedure:\n1. Operator loaded reticle in wrong orientation\n2. Chrome pattern facing wrong direction (away from wafer)\n3. Exposure illuminated blank glass side of reticle\n4. No pattern transferred to photoresist\n5. Develop removed all resist (no exposed areas)\n6. Wafers appear blank - no features printed\n\n**Contributing Factors**:\n- Different operator (less familiar with procedure)\n- Post-lens-cleaning may have different loading sequence\n- Reticle orientation indicator not verified\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-03\n2. Hold lot W2024-5521 for strip and rework\n3. Verify reticle orientation immediately\n4. Reload reticle correctly and verify alignment\n\n## Investigation Steps\n\n1. Review reticle loading video (if available)\n2. Interview operator on loading procedure followed\n3. Check reticle orientation indicators and marks\n4. Review post-cleaning qualification procedure\n5. Verify reticle library orientation data\n\n## Prevention Measures\n\n1. Add reticle orientation sensor with interlock\n2. Implement pre-exposure test pattern verification\n3. Require dual-verification for reticle loading\n4. Add orientation check to post-cleaning qual sequence\n5. Create loading checklist with orientation confirmation\n\n**Severity**: Critical\n**Yield Impact**: 100% (no pattern printed, but rework possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-9912. All 25 wafers show >85% pattern with wrong feature sizes. CD measurements show 150nm (spec: 45nm). Features are 3x larger than target. Pattern shape correct but grossly oversized.\n\nProcess Context: Exposure on LITHO-ASML-05 (immersion scanner). Standard exposure recipe. FDC shows: all parameters in spec. Reticle MASK-2345-A verified. Projection lens status normal.\n\nCorrelation: Reticle library shows MASK-2345-A registered as 4X reduction, but reticle is marked as 1X (1:1).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle magnification mismatch - 1X reticle registered as 4X in system database\n\n**Failure Mechanism**: Reticle library database error caused scaling mismatch:\n1. MASK-2345-A is a 1X (1:1) reticle\n2. System database incorrectly registered it as 4X reduction\n3. Scanner applied 4X reduction to 1X reticle pattern\n4. Expected: 180nm on reticle → 45nm on wafer (4X reduction)\n5. Actual: 150nm on reticle → 150nm on wafer (effective 1X)\n6. Features printed 3.3x larger than specification\n\n**Database Error**: Reticle registration data incorrect, likely from data entry error or system migration.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-05 (hold for reticle audit)\n2. Hold lot W2024-9912 for rework (strip and re-expose)\n3. Correct reticle database entry immediately\n4. Audit all reticle magnification data\n\n## Investigation Steps\n\n1. Review reticle database entry history\n2. Check original reticle qualification records\n3. Identify when database error was introduced\n4. Verify all reticles for correct magnification data\n5. Review lots processed with MASK-2345-A\n\n## Prevention Measures\n\n1. Add reticle magnification verification at pod load\n2. Implement CD measurement verification first wafer of lot\n3. Create reticle database audit procedure (quarterly)\n4. Add physical reticle marking to database cross-check\n5. Require dual-verification for reticle database entries\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong CD, but strip and rework possible)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1654. Wafers show >90% coverage with metal splatter and 'splash' patterns. Appears as catastrophic material ejection during deposition.\n\nProcess Context: E-beam evaporation on EBEAM-CHA-02. Au/Ti stack deposition. FDC shows: beam current spike to 2A (normal 0.5A), crucible temperature spike to 2500°C (normal 1600°C), chamber pressure spike to 5E-4 Torr (normal 5E-6 Torr). Multiple 'arc' events logged.\n\nCorrelation: New crucible liner installed during last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: E-beam striking crucible liner instead of source material causing catastrophic arcing\n\n**Failure Mechanism**: Crucible liner installation error caused beam misalignment:\n1. New liner positioned incorrectly after PM\n2. E-beam struck liner edge instead of source material\n3. Liner material rapidly heated and vaporized\n4. Arcing between beam and liner created current spike (2A)\n5. Explosive outgassing caused pressure spike\n6. Molten material ejected onto wafers ('splash' pattern)\n\n**Correlation Evidence**: New liner + beam misalignment + multiple arcs = liner installation issue.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - EBEAM-CHA-02\n2. Scrap lot W2024-1654 (metal splash contamination)\n3. Do NOT open chamber immediately (hot)\n4. Allow 8-hour cooldown before inspection\n\n## Investigation Steps\n\n1. Inspect crucible liner alignment after cooldown\n2. Review liner installation procedure\n3. Check beam alignment procedure in PM checklist\n4. Examine source material for proper loading\n5. Verify sweep pattern and beam centering\n\n## Prevention Measures\n\n1. Add beam alignment verification after liner change\n2. Implement liner position gauge/fixture\n3. Add arc detection interlock with beam cutoff\n4. Require first-wafer test with power ramp verification\n5. Create liner installation visual guide\n\n**Severity**: Critical\n**Yield Impact**: 100% (contamination + potential equipment damage)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7765. Wafers show uniform >80% light absorption pattern with severe optical density change. Films appear much darker than specification. Transmission measurements show 5% (spec: 85%).\n\nProcess Context: Anti-reflective coating on ARC-BREWER-01. Organic ARC spin coating. FDC shows: material dispense volume 3.2ml (spec: 3.0ml), spin speed 2500rpm (spec: 2500rpm), bake 205°C/90sec (spec: 205°C/90sec). Material lot number different from qualification lot.\n\nCorrelation: New ARC material drum opened yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Out-of-spec ARC material from new drum causing severe optical property deviation\n\n**Failure Mechanism**: New ARC material drum has incorrect formulation:\n1. New material drum opened yesterday\n2. Material has wrong optical density specification\n3. Film deposited with 5% transmission vs 85% target\n4. Material is either wrong formulation or degraded\n5. All wafers processed with bad material affected\n\n**Material Possibilities**:\n- Wrong product shipped by vendor\n- Material degradation during storage\n- Incorrect dilution at manufacturing\n- Cross-contamination with different ARC grade\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ARC-BREWER-01\n2. Hold lot W2024-7765 for strip and rework\n3. Quarantine new ARC drum immediately\n4. Revert to previous qualified material lot\n5. Hold all lots processed since new drum\n\n## Investigation Steps\n\n1. Verify drum labeling and lot number against PO\n2. Request vendor COA (Certificate of Analysis)\n3. Sample new drum for incoming QC testing\n4. Compare optical properties to specification\n5. Check material storage conditions\n\n## Prevention Measures\n\n1. Implement incoming material verification testing\n2. Add first-wafer optical measurement before lot\n3. Require drum certification before use\n4. Create material change lot notification\n5. Add optical property check to coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong optical properties, strip and rework needed)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3398. Wafers show >90% via/contact open failures. Electrical test shows infinite resistance where <100 ohm expected. Cross-section shows vias filled with oxide instead of metal.\n\nProcess Context: Via fill on PVD-ENDURA-08. Ti/TiN/W stack. Process flow: degas → preclean → Ti → TiN → W-CVD. FDC shows: preclean RF power at 0W (spec: 300W). Chamber pressure during preclean normal. Recipe completed without error.\n\nCorrelation: RF generator replaced 3 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF preclean failure leaving native oxide in vias, preventing metal adhesion and fill\n\n**Failure Mechanism**: Replaced RF generator failed to deliver power during preclean:\n1. RF power at 0W = no plasma preclean occurred\n2. Native oxide remained in via bottoms\n3. Ti/TiN deposited on oxide (poor adhesion)\n4. W-CVD nucleation failed on oxidized surface\n5. Vias remained oxide-filled, no metal connection\n6. Electrical test shows open circuits (infinite resistance)\n\n**Correlation Evidence**: RF generator replacement + 0W power = new generator not functioning properly.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-08\n2. Scrap lot W2024-3398 (via opens = electrical failure)\n3. Check all lots processed since RF generator replacement\n4. Diagnose new RF generator\n\n## Investigation Steps\n\n1. Test RF generator output and calibration\n2. Verify cable connections from replacement work\n3. Check RF matching network settings\n4. Review post-replacement qualification data\n5. Verify generator compatibility with system\n\n## Prevention Measures\n\n1. Add RF power verification in preclean step with abort\n2. Extend post-RF-replacement qualification testing\n3. Implement plasma strike verification step\n4. Add via resistance test wafer in qualification\n5. Create RF power trending with early warning\n\n**Severity**: Critical\n**Yield Impact**: 100% (electrical opens, unrepairable)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6687. Wafers show >85% 'watermark' staining with circular residue patterns. Stains visible optically and causing yield loss at electrical test.\n\nProcess Context: Final rinse/dry on DRYER-SRD-04. IPA vapor dry recipe. FDC shows: IPA flow at 0 sccm (spec: 500 sccm) during dry cycle. N2 purge normal. Rinse DI water normal. IPA canister level at 0% (empty).\n\nCorrelation: Canister low-level alarm triggered but classified as 'warning'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Empty IPA canister causing failed vapor dry, leaving watermarks from DI water residue\n\n**Failure Mechanism**: IPA vapor dry failed due to empty canister:\n1. IPA canister depleted to 0%\n2. Low-level alarm triggered but ignored (warning only)\n3. Dry cycle ran with N2 only, no IPA vapor\n4. DI rinse water not displaced by IPA\n5. Water droplets dried on wafer surface\n6. Mineral residue from DI water created watermarks\n7. Stains cause electrical failures at device locations\n\n## Immediate Actions\n\n1. **TOOL DOWN** - DRYER-SRD-04\n2. Hold lot W2024-6687 for reclean assessment\n3. Replace IPA canister immediately\n4. Check all lots processed after low-level alarm\n\n## Investigation Steps\n\n1. Review IPA consumption tracking\n2. Check why low-level alarm did not prevent processing\n3. Verify IPA level sensor functionality\n4. Review alarm escalation configuration\n5. Assess watermark impact on device performance\n\n## Prevention Measures\n\n1. Upgrade IPA low-level to critical alarm with process abort\n2. Add IPA flow verification in recipe with interlock\n3. Implement proactive IPA canister replacement threshold\n4. Create IPA consumption trending and alerts\n5. Add post-dry surface inspection before unload\n\n**Severity**: Critical\n**Yield Impact**: 85% (some wafers may be salvageable with reclean)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4432. All wafers show >95% incorrect implant species. SIMS analysis confirms phosphorus implanted instead of boron. Device polarity completely reversed.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-05. Expected B11 implant for PMOS source/drain. FDC shows: source selected as 'PH3' (phosphine), beam current and energy as specified for B11. Recipe parameter file shows 'SOURCE = PH3'.\n\nCorrelation: Recipe was copied from N-well implant recipe last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong dopant source in recipe due to copy error from N-well recipe\n\n**Failure Mechanism**: Recipe creation error propagated wrong dopant:\n1. PMOS S/D recipe copied from N-well recipe base\n2. Dopant source parameter not changed from PH3 to BF3\n3. Recipe used PH3 (phosphorus) instead of BF3 (boron)\n4. Wafers received P+ implant instead of B+ implant\n5. PMOS devices became NMOS (wrong polarity)\n6. Complete device functionality failure\n\n**Recipe Management Failure**: Copy-paste error not caught in review.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-05 (recipe audit)\n2. Scrap lot W2024-4432 (wrong dopant = unrepairable)\n3. Correct recipe immediately (SOURCE = BF3)\n4. Review all implant lots since recipe creation\n\n## Investigation Steps\n\n1. Review recipe creation/modification history\n2. Identify who created recipe and review process\n3. Check recipe approval and sign-off records\n4. Verify all P-type implant recipes for correct source\n5. Audit recipe management system\n\n## Prevention Measures\n\n1. Implement recipe parameter verification checklist\n2. Add dopant species confirmation before lot start\n3. Require dual-sign-off for new recipe activation\n4. Create recipe template system to prevent copy errors\n5. Add in-line mass spectrometry dopant verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong dopant = complete device failure)"
  }
]
