
*** Running vivado
    with args -log FFT_system_FFT_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_system_FFT_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FFT_system_FFT_0_0.tcl -notrace
Command: synth_design -top FFT_system_FFT_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 92808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 388.695 ; gain = 98.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FFT_system_FFT_0_0' [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ip/FFT_system_FFT_0_0/synth/FFT_system_FFT_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FFT_v1_0' [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFT_v1_0_S00_AXI' [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v:255]
INFO: [Synth 8-226] default block is never used [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v:492]
INFO: [Synth 8-6157] synthesizing module 'FFT' [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT.v:4]
	Parameter w0r bound to: 9'b000000001 
	Parameter w0i bound to: 9'b000000000 
	Parameter w1r bound to: 9'b010110101 
	Parameter w1i bound to: 9'b101001011 
	Parameter w2r bound to: 9'b000000000 
	Parameter w2i bound to: 9'b111111111 
	Parameter w3r bound to: 9'b101001011 
	Parameter w3i bound to: 9'b101001011 
INFO: [Synth 8-6157] synthesizing module 'bfly2_4' [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/bfiy2_4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bfly2_4' (1#1) [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/bfiy2_4.v:4]
INFO: [Synth 8-6157] synthesizing module 'bfly4_4' [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/bfiy4_4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bfly4_4' (2#1) [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/bfiy4_4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (3#1) [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT.v:4]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'FFT_v1_0_S00_AXI' (4#1) [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FFT_v1_0' (5#1) [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ipshared/c4f2/hdl/FFT_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FFT_system_FFT_0_0' (6#1) [c:/Users/Leo/Desktop/FPGA/final/final.srcs/sources_1/bd/FFT_system/ip/FFT_system_FFT_0_0/synth/FFT_system_FFT_0_0.v:57]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 443.418 ; gain = 152.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 443.418 ; gain = 152.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 443.418 ; gain = 152.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 795.582 ; gain = 2.578
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 795.582 ; gain = 505.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 795.582 ; gain = 505.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 795.582 ; gain = 505.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 795.582 ; gain = 505.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 15    
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bfly4_4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
Module FFT 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module FFT_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  16 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FFT_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/FFT_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/FFT_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FFT_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/FFT_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/FFT_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FFT_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/FFT_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module FFT_system_FFT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module FFT_system_FFT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module FFT_system_FFT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module FFT_system_FFT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module FFT_system_FFT_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module FFT_system_FFT_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 795.582 ; gain = 505.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 798.391 ; gain = 507.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 799.207 ; gain = 508.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   128|
|2     |LUT1   |    42|
|3     |LUT2   |   179|
|4     |LUT3   |   116|
|5     |LUT4   |   146|
|6     |LUT5   |    78|
|7     |LUT6   |   328|
|8     |MUXF7  |    35|
|9     |MUXF8  |    10|
|10    |FDRE   |   511|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |  1574|
|2     |  inst                    |FFT_v1_0         |  1574|
|3     |    FFT_v1_0_S00_AXI_inst |FFT_v1_0_S00_AXI |  1570|
|4     |      nolabel_line539     |FFT              |   865|
|5     |        s11               |bfly2_4          |    29|
|6     |        s12               |bfly2_4_0        |    13|
|7     |        s13               |bfly2_4_1        |   161|
|8     |        s14               |bfly2_4_2        |   154|
|9     |        s21               |bfly2_4_3        |    45|
|10    |        s23               |bfly2_4_4        |    19|
|11    |        s31               |bfly2_4_5        |     6|
|12    |        s32               |bfly4_4          |   209|
|13    |        s34               |bfly4_4_6        |   176|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 815.688 ; gain = 172.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 815.688 ; gain = 525.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 822.563 ; gain = 540.531
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/FPGA/final/final.runs/FFT_system_FFT_0_0_synth_1/FFT_system_FFT_0_0.dcp' has been generated.
