

================================================================
== Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement'
================================================================
* Date:           Wed Jan 17 08:24:20 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_314_1     |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_319_2    |        0|    26797|  12 ~ 211|          -|          -|  0 ~ 127|        no|
        | + VITIS_LOOP_339_3    |        ?|        ?|         ?|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_288_1  |        ?|        ?|         ?|          -|          -|        ?|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 56 13 
13 --> 14 57 
14 --> 15 
15 --> 16 
16 --> 17 52 41 23 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 16 
23 --> 24 41 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 57 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 32 23 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 13 57 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.08>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%IDX_pd_load_1_loc = alloca i64 1"   --->   Operation 58 'alloca' 'IDX_pd_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln356_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add_ln356_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln127_2_cast_loc = alloca i64 1"   --->   Operation 60 'alloca' 'trunc_ln127_2_cast_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln127_loc = alloca i64 1"   --->   Operation 61 'alloca' 'phi_ln127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln39_2_cast_loc = alloca i64 1"   --->   Operation 62 'alloca' 'trunc_ln39_2_cast_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%phi_ln39_loc = alloca i64 1"   --->   Operation 63 'alloca' 'phi_ln39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln32_2_cast_loc = alloca i64 1"   --->   Operation 64 'alloca' 'trunc_ln32_2_cast_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%phi_ln32_loc = alloca i64 1"   --->   Operation 65 'alloca' 'phi_ln32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln14_cast2_loc = alloca i64 1"   --->   Operation 66 'alloca' 'trunc_ln14_cast2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bypassPreds = alloca i64 1" [DynMap/DynMap_4HLS.cpp:313]   --->   Operation 67 'alloca' 'bypassPreds' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%IDX_pd_load = load i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:299]   --->   Operation 68 'load' 'IDX_pd_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.30ns)   --->   "%initial_IDX_pd = add i8 %IDX_pd_load, i8 1" [DynMap/DynMap_4HLS.cpp:299]   --->   Operation 69 'add' 'initial_IDX_pd' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln299 = store i8 %initial_IDX_pd, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:299]   --->   Operation 70 'store' 'store_ln299' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load = load i8 %DynamicPlacement_II" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 71 'load' 'DynamicPlacement_II_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [12/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 72 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 73 [11/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 73 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 74 [10/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 74 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 75 [9/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 75 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 76 [8/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 76 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 77 [7/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 77 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 78 [6/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 78 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 79 [5/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 79 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 80 [4/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 80 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 81 [3/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 81 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 82 [2/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 82 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.07>
ST_12 : Operation 83 [1/12] (2.77ns)   --->   "%srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 83 'srem' 'srem_ln301' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%initial_IDX_pd_modulo = trunc i7 %srem_ln301" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 84 'trunc' 'initial_IDX_pd_modulo' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln301 = store i7 %initial_IDX_pd_modulo, i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:301]   --->   Operation 85 'store' 'store_ln301' <Predicate = true> <Delay = 1.29>
ST_12 : Operation 86 [1/1] (1.30ns)   --->   "%upperLimit = add i8 %DynamicPlacement_II_load, i8 %initial_IDX_pd" [DynMap/DynMap_4HLS.cpp:303]   --->   Operation 86 'add' 'upperLimit' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%predecessors_wrAddr_load = load i8 %predecessors_wrAddr" [DynMap/DynMap_4HLS.cpp:306]   --->   Operation 87 'load' 'predecessors_wrAddr_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (1.31ns)   --->   "%icmp_ln306 = icmp_eq  i8 %predecessors_wrAddr_load, i8 0" [DynMap/DynMap_4HLS.cpp:306]   --->   Operation 88 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%curOpt_idx_load = load i8 %curOpt_idx" [DynMap/DynMap_4HLS.cpp:7]   --->   Operation 89 'load' 'curOpt_idx_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln306, void %.preheader.preheader, void" [DynMap/DynMap_4HLS.cpp:306]   --->   Operation 90 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 91 'alloca' 'i' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%upperLimit_1 = alloca i32 1"   --->   Operation 92 'alloca' 'upperLimit_1' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i8 %curOpt_idx_load" [DynMap/DynMap_4HLS.cpp:338]   --->   Operation 93 'zext' 'zext_ln338' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln338 = sext i8 %curOpt_idx_load" [DynMap/DynMap_4HLS.cpp:338]   --->   Operation 94 'sext' 'sext_ln338' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_1 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln338" [DynMap/DynMap_4HLS.cpp:338]   --->   Operation 95 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_1' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.29ns)   --->   "%store_ln303 = store i8 %upperLimit, i8 %upperLimit_1" [DynMap/DynMap_4HLS.cpp:303]   --->   Operation 96 'store' 'store_ln303' <Predicate = (!icmp_ln306)> <Delay = 1.29>
ST_12 : Operation 97 [1/1] (1.29ns)   --->   "%store_ln303 = store i8 0, i8 %i" [DynMap/DynMap_4HLS.cpp:303]   --->   Operation 97 'store' 'store_ln303' <Predicate = (!icmp_ln306)> <Delay = 1.29>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln303 = br void %.preheader" [DynMap/DynMap_4HLS.cpp:303]   --->   Operation 98 'br' 'br_ln303' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_12 : Operation 99 [2/2] (1.75ns)   --->   "%firstTile = load i5 0" [DynMap/DynMap_4HLS.cpp:307]   --->   Operation 99 'load' 'firstTile' <Predicate = (icmp_ln306)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%i_8 = load i8 %i" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 100 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 101 'load' 'curOptPotentialPlacement_wrAddr_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.31ns)   --->   "%icmp_ln314 = icmp_slt  i8 %i_8, i8 %curOptPotentialPlacement_wrAddr_load" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 102 'icmp' 'icmp_ln314' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (1.30ns)   --->   "%i_9 = add i8 %i_8, i8 1" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 103 'add' 'i_9' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %icmp_ln314, void %.loopexit.loopexit48, void" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 104 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%idxprom16 = zext i8 %i_8" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 105 'zext' 'idxprom16' <Predicate = (icmp_ln314)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %idxprom16" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 106 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (icmp_ln314)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.75ns)   --->   "%curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:321]   --->   Operation 107 'load' 'curOptPotentialPlacement_load' <Predicate = (icmp_ln314)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_13 : Operation 108 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln314)> <Delay = 1.29>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 109 [1/2] (1.75ns)   --->   "%curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:321]   --->   Operation 109 'load' 'curOptPotentialPlacement_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %curOptPotentialPlacement_load" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 110 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln20" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 111 'getelementptr' 'Tile2XY_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [2/2] (1.75ns)   --->   "%Tile2XY_0_load = load i4 %Tile2XY_0_addr" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 112 'load' 'Tile2XY_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln20" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 113 'getelementptr' 'Tile2XY_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [2/2] (1.75ns)   --->   "%Tile2XY_1_load = load i4 %Tile2XY_1_addr" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 114 'load' 'Tile2XY_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>

State 15 <SV = 14> <Delay = 1.75>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [DynMap/DynMap_4HLS.cpp:317]   --->   Operation 115 'specloopname' 'specloopname_ln317' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%predsNum_load = load i8 %predsNum"   --->   Operation 116 'load' 'predsNum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/2] (1.75ns)   --->   "%Tile2XY_0_load = load i4 %Tile2XY_0_addr" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 117 'load' 'Tile2XY_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %Tile2XY_0_load" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 118 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/2] (1.75ns)   --->   "%Tile2XY_1_load = load i4 %Tile2XY_1_addr" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 119 'load' 'Tile2XY_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i2 %Tile2XY_1_load" [DynMap/DynMap_4HLS.cpp:319]   --->   Operation 120 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (1.29ns)   --->   "%br_ln319 = br void" [DynMap/DynMap_4HLS.cpp:319]   --->   Operation 121 'br' 'br_ln319' <Predicate = true> <Delay = 1.29>

State 16 <SV = 15> <Delay = 3.06>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%j = phi i7 0, void, i7 %j_3, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge"   --->   Operation 122 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%bypassPreds_wrAddr = phi i8 0, void, i8 %bypassPreds_wrAddr_1, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge"   --->   Operation 123 'phi' 'bypassPreds_wrAddr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%bypassMode = phi i1 0, void, i1 %bypassMode_1, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge"   --->   Operation 124 'phi' 'bypassMode' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i7 %j" [DynMap/DynMap_4HLS.cpp:317]   --->   Operation 125 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (1.31ns)   --->   "%icmp_ln319 = icmp_slt  i8 %zext_ln317, i8 %predsNum_load" [DynMap/DynMap_4HLS.cpp:319]   --->   Operation 126 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 0"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (1.31ns)   --->   "%j_3 = add i7 %j, i7 1" [DynMap/DynMap_4HLS.cpp:319]   --->   Operation 128 'add' 'j_3' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void, void %codeRepl" [DynMap/DynMap_4HLS.cpp:319]   --->   Operation 129 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i7 %j" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 130 'zext' 'zext_ln320' <Predicate = (icmp_ln319)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%predecessors_addr = getelementptr i8 %predecessors, i64 0, i64 %zext_ln320" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 131 'getelementptr' 'predecessors_addr' <Predicate = (icmp_ln319)> <Delay = 0.00>
ST_16 : Operation 132 [2/2] (1.75ns)   --->   "%predecessors_load = load i4 %predecessors_addr" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 132 'load' 'predecessors_load' <Predicate = (icmp_ln319)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln331 = br i1 %bypassMode, void, void" [DynMap/DynMap_4HLS.cpp:331]   --->   Operation 133 'br' 'br_ln331' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (1.29ns)   --->   "%store_ln333 = store i8 %initial_IDX_pd, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:333]   --->   Operation 134 'store' 'store_ln333' <Predicate = (!icmp_ln319 & !bypassMode)> <Delay = 1.29>
ST_16 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln334 = store i7 %initial_IDX_pd_modulo, i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:334]   --->   Operation 135 'store' 'store_ln334' <Predicate = (!icmp_ln319 & !bypassMode)> <Delay = 1.29>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln335 = br void %codeRepl22" [DynMap/DynMap_4HLS.cpp:335]   --->   Operation 136 'br' 'br_ln335' <Predicate = (!icmp_ln319 & !bypassMode)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln338 = store i5 %curOptPotentialPlacement_load, i7 %placement_dynamic_dict_Opt2Tile_values_addr_1" [DynMap/DynMap_4HLS.cpp:338]   --->   Operation 137 'store' 'store_ln338' <Predicate = (!icmp_ln319 & bypassMode)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_16 : Operation 138 [1/1] (1.31ns)   --->   "%icmp_ln339 = icmp_sgt  i8 %bypassPreds_wrAddr, i8 0" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 138 'icmp' 'icmp_ln339' <Predicate = (!icmp_ln319 & bypassMode)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (1.29ns)   --->   "%br_ln339 = br i1 %icmp_ln339, void %._crit_edge, void %.lr.ph.preheader" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 139 'br' 'br_ln339' <Predicate = (!icmp_ln319 & bypassMode)> <Delay = 1.29>
ST_16 : Operation 140 [1/1] (1.29ns)   --->   "%br_ln339 = br void %.lr.ph" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 140 'br' 'br_ln339' <Predicate = (!icmp_ln319 & bypassMode & icmp_ln339)> <Delay = 1.29>

State 17 <SV = 16> <Delay = 1.75>
ST_17 : Operation 141 [1/2] (1.75ns)   --->   "%predecessors_load = load i4 %predecessors_addr" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 141 'load' 'predecessors_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_17 : Operation 142 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, i8 %predecessors_load, i7 %trunc_ln14_cast2_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 142 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 143 [1/2] (1.29ns)   --->   "%targetBlock = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, i8 %predecessors_load, i7 %trunc_ln14_cast2_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 143 'call' 'targetBlock' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.75>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 144 'specloopname' 'specloopname_ln320' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln14_cast2_loc_load = load i7 %trunc_ln14_cast2_loc"   --->   Operation 145 'load' 'trunc_ln14_cast2_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln14_cast2_reload_cast = zext i7 %trunc_ln14_cast2_loc_load"   --->   Operation 146 'zext' 'trunc_ln14_cast2_reload_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %targetBlock, void, void %_Z28Calculate_CurToPred_Distancev.exit" [DynMap/DynMap_4HLS.cpp:320]   --->   Operation 147 'br' 'br_ln320' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_2 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln14_cast2_reload_cast" [DynMap/DynMap_4HLS.cpp:16]   --->   Operation 148 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_2' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_19 : Operation 149 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_2" [DynMap/DynMap_4HLS.cpp:16]   --->   Operation 149 'load' 'placement_dynamic_dict_Opt2Tile_values_load' <Predicate = (!targetBlock)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>

State 20 <SV = 19> <Delay = 1.75>
ST_20 : Operation 150 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_2" [DynMap/DynMap_4HLS.cpp:16]   --->   Operation 150 'load' 'placement_dynamic_dict_Opt2Tile_values_load' <Predicate = (!targetBlock)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i5 %placement_dynamic_dict_Opt2Tile_values_load" [DynMap/DynMap_4HLS.cpp:16]   --->   Operation 151 'trunc' 'trunc_ln16' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln16 = store i4 %trunc_ln16, i4 %predTile1" [DynMap/DynMap_4HLS.cpp:16]   --->   Operation 152 'store' 'store_ln16' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln17 = br void %_Z28Calculate_CurToPred_Distancev.exit" [DynMap/DynMap_4HLS.cpp:17]   --->   Operation 153 'br' 'br_ln17' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%predTile1_load = load i4 %predTile1" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 154 'load' 'predTile1_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i4 %predTile1_load" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 155 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_1 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln20_1" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 156 'getelementptr' 'Tile2XY_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [2/2] (1.75ns)   --->   "%Tile2XY_0_load_1 = load i4 %Tile2XY_0_addr_1" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 157 'load' 'Tile2XY_0_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_1 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln20_1" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 158 'getelementptr' 'Tile2XY_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [2/2] (1.75ns)   --->   "%Tile2XY_1_load_1 = load i4 %Tile2XY_1_addr_1" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 159 'load' 'Tile2XY_1_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>

State 21 <SV = 20> <Delay = 6.73>
ST_21 : Operation 160 [1/2] (1.75ns)   --->   "%Tile2XY_0_load_1 = load i4 %Tile2XY_0_addr_1" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 160 'load' 'Tile2XY_0_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i2 %Tile2XY_0_load_1" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 161 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.63ns)   --->   "%sub_ln20 = sub i3 %zext_ln21, i3 %zext_ln20_2" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 162 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.98ns)   --->   "%abscond = icmp_sgt  i3 %sub_ln20, i3 0" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 163 'icmp' 'abscond' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.76ns)   --->   "%empty_208 = sub i3 0, i3 %sub_ln20" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 164 'sub' 'empty_208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/2] (1.75ns)   --->   "%Tile2XY_1_load_1 = load i4 %Tile2XY_1_addr_1" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 165 'load' 'Tile2XY_1_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %Tile2XY_1_load_1" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 166 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.63ns)   --->   "%sub_ln21 = sub i3 %zext_ln319, i3 %zext_ln21_1" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 167 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (0.98ns)   --->   "%abscond55 = icmp_sgt  i3 %sub_ln21, i3 0" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 168 'icmp' 'abscond55' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.76ns)   --->   "%empty_209 = sub i3 0, i3 %sub_ln21" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 169 'sub' 'empty_209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln20, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 170 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_208, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 171 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25)   --->   "%empty_210 = select i1 %abscond, i2 %tmp_26, i2 %tmp_27" [DynMap/DynMap_4HLS.cpp:20]   --->   Operation 172 'select' 'empty_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln25 = icmp_ne  i2 %empty_210, i2 1" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 173 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_1)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln21, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 174 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_1)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_209, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 175 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln25_1)   --->   "%empty_211 = select i1 %abscond55, i2 %tmp_28, i2 %tmp_29" [DynMap/DynMap_4HLS.cpp:21]   --->   Operation 176 'select' 'empty_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 177 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln25_1 = icmp_ne  i2 %empty_211, i2 1" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 177 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.80ns)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_1" [DynMap/DynMap_4HLS.cpp:25]   --->   Operation 178 'and' 'and_ln25' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [1/1] (1.29ns)   --->   "%br_ln323 = br i1 %and_ln25, void, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge" [DynMap/DynMap_4HLS.cpp:323]   --->   Operation 179 'br' 'br_ln323' <Predicate = true> <Delay = 1.29>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i8 %bypassPreds_wrAddr" [DynMap/DynMap_4HLS.cpp:324]   --->   Operation 180 'zext' 'zext_ln324' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%bypassPreds_addr = getelementptr i8 %bypassPreds, i64 0, i64 %zext_ln324" [DynMap/DynMap_4HLS.cpp:324]   --->   Operation 181 'getelementptr' 'bypassPreds_addr' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (1.75ns)   --->   "%store_ln324 = store i8 %predecessors_load, i5 %bypassPreds_addr" [DynMap/DynMap_4HLS.cpp:324]   --->   Operation 182 'store' 'store_ln324' <Predicate = (!and_ln25)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_21 : Operation 183 [1/1] (1.30ns)   --->   "%bypassPreds_wrAddr_2 = add i8 %bypassPreds_wrAddr, i8 1" [DynMap/DynMap_4HLS.cpp:325]   --->   Operation 183 'add' 'bypassPreds_wrAddr_2' <Predicate = (!and_ln25)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (1.29ns)   --->   "%br_ln327 = br void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge" [DynMap/DynMap_4HLS.cpp:327]   --->   Operation 184 'br' 'br_ln327' <Predicate = (!and_ln25)> <Delay = 1.29>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%bypassPreds_wrAddr_1 = phi i8 %bypassPreds_wrAddr_2, void, i8 %bypassPreds_wrAddr, void %_Z28Calculate_CurToPred_Distancev.exit"   --->   Operation 185 'phi' 'bypassPreds_wrAddr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%bypassMode_1 = phi i1 1, void, i1 %bypassMode, void %_Z28Calculate_CurToPred_Distancev.exit"   --->   Operation 186 'phi' 'bypassMode_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln319 = br void" [DynMap/DynMap_4HLS.cpp:319]   --->   Operation 187 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>

State 23 <SV = 16> <Delay = 2.63>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%k = phi i7 %k_1, void %_Z26bypassOptGen_and_Placementcc.exit, i7 0, void %.lr.ph.preheader"   --->   Operation 188 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%IDX_pd_bypass_MAX_1 = phi i8 %IDX_pd_bypass_MAX_2, void %_Z26bypassOptGen_and_Placementcc.exit, i8 %initial_IDX_pd, void %.lr.ph.preheader"   --->   Operation 189 'phi' 'IDX_pd_bypass_MAX_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i7 %k" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 190 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (1.31ns)   --->   "%icmp_ln339_1 = icmp_slt  i8 %zext_ln339, i8 %bypassPreds_wrAddr" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 191 'icmp' 'icmp_ln339_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (1.31ns)   --->   "%k_1 = add i7 %k, i7 1" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 192 'add' 'k_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln339 = br i1 %icmp_ln339_1, void %._crit_edge.loopexit, void %.split18" [DynMap/DynMap_4HLS.cpp:339]   --->   Operation 193 'br' 'br_ln339' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i7 %k" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 194 'zext' 'zext_ln341' <Predicate = (icmp_ln339_1)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%bypassPreds_addr_1 = getelementptr i8 %bypassPreds, i64 0, i64 %zext_ln341" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 195 'getelementptr' 'bypassPreds_addr_1' <Predicate = (icmp_ln339_1)> <Delay = 0.00>
ST_23 : Operation 196 [2/2] (1.75ns)   --->   "%bypassPreds_load = load i5 %bypassPreds_addr_1" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 196 'load' 'bypassPreds_load' <Predicate = (icmp_ln339_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%kernel_idx_load = load i3 %kernel_idx" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 197 'load' 'kernel_idx_load' <Predicate = (icmp_ln339_1)> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i3 %kernel_idx_load" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 198 'zext' 'zext_ln341_1' <Predicate = (icmp_ln339_1)> <Delay = 0.00>
ST_23 : Operation 199 [3/3] (0.98ns) (grouped into DSP with root node add_ln341)   --->   "%mul_ln341 = mul i10 %zext_ln341_1, i10 100" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 199 'mul' 'mul_ln341' <Predicate = (icmp_ln339_1)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 200 [1/1] (1.32ns)   --->   "%store_ln32 = store i7 0, i7 %bypassSrcOpt_keyIdx" [DynMap/DynMap_4HLS.cpp:32]   --->   Operation 200 'store' 'store_ln32' <Predicate = (icmp_ln339_1)> <Delay = 1.32>
ST_23 : Operation 201 [1/1] (1.29ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!icmp_ln339_1)> <Delay = 1.29>

State 24 <SV = 17> <Delay = 3.05>
ST_24 : Operation 202 [1/2] (1.75ns)   --->   "%bypassPreds_load = load i5 %bypassPreds_addr_1" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 202 'load' 'bypassPreds_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 20> <RAM>
ST_24 : Operation 203 [2/3] (0.98ns) (grouped into DSP with root node add_ln341)   --->   "%mul_ln341 = mul i10 %zext_ln341_1, i10 100" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 203 'mul' 'mul_ln341' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 204 [1/1] (1.29ns)   --->   "%store_ln29 = store i8 %bypassPreds_load, i8 %bypassSrcOpt" [DynMap/DynMap_4HLS.cpp:29]   --->   Operation 204 'store' 'store_ln29' <Predicate = true> <Delay = 1.29>
ST_24 : Operation 205 [2/2] (0.00ns)   --->   "%targetBlock1 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1, i8 %bypassPreds_load, i7 %phi_ln32_loc, i7 %trunc_ln32_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 205 'call' 'targetBlock1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 18> <Delay = 1.76>
ST_25 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node add_ln341)   --->   "%mul_ln341 = mul i10 %zext_ln341_1, i10 100" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 206 'mul' 'mul_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 207 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln341 = add i10 %mul_ln341, i10 %sext_ln338" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 207 'add' 'add_ln341' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 208 [1/2] (1.29ns)   --->   "%targetBlock1 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1, i8 %bypassPreds_load, i7 %phi_ln32_loc, i7 %trunc_ln32_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 208 'call' 'targetBlock1' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 19> <Delay = 4.53>
ST_26 : Operation 209 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln341 = add i10 %mul_ln341, i10 %sext_ln338" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 209 'add' 'add_ln341' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i10 %add_ln341" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 210 'zext' 'zext_ln341_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln341_2" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 211 'getelementptr' 'placement_static_kernels_values_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [2/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 212 'load' 'placement_static_kernels_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%phi_ln32_loc_load = load i7 %phi_ln32_loc"   --->   Operation 213 'load' 'phi_ln32_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (1.32ns)   --->   "%store_ln32 = store i7 %phi_ln32_loc_load, i7 %bypassSrcOpt_keyIdx" [DynMap/DynMap_4HLS.cpp:32]   --->   Operation 214 'store' 'store_ln32' <Predicate = true> <Delay = 1.32>

State 27 <SV = 20> <Delay = 2.77>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [DynMap/DynMap_4HLS.cpp:337]   --->   Operation 215 'specloopname' 'specloopname_ln337' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 216 [1/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 216 'load' 'placement_static_kernels_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i6 %placement_static_kernels_values_load" [DynMap/DynMap_4HLS.cpp:286]   --->   Operation 217 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln30 = store i7 %zext_ln286, i7 %bypassTgtOpt" [DynMap/DynMap_4HLS.cpp:30]   --->   Operation 218 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln32_2_cast_loc_load = load i7 %trunc_ln32_2_cast_loc"   --->   Operation 219 'load' 'trunc_ln32_2_cast_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln32_2_cast_reload_cast = zext i7 %trunc_ln32_2_cast_loc_load"   --->   Operation 220 'zext' 'trunc_ln32_2_cast_reload_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (1.29ns)   --->   "%br_ln341 = br i1 %targetBlock1, void, void %.lr.ph.i.i" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 221 'br' 'br_ln341' <Predicate = true> <Delay = 1.29>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_3 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln32_2_cast_reload_cast" [DynMap/DynMap_4HLS.cpp:34]   --->   Operation 222 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_3' <Predicate = (!targetBlock1)> <Delay = 0.00>
ST_27 : Operation 223 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_1 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_3" [DynMap/DynMap_4HLS.cpp:34]   --->   Operation 223 'load' 'placement_dynamic_dict_Opt2Tile_values_load_1' <Predicate = (!targetBlock1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%placement_done_values_addr_1 = getelementptr i1 %placement_done_values, i64 0, i64 %trunc_ln32_2_cast_reload_cast" [DynMap/DynMap_4HLS.cpp:35]   --->   Operation 224 'getelementptr' 'placement_done_values_addr_1' <Predicate = (!targetBlock1)> <Delay = 0.00>
ST_27 : Operation 225 [2/2] (1.75ns)   --->   "%bypassSrcOpt_placementDone = load i7 %placement_done_values_addr_1" [DynMap/DynMap_4HLS.cpp:35]   --->   Operation 225 'load' 'bypassSrcOpt_placementDone' <Predicate = (!targetBlock1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>

State 28 <SV = 21> <Delay = 3.05>
ST_28 : Operation 226 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_1 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_3" [DynMap/DynMap_4HLS.cpp:34]   --->   Operation 226 'load' 'placement_dynamic_dict_Opt2Tile_values_load_1' <Predicate = (!targetBlock1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_28 : Operation 227 [1/1] (1.29ns)   --->   "%store_ln34 = store i5 %placement_dynamic_dict_Opt2Tile_values_load_1, i5 %bypassSrcTile" [DynMap/DynMap_4HLS.cpp:34]   --->   Operation 227 'store' 'store_ln34' <Predicate = (!targetBlock1)> <Delay = 1.29>
ST_28 : Operation 228 [1/2] (1.75ns)   --->   "%bypassSrcOpt_placementDone = load i7 %placement_done_values_addr_1" [DynMap/DynMap_4HLS.cpp:35]   --->   Operation 228 'load' 'bypassSrcOpt_placementDone' <Predicate = (!targetBlock1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_28 : Operation 229 [1/1] (1.29ns)   --->   "%br_ln36 = br void %.lr.ph.i.i" [DynMap/DynMap_4HLS.cpp:36]   --->   Operation 229 'br' 'br_ln36' <Predicate = (!targetBlock1)> <Delay = 1.29>
ST_28 : Operation 230 [1/1] (1.29ns)   --->   "%store_ln39 = store i7 0, i7 %bypassTgtOpt_keyIdx" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 230 'store' 'store_ln39' <Predicate = true> <Delay = 1.29>
ST_28 : Operation 231 [2/2] (0.00ns)   --->   "%targetBlock2 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2, i6 %placement_static_kernels_values_load, i7 %phi_ln39_loc, i7 %trunc_ln39_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 231 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 22> <Delay = 1.29>
ST_29 : Operation 232 [1/2] (1.29ns)   --->   "%targetBlock2 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2, i6 %placement_static_kernels_values_load, i7 %phi_ln39_loc, i7 %trunc_ln39_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 232 'call' 'targetBlock2' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 23> <Delay = 1.75>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%bypassSrcOpt_placementDone_1 = phi i1 %bypassSrcOpt_placementDone, void, i1 0, void %.split18"   --->   Operation 233 'phi' 'bypassSrcOpt_placementDone_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%phi_ln39_loc_load = load i7 %phi_ln39_loc"   --->   Operation 234 'load' 'phi_ln39_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln39_2_cast_loc_load = load i7 %trunc_ln39_2_cast_loc"   --->   Operation 235 'load' 'trunc_ln39_2_cast_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln39_2_cast_reload_cast = zext i7 %trunc_ln39_2_cast_loc_load"   --->   Operation 236 'zext' 'trunc_ln39_2_cast_reload_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (1.29ns)   --->   "%store_ln39 = store i7 %phi_ln39_loc_load, i7 %bypassTgtOpt_keyIdx" [DynMap/DynMap_4HLS.cpp:39]   --->   Operation 237 'store' 'store_ln39' <Predicate = true> <Delay = 1.29>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %targetBlock2, void, void %_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i" [DynMap/DynMap_4HLS.cpp:341]   --->   Operation 238 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_4 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln39_2_cast_reload_cast" [DynMap/DynMap_4HLS.cpp:41]   --->   Operation 239 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_4' <Predicate = (!targetBlock2)> <Delay = 0.00>
ST_30 : Operation 240 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_2 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_4" [DynMap/DynMap_4HLS.cpp:41]   --->   Operation 240 'load' 'placement_dynamic_dict_Opt2Tile_values_load_2' <Predicate = (!targetBlock2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>

State 31 <SV = 24> <Delay = 1.75>
ST_31 : Operation 241 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_2 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_4" [DynMap/DynMap_4HLS.cpp:41]   --->   Operation 241 'load' 'placement_dynamic_dict_Opt2Tile_values_load_2' <Predicate = (!targetBlock2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i5 %placement_dynamic_dict_Opt2Tile_values_load_2" [DynMap/DynMap_4HLS.cpp:41]   --->   Operation 242 'trunc' 'trunc_ln41' <Predicate = (!targetBlock2)> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln41 = store i4 %trunc_ln41, i4 %bypassTgtTile" [DynMap/DynMap_4HLS.cpp:41]   --->   Operation 243 'store' 'store_ln41' <Predicate = (!targetBlock2)> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln42 = br void %_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i" [DynMap/DynMap_4HLS.cpp:42]   --->   Operation 244 'br' 'br_ln42' <Predicate = (!targetBlock2)> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.80ns)   --->   "%xor_ln46 = xor i1 %bypassSrcOpt_placementDone_1, i1 1" [DynMap/DynMap_4HLS.cpp:46]   --->   Operation 245 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln46 = store i1 %bypassSrcOpt_placementDone_1, i1 %dependency_forward" [DynMap/DynMap_4HLS.cpp:46]   --->   Operation 246 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln48 = store i1 %xor_ln46, i1 %dependency_backward" [DynMap/DynMap_4HLS.cpp:48]   --->   Operation 247 'store' 'store_ln48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln288 = br void" [DynMap/DynMap_4HLS.cpp:288]   --->   Operation 248 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>

State 32 <SV = 25> <Delay = 0.00>
ST_32 : Operation 249 [2/2] (0.00ns)   --->   "%tmp = call i1 @BypassOptPlacement_Gen_Record, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %IDX_pd_bypass, i8 %DynamicPlacement_II, i5 %bypassSrcTile, i4 %bypassTgtTile, i5 %shape_idx, i2 %Tile2XY_0, i2 %Tile2XY_1, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values" [DynMap/DynMap_4HLS.cpp:290]   --->   Operation 249 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 26> <Delay = 1.29>
ST_33 : Operation 250 [1/2] (1.29ns)   --->   "%tmp = call i1 @BypassOptPlacement_Gen_Record, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %IDX_pd_bypass, i8 %DynamicPlacement_II, i5 %bypassSrcTile, i4 %bypassTgtTile, i5 %shape_idx, i2 %Tile2XY_0, i2 %Tile2XY_1, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values" [DynMap/DynMap_4HLS.cpp:290]   --->   Operation 250 'call' 'tmp' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %tmp, void %.loopexit.loopexit, void %codeRepl20" [DynMap/DynMap_4HLS.cpp:290]   --->   Operation 251 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 1.29>

State 34 <SV = 27> <Delay = 0.00>
ST_34 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln291 = call void @Dependency_Update_BypassMode_SrcTgt, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2Tile_keys, i1 %dependency_forward, i7 %bypassSrcOpt_keyIdx, i7 %bypassTgtOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt_keyIdx, i8 %dependency_successor_values, i8 %dependency_predecessor_values, i1 %dependency_backward" [DynMap/DynMap_4HLS.cpp:291]   --->   Operation 253 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 28> <Delay = 0.00>
ST_35 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln291 = call void @Dependency_Update_BypassMode_SrcTgt, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2Tile_keys, i1 %dependency_forward, i7 %bypassSrcOpt_keyIdx, i7 %bypassTgtOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt_keyIdx, i8 %dependency_successor_values, i8 %dependency_predecessor_values, i1 %dependency_backward" [DynMap/DynMap_4HLS.cpp:291]   --->   Operation 254 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 29> <Delay = 1.29>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%bypassOpt_load = load i8 %bypassOpt" [DynMap/DynMap_4HLS.cpp:126]   --->   Operation 255 'load' 'bypassOpt_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (1.29ns)   --->   "%store_ln126 = store i8 %bypassOpt_load, i8 %bypassSrcOpt" [DynMap/DynMap_4HLS.cpp:126]   --->   Operation 256 'store' 'store_ln126' <Predicate = true> <Delay = 1.29>
ST_36 : Operation 257 [2/2] (0.00ns)   --->   "%targetBlock4 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1, i8 %bypassOpt_load, i7 %phi_ln127_loc, i7 %trunc_ln127_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:126]   --->   Operation 257 'call' 'targetBlock4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 30> <Delay = 1.29>
ST_37 : Operation 258 [1/2] (1.29ns)   --->   "%targetBlock4 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1, i8 %bypassOpt_load, i7 %phi_ln127_loc, i7 %trunc_ln127_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys" [DynMap/DynMap_4HLS.cpp:126]   --->   Operation 258 'call' 'targetBlock4' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 31> <Delay = 1.75>
ST_38 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [DynMap/DynMap_4HLS.cpp:291]   --->   Operation 259 'specloopname' 'specloopname_ln291' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 260 [1/1] (1.32ns)   --->   "%store_ln127 = store i7 0, i7 %bypassSrcOpt_keyIdx" [DynMap/DynMap_4HLS.cpp:127]   --->   Operation 260 'store' 'store_ln127' <Predicate = true> <Delay = 1.32>
ST_38 : Operation 261 [1/1] (0.00ns)   --->   "%phi_ln127_loc_load = load i7 %phi_ln127_loc"   --->   Operation 261 'load' 'phi_ln127_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln127_2_cast_loc_load = load i7 %trunc_ln127_2_cast_loc"   --->   Operation 262 'load' 'trunc_ln127_2_cast_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln127_2_cast_reload_cast = zext i7 %trunc_ln127_2_cast_loc_load"   --->   Operation 263 'zext' 'trunc_ln127_2_cast_reload_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 264 [1/1] (1.32ns)   --->   "%store_ln127 = store i7 %phi_ln127_loc_load, i7 %bypassSrcOpt_keyIdx" [DynMap/DynMap_4HLS.cpp:127]   --->   Operation 264 'store' 'store_ln127' <Predicate = true> <Delay = 1.32>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %targetBlock4, void, void %_Z20Update_BypassSrcInfov.exit.i" [DynMap/DynMap_4HLS.cpp:126]   --->   Operation 265 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 266 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_5 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln127_2_cast_reload_cast" [DynMap/DynMap_4HLS.cpp:129]   --->   Operation 266 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_5' <Predicate = (!targetBlock4)> <Delay = 0.00>
ST_38 : Operation 267 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_3 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_5" [DynMap/DynMap_4HLS.cpp:129]   --->   Operation 267 'load' 'placement_dynamic_dict_Opt2Tile_values_load_3' <Predicate = (!targetBlock4)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>

State 39 <SV = 32> <Delay = 3.05>
ST_39 : Operation 268 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_3 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_5" [DynMap/DynMap_4HLS.cpp:129]   --->   Operation 268 'load' 'placement_dynamic_dict_Opt2Tile_values_load_3' <Predicate = (!targetBlock4)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_39 : Operation 269 [1/1] (1.29ns)   --->   "%store_ln129 = store i5 %placement_dynamic_dict_Opt2Tile_values_load_3, i5 %bypassSrcTile" [DynMap/DynMap_4HLS.cpp:129]   --->   Operation 269 'store' 'store_ln129' <Predicate = (!targetBlock4)> <Delay = 1.29>
ST_39 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln130 = br void %_Z20Update_BypassSrcInfov.exit.i" [DynMap/DynMap_4HLS.cpp:130]   --->   Operation 270 'br' 'br_ln130' <Predicate = (!targetBlock4)> <Delay = 0.00>
ST_39 : Operation 271 [1/1] (0.00ns)   --->   "%bypassTgtTile_load = load i4 %bypassTgtTile" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 271 'load' 'bypassTgtTile_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i4 %bypassTgtTile_load" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 272 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_2 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln137" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 273 'getelementptr' 'Tile2XY_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 274 [2/2] (1.75ns)   --->   "%Tile2XY_0_load_2 = load i4 %Tile2XY_0_addr_2" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 274 'load' 'Tile2XY_0_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_39 : Operation 275 [1/1] (0.00ns)   --->   "%bypassSrcTile_load = load i5 %bypassSrcTile" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 275 'load' 'bypassSrcTile_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i5 %bypassSrcTile_load" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 276 'zext' 'zext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 277 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_3 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln137_2" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 277 'getelementptr' 'Tile2XY_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 278 [2/2] (1.75ns)   --->   "%Tile2XY_0_load_3 = load i4 %Tile2XY_0_addr_3" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 278 'load' 'Tile2XY_0_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_2 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln137" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 279 'getelementptr' 'Tile2XY_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 280 [2/2] (1.75ns)   --->   "%Tile2XY_1_load_2 = load i4 %Tile2XY_1_addr_2" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 280 'load' 'Tile2XY_1_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_3 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln137_2" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 281 'getelementptr' 'Tile2XY_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 282 [2/2] (1.75ns)   --->   "%Tile2XY_1_load_3 = load i4 %Tile2XY_1_addr_3" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 282 'load' 'Tile2XY_1_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>

State 40 <SV = 33> <Delay = 4.98>
ST_40 : Operation 283 [1/2] (1.75ns)   --->   "%Tile2XY_0_load_2 = load i4 %Tile2XY_0_addr_2" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 283 'load' 'Tile2XY_0_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i2 %Tile2XY_0_load_2" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 284 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 285 [1/2] (1.75ns)   --->   "%Tile2XY_0_load_3 = load i4 %Tile2XY_0_addr_3" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 285 'load' 'Tile2XY_0_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_40 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i2 %Tile2XY_0_load_3" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 286 'zext' 'zext_ln137_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 287 [1/1] (0.63ns)   --->   "%sub_ln137 = sub i3 %zext_ln137_1, i3 %zext_ln137_3" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 287 'sub' 'sub_ln137' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 288 [1/1] (0.98ns)   --->   "%abscond58 = icmp_sgt  i3 %sub_ln137, i3 0" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 288 'icmp' 'abscond58' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 289 [1/1] (0.76ns)   --->   "%empty_212 = sub i3 0, i3 %sub_ln137" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 289 'sub' 'empty_212' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 290 [1/2] (1.75ns)   --->   "%Tile2XY_1_load_2 = load i4 %Tile2XY_1_addr_2" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 290 'load' 'Tile2XY_1_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i2 %Tile2XY_1_load_2" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 291 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 292 [1/2] (1.75ns)   --->   "%Tile2XY_1_load_3 = load i4 %Tile2XY_1_addr_3" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 292 'load' 'Tile2XY_1_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_40 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i2 %Tile2XY_1_load_3" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 293 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 294 [1/1] (0.63ns)   --->   "%sub_ln138 = sub i3 %zext_ln138, i3 %zext_ln138_1" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 294 'sub' 'sub_ln138' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 295 [1/1] (0.98ns)   --->   "%abscond61 = icmp_sgt  i3 %sub_ln138, i3 0" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 295 'icmp' 'abscond61' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 296 [1/1] (0.76ns)   --->   "%empty_213 = sub i3 0, i3 %sub_ln138" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 296 'sub' 'empty_213' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln143)   --->   "%tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln137, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 297 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln143)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_212, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 298 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln143)   --->   "%empty_214 = select i1 %abscond58, i2 %tmp_30, i2 %tmp_31" [DynMap/DynMap_4HLS.cpp:137]   --->   Operation 299 'select' 'empty_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 300 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln143 = icmp_ne  i2 %empty_214, i2 1" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 300 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln143_1)   --->   "%tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln138, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 301 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln143_1)   --->   "%tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_213, i32 1, i32 2" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 302 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln143_1)   --->   "%empty_215 = select i1 %abscond61, i2 %tmp_32, i2 %tmp_33" [DynMap/DynMap_4HLS.cpp:138]   --->   Operation 303 'select' 'empty_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 304 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln143_1 = icmp_ne  i2 %empty_215, i2 1" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 304 'icmp' 'icmp_ln143_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 305 [1/1] (0.80ns)   --->   "%and_ln143 = and i1 %icmp_ln143, i1 %icmp_ln143_1" [DynMap/DynMap_4HLS.cpp:143]   --->   Operation 305 'and' 'and_ln143' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %and_ln143, void, void %_Z26bypassOptGen_and_Placementcc.exit" [DynMap/DynMap_4HLS.cpp:294]   --->   Operation 306 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln288 = br void" [DynMap/DynMap_4HLS.cpp:288]   --->   Operation 307 'br' 'br_ln288' <Predicate = (!and_ln143)> <Delay = 0.00>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "%IDX_pd_lastBypass = load i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:342]   --->   Operation 308 'load' 'IDX_pd_lastBypass' <Predicate = (and_ln143)> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (1.31ns)   --->   "%icmp_ln343 = icmp_sgt  i8 %IDX_pd_lastBypass, i8 %IDX_pd_bypass_MAX_1" [DynMap/DynMap_4HLS.cpp:343]   --->   Operation 309 'icmp' 'icmp_ln343' <Predicate = (and_ln143)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 310 [1/1] (0.44ns)   --->   "%IDX_pd_bypass_MAX_2 = select i1 %icmp_ln343, i8 %IDX_pd_lastBypass, i8 %IDX_pd_bypass_MAX_1" [DynMap/DynMap_4HLS.cpp:343]   --->   Operation 310 'select' 'IDX_pd_bypass_MAX_2' <Predicate = (and_ln143)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 311 'br' 'br_ln0' <Predicate = (and_ln143)> <Delay = 0.00>

State 41 <SV = 17> <Delay = 2.77>
ST_41 : Operation 312 [1/1] (0.00ns)   --->   "%IDX_pd_bypass_MAX_0_lcssa = phi i8 %initial_IDX_pd, void, i8 %IDX_pd_bypass_MAX_1, void %._crit_edge.loopexit"   --->   Operation 312 'phi' 'IDX_pd_bypass_MAX_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 313 [1/1] (1.29ns)   --->   "%store_ln347 = store i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:347]   --->   Operation 313 'store' 'store_ln347' <Predicate = true> <Delay = 1.29>
ST_41 : Operation 314 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load_1 = load i8 %DynamicPlacement_II" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 314 'load' 'DynamicPlacement_II_load_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 315 [12/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 315 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 316 [1/1] (1.30ns)   --->   "%upperLimit_2 = add i8 %DynamicPlacement_II_load_1, i8 %IDX_pd_bypass_MAX_0_lcssa" [DynMap/DynMap_4HLS.cpp:349]   --->   Operation 316 'add' 'upperLimit_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 317 [1/1] (1.29ns)   --->   "%store_ln349 = store i8 %upperLimit_2, i8 %upperLimit_1" [DynMap/DynMap_4HLS.cpp:349]   --->   Operation 317 'store' 'store_ln349' <Predicate = true> <Delay = 1.29>

State 42 <SV = 18> <Delay = 2.77>
ST_42 : Operation 318 [11/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 318 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 19> <Delay = 2.77>
ST_43 : Operation 319 [10/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 319 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 20> <Delay = 2.77>
ST_44 : Operation 320 [9/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 320 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 21> <Delay = 2.77>
ST_45 : Operation 321 [8/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 321 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 22> <Delay = 2.77>
ST_46 : Operation 322 [7/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 322 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 23> <Delay = 2.77>
ST_47 : Operation 323 [6/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 323 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 24> <Delay = 2.77>
ST_48 : Operation 324 [5/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 324 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 25> <Delay = 2.77>
ST_49 : Operation 325 [4/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 325 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 26> <Delay = 2.77>
ST_50 : Operation 326 [3/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 326 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 27> <Delay = 2.77>
ST_51 : Operation 327 [2/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 327 'srem' 'srem_ln348' <Predicate = true> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 28> <Delay = 4.07>
ST_52 : Operation 328 [1/12] (2.77ns)   --->   "%srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 328 'srem' 'srem_ln348' <Predicate = (bypassMode)> <Delay = 2.77> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 7> <Delay = 2.77> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln348 = trunc i7 %srem_ln348" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 329 'trunc' 'trunc_ln348' <Predicate = (bypassMode)> <Delay = 0.00>
ST_52 : Operation 330 [1/1] (1.29ns)   --->   "%store_ln348 = store i7 %trunc_ln348, i7 %IDX_pd_modulo" [DynMap/DynMap_4HLS.cpp:348]   --->   Operation 330 'store' 'store_ln348' <Predicate = (bypassMode)> <Delay = 1.29>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl22"   --->   Operation 331 'br' 'br_ln0' <Predicate = (bypassMode)> <Delay = 0.00>
ST_52 : Operation 332 [2/2] (1.75ns)   --->   "%curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 332 'load' 'curOptPotentialPlacement_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>

State 53 <SV = 29> <Delay = 1.75>
ST_53 : Operation 333 [1/1] (0.00ns)   --->   "%upperLimit_3 = load i8 %upperLimit_1"   --->   Operation 333 'load' 'upperLimit_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 334 [1/2] (1.75ns)   --->   "%curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 334 'load' 'curOptPotentialPlacement_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_53 : Operation 335 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load_2 = load i8 %DynamicPlacement_II"   --->   Operation 335 'load' 'DynamicPlacement_II_load_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 336 [2/2] (0.00ns)   --->   "%targetBlock3 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, i5 %curOptPotentialPlacement_load_2, i8 %DynamicPlacement_II_load_2, i8 %upperLimit_3, i11 %add_ln356_loc, i8 %IDX_pd_load_1_loc, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 336 'call' 'targetBlock3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 30> <Delay = 1.29>
ST_54 : Operation 337 [1/2] (1.29ns)   --->   "%targetBlock3 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, i5 %curOptPotentialPlacement_load_2, i8 %DynamicPlacement_II_load_2, i8 %upperLimit_3, i11 %add_ln356_loc, i8 %IDX_pd_load_1_loc, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 337 'call' 'targetBlock3' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 31> <Delay = 2.77>
ST_55 : Operation 338 [1/1] (0.00ns)   --->   "%add_ln356_loc_load = load i11 %add_ln356_loc"   --->   Operation 338 'load' 'add_ln356_loc_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 339 [1/1] (0.00ns)   --->   "%add_ln356_reload_cast = zext i11 %add_ln356_loc_load"   --->   Operation 339 'zext' 'add_ln356_reload_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 340 [1/1] (0.00ns)   --->   "%IDX_pd_load_1 = load i8 %IDX_pd_load_1_loc"   --->   Operation 340 'load' 'IDX_pd_load_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %targetBlock3, void, void" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 341 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 342 [1/1] (1.29ns)   --->   "%store_ln314 = store i8 %i_9, i8 %i" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 342 'store' 'store_ln314' <Predicate = (!targetBlock3)> <Delay = 1.29>
ST_55 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln314 = br void %.preheader" [DynMap/DynMap_4HLS.cpp:314]   --->   Operation 343 'br' 'br_ln314' <Predicate = (!targetBlock3)> <Delay = 0.00>
ST_55 : Operation 344 [1/1] (0.00ns)   --->   "%placement_dynamic_occupy_addr_1 = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %add_ln356_reload_cast" [DynMap/DynMap_4HLS.cpp:356]   --->   Operation 344 'getelementptr' 'placement_dynamic_occupy_addr_1' <Predicate = (targetBlock3)> <Delay = 0.00>
ST_55 : Operation 345 [1/1] (2.77ns)   --->   "%store_ln6 = store i1 1, i11 %placement_dynamic_occupy_addr_1" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 345 'store' 'store_ln6' <Predicate = (targetBlock3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_55 : Operation 346 [1/1] (1.75ns)   --->   "%store_ln7 = store i5 %curOptPotentialPlacement_load_2, i7 %placement_dynamic_dict_Opt2Tile_values_addr_1" [DynMap/DynMap_4HLS.cpp:7]   --->   Operation 346 'store' 'store_ln7' <Predicate = (targetBlock3)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_55 : Operation 347 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr_1 = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln338" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 347 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr_1' <Predicate = (targetBlock3)> <Delay = 0.00>
ST_55 : Operation 348 [1/1] (1.75ns)   --->   "%store_ln8 = store i8 %IDX_pd_load_1, i7 %placement_dynamic_dict_Opt2PC_values_addr_1" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 348 'store' 'store_ln8' <Predicate = (targetBlock3)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_55 : Operation 349 [1/1] (0.00ns)   --->   "%placement_done_values_addr_2 = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln338" [DynMap/DynMap_4HLS.cpp:9]   --->   Operation 349 'getelementptr' 'placement_done_values_addr_2' <Predicate = (targetBlock3)> <Delay = 0.00>
ST_55 : Operation 350 [1/1] (1.75ns)   --->   "%store_ln9 = store i1 1, i7 %placement_done_values_addr_2" [DynMap/DynMap_4HLS.cpp:9]   --->   Operation 350 'store' 'store_ln9' <Predicate = (targetBlock3)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_55 : Operation 351 [1/1] (1.29ns)   --->   "%br_ln358 = br void %.loopexit" [DynMap/DynMap_4HLS.cpp:358]   --->   Operation 351 'br' 'br_ln358' <Predicate = (targetBlock3)> <Delay = 1.29>

State 56 <SV = 12> <Delay = 6.00>
ST_56 : Operation 352 [1/2] (1.75ns)   --->   "%firstTile = load i5 0" [DynMap/DynMap_4HLS.cpp:307]   --->   Operation 352 'load' 'firstTile' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_56 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %initial_IDX_pd_modulo, i4 0" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 353 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln6 = sext i5 %firstTile" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 354 'sext' 'sext_ln6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 355 [1/1] (1.48ns)   --->   "%add_ln6 = add i11 %tmp_s, i11 %sext_ln6" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 355 'add' 'add_ln6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i11 %add_ln6" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 356 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 357 [1/1] (0.00ns)   --->   "%placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln6" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 357 'getelementptr' 'placement_dynamic_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 358 [1/1] (2.77ns)   --->   "%store_ln6 = store i1 1, i11 %placement_dynamic_occupy_addr" [DynMap/DynMap_4HLS.cpp:6]   --->   Operation 358 'store' 'store_ln6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_56 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i8 %curOpt_idx_load" [DynMap/DynMap_4HLS.cpp:7]   --->   Operation 359 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 360 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln7" [DynMap/DynMap_4HLS.cpp:7]   --->   Operation 360 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 361 [1/1] (1.75ns)   --->   "%store_ln7 = store i5 %firstTile, i7 %placement_dynamic_dict_Opt2Tile_values_addr" [DynMap/DynMap_4HLS.cpp:7]   --->   Operation 361 'store' 'store_ln7' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_56 : Operation 362 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln7" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 362 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 363 [1/1] (1.75ns)   --->   "%store_ln8 = store i8 %initial_IDX_pd, i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:8]   --->   Operation 363 'store' 'store_ln8' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_56 : Operation 364 [1/1] (0.00ns)   --->   "%placement_done_values_addr = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln7" [DynMap/DynMap_4HLS.cpp:9]   --->   Operation 364 'getelementptr' 'placement_done_values_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 365 [1/1] (1.75ns)   --->   "%store_ln9 = store i1 1, i7 %placement_done_values_addr" [DynMap/DynMap_4HLS.cpp:9]   --->   Operation 365 'store' 'store_ln9' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_56 : Operation 366 [1/1] (1.29ns)   --->   "%br_ln309 = br void %.loopexit" [DynMap/DynMap_4HLS.cpp:309]   --->   Operation 366 'br' 'br_ln309' <Predicate = true> <Delay = 1.29>

State 57 <SV = 32> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void, i1 1, void, i1 0, void %.loopexit.loopexit, i1 0, void %.loopexit.loopexit48"   --->   Operation 367 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 368 [1/1] (0.00ns)   --->   "%ret_ln370 = ret i1 %retval_0" [DynMap/DynMap_4HLS.cpp:370]   --->   Operation 368 'ret' 'ret_ln370' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.08ns
The critical path consists of the following:
	'load' operation ('IDX_pd_load', DynMap/DynMap_4HLS.cpp:299) on static variable 'IDX_pd' [54]  (0 ns)
	'add' operation ('initial_IDX_pd', DynMap/DynMap_4HLS.cpp:299) [55]  (1.31 ns)
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 3>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 5>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 6>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 7>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 8>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 10>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)

 <State 12>: 4.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln301', DynMap/DynMap_4HLS.cpp:301) [58]  (2.78 ns)
	'store' operation ('store_ln301', DynMap/DynMap_4HLS.cpp:301) of variable 'initial_IDX_pd_modulo', DynMap/DynMap_4HLS.cpp:301 on static variable 'IDX_pd_modulo' [60]  (1.3 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:314) on local variable 'i' [76]  (0 ns)
	'getelementptr' operation ('curOptPotentialPlacement_addr', DynMap/DynMap_4HLS.cpp:314) [84]  (0 ns)
	'load' operation ('curOptPotentialPlacement_load', DynMap/DynMap_4HLS.cpp:321) on array 'curOptPotentialPlacement' [86]  (1.75 ns)

 <State 14>: 3.51ns
The critical path consists of the following:
	'load' operation ('curOptPotentialPlacement_load', DynMap/DynMap_4HLS.cpp:321) on array 'curOptPotentialPlacement' [86]  (1.75 ns)
	'getelementptr' operation ('Tile2XY_0_addr', DynMap/DynMap_4HLS.cpp:20) [88]  (0 ns)
	'load' operation ('Tile2XY_0_load', DynMap/DynMap_4HLS.cpp:20) on array 'Tile2XY_0' [89]  (1.75 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'load' operation ('Tile2XY_0_load', DynMap/DynMap_4HLS.cpp:20) on array 'Tile2XY_0' [89]  (1.75 ns)

 <State 16>: 3.07ns
The critical path consists of the following:
	'phi' operation ('bypassPreds_wrAddr') with incoming values : ('bypassPreds_wrAddr', DynMap/DynMap_4HLS.cpp:325) [97]  (0 ns)
	'icmp' operation ('icmp_ln339', DynMap/DynMap_4HLS.cpp:339) [162]  (1.31 ns)
	multiplexor before 'phi' operation ('IDX_pd_bypass_MAX') with incoming values : ('initial_IDX_pd', DynMap/DynMap_4HLS.cpp:299) ('IDX_pd_bypass_MAX', DynMap/DynMap_4HLS.cpp:343) [287]  (1.3 ns)
	blocking operation 0.457 ns on control path)

 <State 17>: 1.75ns
The critical path consists of the following:
	'load' operation ('predecessors_load', DynMap/DynMap_4HLS.cpp:320) on array 'predecessors' [108]  (1.75 ns)

 <State 18>: 1.3ns
The critical path consists of the following:
	'call' operation ('targetBlock', DynMap/DynMap_4HLS.cpp:320) to 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1' [109]  (1.3 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'load' operation ('trunc_ln14_cast2_loc_load') on local variable 'trunc_ln14_cast2_loc' [110]  (0 ns)
	'getelementptr' operation ('placement_dynamic_dict_Opt2Tile_values_addr_2', DynMap/DynMap_4HLS.cpp:16) [114]  (0 ns)
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load', DynMap/DynMap_4HLS.cpp:16) on array 'placement_dynamic_dict_Opt2Tile_values' [115]  (1.75 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load', DynMap/DynMap_4HLS.cpp:16) on array 'placement_dynamic_dict_Opt2Tile_values' [115]  (1.75 ns)

 <State 21>: 6.73ns
The critical path consists of the following:
	'load' operation ('Tile2XY_0_load_1', DynMap/DynMap_4HLS.cpp:20) on array 'Tile2XY_0' [123]  (1.75 ns)
	'sub' operation ('sub_ln20', DynMap/DynMap_4HLS.cpp:20) [125]  (0.632 ns)
	'icmp' operation ('abscond', DynMap/DynMap_4HLS.cpp:20) [126]  (0.98 ns)
	'select' operation ('empty_210', DynMap/DynMap_4HLS.cpp:20) [136]  (0 ns)
	'icmp' operation ('icmp_ln25', DynMap/DynMap_4HLS.cpp:25) [137]  (0.813 ns)
	'and' operation ('and_ln25', DynMap/DynMap_4HLS.cpp:25) [142]  (0.8 ns)
	multiplexor before 'phi' operation ('bypassPreds_wrAddr') with incoming values : ('bypassPreds_wrAddr', DynMap/DynMap_4HLS.cpp:325) [151]  (1.3 ns)
	blocking operation 0.457 ns on control path)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 2.64ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', DynMap/DynMap_4HLS.cpp:339) [167]  (0 ns)
	'getelementptr' operation ('bypassPreds_addr_1', DynMap/DynMap_4HLS.cpp:341) [176]  (0 ns)
	'load' operation ('srcOpt', DynMap/DynMap_4HLS.cpp:341) on array 'bypassPreds', DynMap/DynMap_4HLS.cpp:313 [177]  (1.75 ns)
	blocking operation 0.884 ns on control path)

 <State 24>: 3.05ns
The critical path consists of the following:
	'load' operation ('srcOpt', DynMap/DynMap_4HLS.cpp:341) on array 'bypassPreds', DynMap/DynMap_4HLS.cpp:313 [177]  (1.75 ns)
	'store' operation ('store_ln29', DynMap/DynMap_4HLS.cpp:29) of variable 'srcOpt', DynMap/DynMap_4HLS.cpp:341 on static variable 'bypassSrcOpt' [186]  (1.3 ns)

 <State 25>: 1.76ns
The critical path consists of the following:
	'mul' operation of DSP[181] ('mul_ln341', DynMap/DynMap_4HLS.cpp:341) [180]  (0 ns)
	'add' operation of DSP[181] ('add_ln341', DynMap/DynMap_4HLS.cpp:341) [181]  (1.76 ns)

 <State 26>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[181] ('add_ln341', DynMap/DynMap_4HLS.cpp:341) [181]  (1.76 ns)
	'getelementptr' operation ('placement_static_kernels_values_addr', DynMap/DynMap_4HLS.cpp:341) [183]  (0 ns)
	'load' operation ('tgtOpt', DynMap/DynMap_4HLS.cpp:341) on array 'placement_static_kernels_values' [184]  (2.77 ns)

 <State 27>: 2.77ns
The critical path consists of the following:
	'load' operation ('tgtOpt', DynMap/DynMap_4HLS.cpp:341) on array 'placement_static_kernels_values' [184]  (2.77 ns)

 <State 28>: 3.05ns
The critical path consists of the following:
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load_1', DynMap/DynMap_4HLS.cpp:34) on array 'placement_dynamic_dict_Opt2Tile_values' [197]  (1.75 ns)
	'store' operation ('store_ln34', DynMap/DynMap_4HLS.cpp:34) of variable 'placement_dynamic_dict_Opt2Tile_values_load_1', DynMap/DynMap_4HLS.cpp:34 on static variable 'bypassSrcTile' [198]  (1.3 ns)

 <State 29>: 1.3ns
The critical path consists of the following:
	'call' operation ('targetBlock2', DynMap/DynMap_4HLS.cpp:341) to 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2' [205]  (1.3 ns)

 <State 30>: 1.75ns
The critical path consists of the following:
	'load' operation ('trunc_ln39_2_cast_loc_load') on local variable 'trunc_ln39_2_cast_loc' [207]  (0 ns)
	'getelementptr' operation ('placement_dynamic_dict_Opt2Tile_values_addr_4', DynMap/DynMap_4HLS.cpp:41) [212]  (0 ns)
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load_2', DynMap/DynMap_4HLS.cpp:41) on array 'placement_dynamic_dict_Opt2Tile_values' [213]  (1.75 ns)

 <State 31>: 1.75ns
The critical path consists of the following:
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load_2', DynMap/DynMap_4HLS.cpp:41) on array 'placement_dynamic_dict_Opt2Tile_values' [213]  (1.75 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 1.3ns
The critical path consists of the following:
	'call' operation ('tmp', DynMap/DynMap_4HLS.cpp:290) to 'BypassOptPlacement_Gen_Record' [223]  (1.3 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.3ns
The critical path consists of the following:
	'load' operation ('bypassOpt_load', DynMap/DynMap_4HLS.cpp:126) on static variable 'bypassOpt' [228]  (0 ns)
	'store' operation ('store_ln126', DynMap/DynMap_4HLS.cpp:126) of variable 'bypassOpt_load', DynMap/DynMap_4HLS.cpp:126 on static variable 'bypassSrcOpt' [229]  (1.3 ns)

 <State 37>: 1.3ns
The critical path consists of the following:
	'call' operation ('targetBlock4', DynMap/DynMap_4HLS.cpp:126) to 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1' [231]  (1.3 ns)

 <State 38>: 1.75ns
The critical path consists of the following:
	'load' operation ('trunc_ln127_2_cast_loc_load') on local variable 'trunc_ln127_2_cast_loc' [233]  (0 ns)
	'getelementptr' operation ('placement_dynamic_dict_Opt2Tile_values_addr_5', DynMap/DynMap_4HLS.cpp:129) [238]  (0 ns)
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load_3', DynMap/DynMap_4HLS.cpp:129) on array 'placement_dynamic_dict_Opt2Tile_values' [239]  (1.75 ns)

 <State 39>: 3.05ns
The critical path consists of the following:
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load_3', DynMap/DynMap_4HLS.cpp:129) on array 'placement_dynamic_dict_Opt2Tile_values' [239]  (1.75 ns)
	'store' operation ('store_ln129', DynMap/DynMap_4HLS.cpp:129) of variable 'placement_dynamic_dict_Opt2Tile_values_load_3', DynMap/DynMap_4HLS.cpp:129 on static variable 'bypassSrcTile' [240]  (1.3 ns)

 <State 40>: 4.98ns
The critical path consists of the following:
	'load' operation ('Tile2XY_0_load_2', DynMap/DynMap_4HLS.cpp:137) on array 'Tile2XY_0' [246]  (1.75 ns)
	'sub' operation ('sub_ln137', DynMap/DynMap_4HLS.cpp:137) [253]  (0.632 ns)
	'icmp' operation ('abscond58', DynMap/DynMap_4HLS.cpp:137) [254]  (0.98 ns)
	'select' operation ('empty_214', DynMap/DynMap_4HLS.cpp:137) [267]  (0 ns)
	'icmp' operation ('icmp_ln143', DynMap/DynMap_4HLS.cpp:143) [268]  (0.813 ns)
	'and' operation ('and_ln143', DynMap/DynMap_4HLS.cpp:143) [273]  (0.8 ns)

 <State 41>: 2.78ns
The critical path consists of the following:
	'phi' operation ('IDX_pd_bypass_MAX') with incoming values : ('initial_IDX_pd', DynMap/DynMap_4HLS.cpp:299) ('IDX_pd_bypass_MAX', DynMap/DynMap_4HLS.cpp:343) [287]  (0 ns)
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 42>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 43>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 44>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 45>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 46>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 47>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 48>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 49>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 50>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 51>: 2.78ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)

 <State 52>: 4.08ns
The critical path consists of the following:
	'srem' operation ('srem_ln348', DynMap/DynMap_4HLS.cpp:348) [290]  (2.78 ns)
	'store' operation ('store_ln348', DynMap/DynMap_4HLS.cpp:348) of variable 'trunc_ln348', DynMap/DynMap_4HLS.cpp:348 on static variable 'IDX_pd_modulo' [292]  (1.3 ns)

 <State 53>: 1.75ns
The critical path consists of the following:
	'load' operation ('tile', DynMap/DynMap_4HLS.cpp:314) on array 'curOptPotentialPlacement' [298]  (1.75 ns)

 <State 54>: 1.3ns
The critical path consists of the following:
	'call' operation ('targetBlock3', DynMap/DynMap_4HLS.cpp:314) to 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' [300]  (1.3 ns)

 <State 55>: 2.77ns
The critical path consists of the following:
	'load' operation ('add_ln356_loc_load') on local variable 'add_ln356_loc' [301]  (0 ns)
	'getelementptr' operation ('placement_dynamic_occupy_addr_1', DynMap/DynMap_4HLS.cpp:356) [309]  (0 ns)
	'store' operation ('store_ln6', DynMap/DynMap_4HLS.cpp:6) of constant 1 on array 'placement_dynamic_occupy' [310]  (2.77 ns)

 <State 56>: 6.01ns
The critical path consists of the following:
	'load' operation ('firstTile', DynMap/DynMap_4HLS.cpp:307) on array 'curOptPotentialPlacement' [320]  (1.75 ns)
	'add' operation ('add_ln6', DynMap/DynMap_4HLS.cpp:6) [323]  (1.48 ns)
	'getelementptr' operation ('placement_dynamic_occupy_addr', DynMap/DynMap_4HLS.cpp:6) [325]  (0 ns)
	'store' operation ('store_ln6', DynMap/DynMap_4HLS.cpp:6) of constant 1 on array 'placement_dynamic_occupy' [326]  (2.77 ns)

 <State 57>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
