#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 24 19:17:08 2021
# Process ID: 27411
# Current directory: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/bd_077c_auto_cc_1_synth_1
# Command line: vivado -log bd_077c_auto_cc_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_077c_auto_cc_1.tcl
# Log file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/bd_077c_auto_cc_1_synth_1/bd_077c_auto_cc_1.vds
# Journal file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/bd_077c_auto_cc_1_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_077c_auto_cc_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1498.738 ; gain = 0.000 ; free physical = 17045 ; free virtual = 48701
INFO: [Synth 8-638] synthesizing module 'bd_077c_auto_cc_1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_12/synth/bd_077c_auto_cc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_axi_clock_converter' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized0' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized1' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized2' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_axi_clock_converter' (6#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'bd_077c_auto_cc_1' (7#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_12/synth/bd_077c_auto_cc_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1498.738 ; gain = 0.000 ; free physical = 16249 ; free virtual = 47905
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1498.738 ; gain = 0.000 ; free physical = 16181 ; free virtual = 47837
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.668 ; gain = 0.000 ; free physical = 13246 ; free virtual = 44871
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2126.668 ; gain = 627.930 ; free physical = 11250 ; free virtual = 42884
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2126.668 ; gain = 627.930 ; free physical = 11248 ; free virtual = 42882
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2126.668 ; gain = 627.930 ; free physical = 11232 ; free virtual = 42868
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2126.668 ; gain = 627.930 ; free physical = 11087 ; free virtual = 42732
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 2126.668 ; gain = 627.930 ; free physical = 10898 ; free virtual = 42531
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:40 . Memory (MB): peak = 2739.645 ; gain = 1240.906 ; free physical = 3791 ; free virtual = 35424
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2749.660 ; gain = 1250.922 ; free physical = 3776 ; free virtual = 35409
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:40 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3690 ; free virtual = 35323
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3535 ; free virtual = 35168
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3534 ; free virtual = 35167
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3544 ; free virtual = 35177
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3544 ; free virtual = 35177
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3539 ; free virtual = 35172
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3539 ; free virtual = 35172

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |     5|
|3     |LUT3 |    15|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   274|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 2759.676 ; gain = 1260.938 ; free physical = 3538 ; free virtual = 35171
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:44 . Memory (MB): peak = 2972.000 ; gain = 1494.637 ; free physical = 2611 ; free virtual = 34244
