<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nds_sync_fifo_data</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nds_sync_fifo_data'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nds_sync_fifo_data')">nds_sync_fifo_data</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.82</td>
<td class="s10 cl rt"><a href="mod1132.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1132.html#Cond" > 78.12</a></td>
<td class="s7 cl rt"><a href="mod1132.html#Toggle" > 76.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336785"  onclick="showContent('inst_tag_336785')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></td>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336785_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336785_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336785_Toggle" >  2.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336789"  onclick="showContent('inst_tag_336789')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></td>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336789_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336789_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336789_Toggle" >  2.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336793"  onclick="showContent('inst_tag_336793')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></td>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336793_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336793_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336793_Toggle" >  2.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336786"  onclick="showContent('inst_tag_336786')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></td>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336786_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336786_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336786_Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336790"  onclick="showContent('inst_tag_336790')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></td>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336790_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336790_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336790_Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336794"  onclick="showContent('inst_tag_336794')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></td>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336794_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336794_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336794_Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336783"  onclick="showContent('inst_tag_336783')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336783_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336783_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336783_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336784"  onclick="showContent('inst_tag_336784')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336784_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336784_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336784_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336787"  onclick="showContent('inst_tag_336787')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336787_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336787_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336787_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336788"  onclick="showContent('inst_tag_336788')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336788_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336788_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336788_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336791"  onclick="showContent('inst_tag_336791')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336791_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336791_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336791_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336792"  onclick="showContent('inst_tag_336792')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></td>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336792_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336792_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336792_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336779"  onclick="showContent('inst_tag_336779')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></td>
<td class="s7 cl rt"> 78.37</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336779_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336779_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1132.html#inst_tag_336779_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336780"  onclick="showContent('inst_tag_336780')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></td>
<td class="s8 cl rt"> 80.01</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336780_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336780_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1132.html#inst_tag_336780_Toggle" > 58.79</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336781"  onclick="showContent('inst_tag_336781')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></td>
<td class="s8 cl rt"> 85.50</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336781_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1132.html#inst_tag_336781_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336781_Toggle" > 81.51</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_336782"  onclick="showContent('inst_tag_336782')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></td>
<td class="s8 cl rt"> 87.17</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336782_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1132.html#inst_tag_336782_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336782_Toggle" > 86.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_336785'>
<hr>
<a name="inst_tag_336785"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336785" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336785_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336785_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336785_Toggle" >  2.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27976" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336789'>
<hr>
<a name="inst_tag_336789"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336789" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336789_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336789_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336789_Toggle" >  2.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27977" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336793'>
<hr>
<a name="inst_tag_336793"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336793" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336793_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336793_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336793_Toggle" >  2.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  2.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27978" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336786'>
<hr>
<a name="inst_tag_336786"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336786" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336786_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336786_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336786_Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  2.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27976" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336790'>
<hr>
<a name="inst_tag_336790"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336790" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336790_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336790_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336790_Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  2.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27977" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336794'>
<hr>
<a name="inst_tag_336794"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336794" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336794_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336794_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336794_Toggle" >  2.61</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  2.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27978" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336783'>
<hr>
<a name="inst_tag_336783"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336783" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336783_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336783_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336783_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27976" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336784'>
<hr>
<a name="inst_tag_336784"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336784" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336784_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336784_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336784_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27976" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336787'>
<hr>
<a name="inst_tag_336787"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336787" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336787_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336787_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336787_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27977" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336788'>
<hr>
<a name="inst_tag_336788"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336788" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336788_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336788_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336788_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27977" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336791'>
<hr>
<a name="inst_tag_336791"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336791" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336791_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336791_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336791_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27978" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336792'>
<hr>
<a name="inst_tag_336792"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336792" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"><a href="mod1132.html#inst_tag_336792_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1132.html#inst_tag_336792_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1132.html#inst_tag_336792_Toggle" >  3.30</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27978" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336779'>
<hr>
<a name="inst_tag_336779"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336779" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.37</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336779_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336779_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1132.html#inst_tag_336779_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27975" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336780'>
<hr>
<a name="inst_tag_336780"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336780" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.01</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336780_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336780_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1132.html#inst_tag_336780_Toggle" > 58.79</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.01</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 58.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27975" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336781'>
<hr>
<a name="inst_tag_336781"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336781" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.50</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336781_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1132.html#inst_tag_336781_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336781_Toggle" > 81.51</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 81.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27975" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336782'>
<hr>
<a name="inst_tag_336782"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_336782" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.17</td>
<td class="s10 cl rt"><a href="mod1132.html#inst_tag_336782_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1132.html#inst_tag_336782_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod1132.html#inst_tag_336782_Toggle" > 86.52</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 86.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod170.html#inst_tag_27975" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nds_sync_fifo_data'>
<a name="Line"></a>
Line Coverage for Module : <a name="261268357"></a>
<a href="mod1132.html" >nds_sync_fifo_data</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="330185389"></a>
<a href="mod1132.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=30,FIFO_DEPTH=8,POINTER_INDEX_WIDTH=4 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 78.37</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336779_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 80.01</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336780_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336783_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336784_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336787_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336788_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336791_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336792_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="241446323"></a>
<a href="mod1132.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=41,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 + DATA_WIDTH=39,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 85.50</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336781_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336785_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336789_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336793_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 87.17</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336782_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336786_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336790_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336794_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="330185389"></a>
<a href="mod1132.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=30,FIFO_DEPTH=8,POINTER_INDEX_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.37</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336779_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.01</td>
<td class="s5 cl rt"> 58.79</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336780_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s0 cl rt">  3.30</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336783_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s0 cl rt">  3.30</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336784_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s0 cl rt">  3.30</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336787_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s0 cl rt">  3.30</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336788_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s0 cl rt">  3.30</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336791_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.89</td>
<td class="s0 cl rt">  3.30</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336792_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">8</td>
<td class="rt">47.06 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">111</td>
<td class="rt">60.99 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">60</td>
<td class="rt">65.93 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">51</td>
<td class="rt">56.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">71</td>
<td class="rt">51.45 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">38</td>
<td class="rt">55.07 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">33</td>
<td class="rt">47.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">40</td>
<td class="rt">90.91 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">18</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1392082608"></a>
<a href="mod1132.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=39,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 87.17</td>
<td class="s8 cl rt"> 86.52</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336782_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s0 cl rt">  2.61</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336786_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s0 cl rt">  2.61</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336790_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.66</td>
<td class="s0 cl rt">  2.61</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336794_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">199</td>
<td class="rt">86.52 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">104</td>
<td class="rt">90.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">95</td>
<td class="rt">82.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">157</td>
<td class="rt">90.23 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">80</td>
<td class="rt">91.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">77</td>
<td class="rt">88.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">42</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[34:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[36:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[37]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="551002745"></a>
<a href="mod1132.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=41,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.50</td>
<td class="s8 cl rt"> 81.51</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336781_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s0 cl rt">  2.52</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336785_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s0 cl rt">  2.52</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336789_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 42.63</td>
<td class="s0 cl rt">  2.52</td>
</tr></table>
<span class=inst><a href="mod1132.html#inst_tag_336793_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">194</td>
<td class="rt">81.51 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">101</td>
<td class="rt">84.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">93</td>
<td class="rt">78.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">152</td>
<td class="rt">83.52 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">77</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">75</td>
<td class="rt">82.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">42</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336785'>
<a name="inst_tag_336785_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336785" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336785_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336785" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336785_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336785" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">4</td>
<td class="rt">3.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336789'>
<a name="inst_tag_336789_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336789" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336789_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336789" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336789_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336789" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">4</td>
<td class="rt">3.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336793'>
<a name="inst_tag_336793_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336793" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336793_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336793" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336793_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336793" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">6</td>
<td class="rt">2.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">4</td>
<td class="rt">3.36  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">2</td>
<td class="rt">1.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336786'>
<a name="inst_tag_336786_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336786" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336786_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336786" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336786_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336786" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">6</td>
<td class="rt">2.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">6</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">4</td>
<td class="rt">4.60  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2.30  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336790'>
<a name="inst_tag_336790_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336790" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336790_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336790" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336790_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336790" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">6</td>
<td class="rt">2.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">6</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">4</td>
<td class="rt">4.60  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2.30  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336794'>
<a name="inst_tag_336794_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336794" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336794_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336794" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336794_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336794" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">6</td>
<td class="rt">2.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">4</td>
<td class="rt">3.48  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">6</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">4</td>
<td class="rt">4.60  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2.30  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336783'>
<a name="inst_tag_336783_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336783" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336783_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336783" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336783_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336783" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336784'>
<a name="inst_tag_336784_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336784" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336784_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336784" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336784_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336784" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336787'>
<a name="inst_tag_336787_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336787" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336787_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336787" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336787_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336787" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336788'>
<a name="inst_tag_336788_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336788" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336788_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336788" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336788_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336788" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336791'>
<a name="inst_tag_336791_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336791" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336791_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336791" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336791_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336791" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336792'>
<a name="inst_tag_336792_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336792" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336792_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336792" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336792_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336792" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">6</td>
<td class="rt">3.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">4</td>
<td class="rt">4.40  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">2</td>
<td class="rt">2.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336779'>
<a name="inst_tag_336779_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336779" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336779_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336779" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336779_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336779" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">8</td>
<td class="rt">47.06 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">98</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">52</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">46</td>
<td class="rt">50.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">58</td>
<td class="rt">42.03 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">30</td>
<td class="rt">43.48 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">28</td>
<td class="rt">40.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">40</td>
<td class="rt">90.91 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">18</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336780'>
<a name="inst_tag_336780_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336780" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336780_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336780" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336780_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336780" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">8</td>
<td class="rt">47.06 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">107</td>
<td class="rt">58.79 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">58</td>
<td class="rt">63.74 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">49</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">67</td>
<td class="rt">48.55 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">36</td>
<td class="rt">52.17 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">31</td>
<td class="rt">44.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">40</td>
<td class="rt">90.91 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">18</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[9:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[16]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336781'>
<a name="inst_tag_336781_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336781" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336781_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336781" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336781_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336781" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">194</td>
<td class="rt">81.51 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">101</td>
<td class="rt">84.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">93</td>
<td class="rt">78.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">152</td>
<td class="rt">83.52 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">77</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">75</td>
<td class="rt">82.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">42</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336782'>
<a name="inst_tag_336782_Line"></a>
<b>Line Coverage for Instance : <a href="mod1132.html#inst_tag_336782" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_336782_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1132.html#inst_tag_336782" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336782_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1132.html#inst_tag_336782" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">6</td>
<td class="rt">35.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">199</td>
<td class="rt">86.52 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">104</td>
<td class="rt">90.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">95</td>
<td class="rt">82.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">157</td>
<td class="rt">90.23 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">80</td>
<td class="rt">91.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">77</td>
<td class="rt">88.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">42</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">24</td>
<td class="rt">85.71 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[34:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[36:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[37]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_336779">
    <li>
      <a href="#inst_tag_336779_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336779_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336779_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336780">
    <li>
      <a href="#inst_tag_336780_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336780_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336780_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336781">
    <li>
      <a href="#inst_tag_336781_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336781_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336781_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336782">
    <li>
      <a href="#inst_tag_336782_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336782_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336782_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336783">
    <li>
      <a href="#inst_tag_336783_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336783_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336783_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336784">
    <li>
      <a href="#inst_tag_336784_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336784_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336784_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336785">
    <li>
      <a href="#inst_tag_336785_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336785_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336785_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336786">
    <li>
      <a href="#inst_tag_336786_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336786_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336786_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336787">
    <li>
      <a href="#inst_tag_336787_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336787_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336787_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336788">
    <li>
      <a href="#inst_tag_336788_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336788_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336788_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336789">
    <li>
      <a href="#inst_tag_336789_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336789_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336789_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336790">
    <li>
      <a href="#inst_tag_336790_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336790_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336790_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336791">
    <li>
      <a href="#inst_tag_336791_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336791_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336791_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336792">
    <li>
      <a href="#inst_tag_336792_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336792_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336792_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336793">
    <li>
      <a href="#inst_tag_336793_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336793_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336793_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336794">
    <li>
      <a href="#inst_tag_336794_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336794_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336794_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_nds_sync_fifo_data">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
