<annotationInfo>
<annotationInfo>
<item  id="12" filename="CMFfixedop.cpp" linenumber="8" name="addconv" contextFuncName="CMFfixedop" moduleName="CMFfixedop" rtlName="Saida1_V" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\cleit\Documents\GitHub\Simulador_FPGA_UERJ\CMF-1308\HLS-fixedOp"><\/item>
<item  id="16" filename="CMFfixedop.cpp" linenumber="10" name="r_V" contextFuncName="CMFfixedop" moduleName="CMFfixedop" rtlName="CMFfixedop_mul_mubkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\cleit\Documents\GitHub\Simulador_FPGA_UERJ\CMF-1308\HLS-fixedOp"><\/item>
<item  id="17" filename="CMFfixedop.cpp" linenumber="10" name="tmp_3" contextFuncName="CMFfixedop" moduleName="CMFfixedop" rtlName="Saida2_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\cleit\Documents\GitHub\Simulador_FPGA_UERJ\CMF-1308\HLS-fixedOp"><\/item>
<\/annotationInfo>
</annotationInfo>
