    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SCB1_SCB
SCB1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SCB1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SCB1_SCB__CTRL EQU CYREG_SCB1_CTRL
SCB1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SCB1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SCB1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SCB1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SCB1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SCB1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SCB1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SCB1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SCB1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SCB1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SCB1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SCB1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SCB1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SCB1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SCB1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SCB1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SCB1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SCB1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SCB1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SCB1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SCB1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SCB1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SCB1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SCB1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SCB1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SCB1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SCB1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SCB1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SCB1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SCB1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SCB1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SCB1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SCB1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SCB1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SCB1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SCB1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SCB1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SCB1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SCB1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SCB1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SCB1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SCB1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SCB1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SCB1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SCB1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SCB1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SCB1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SCB1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SCB1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SCB1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SCB1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SCB1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SCB1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SCB1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SCB1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SCB1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SCB1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SCB1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SCB1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SCB1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SCB1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SCB1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SCB1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SCB1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SCB1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SCB1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SCB1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SCB1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SCB1_SCB__SS0_POSISTION EQU 0
SCB1_SCB__SS1_POSISTION EQU 1
SCB1_SCB__SS2_POSISTION EQU 2
SCB1_SCB__SS3_POSISTION EQU 3
SCB1_SCB__STATUS EQU CYREG_SCB1_STATUS
SCB1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SCB1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SCB1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SCB1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SCB1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SCB1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SCB1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SCB1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; SCB1_SCB_IRQ
SCB1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SCB1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SCB1_SCB_IRQ__INTC_MASK EQU 0x800
SCB1_SCB_IRQ__INTC_NUMBER EQU 11
SCB1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SCB1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SCB1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SCB1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SCB1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SCB1_SCBCLK
SCB1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SCB1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
SCB1_SCBCLK__ENABLE_MASK EQU 0x80000000
SCB1_SCBCLK__MASK EQU 0x80000000
SCB1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; SCB1_scl
SCB1_scl__0__DM__MASK EQU 0x07
SCB1_scl__0__DM__SHIFT EQU 0
SCB1_scl__0__DR EQU CYREG_PRT3_DR
SCB1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCB1_scl__0__HSIOM_MASK EQU 0x0000000F
SCB1_scl__0__HSIOM_SHIFT EQU 0
SCB1_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
SCB1_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SCB1_scl__0__MASK EQU 0x01
SCB1_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB1_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB1_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB1_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB1_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB1_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB1_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB1_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB1_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB1_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB1_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB1_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB1_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB1_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB1_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB1_scl__0__PC EQU CYREG_PRT3_PC
SCB1_scl__0__PC2 EQU CYREG_PRT3_PC2
SCB1_scl__0__PORT EQU 3
SCB1_scl__0__PS EQU CYREG_PRT3_PS
SCB1_scl__0__SHIFT EQU 0
SCB1_scl__DR EQU CYREG_PRT3_DR
SCB1_scl__INTCFG EQU CYREG_PRT3_INTCFG
SCB1_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
SCB1_scl__MASK EQU 0x01
SCB1_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB1_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB1_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB1_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB1_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB1_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB1_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB1_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB1_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB1_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB1_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB1_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB1_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB1_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB1_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB1_scl__PC EQU CYREG_PRT3_PC
SCB1_scl__PC2 EQU CYREG_PRT3_PC2
SCB1_scl__PORT EQU 3
SCB1_scl__PS EQU CYREG_PRT3_PS
SCB1_scl__SHIFT EQU 0

; SCB1_sda
SCB1_sda__0__DM__MASK EQU 0x38
SCB1_sda__0__DM__SHIFT EQU 3
SCB1_sda__0__DR EQU CYREG_PRT3_DR
SCB1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCB1_sda__0__HSIOM_MASK EQU 0x000000F0
SCB1_sda__0__HSIOM_SHIFT EQU 4
SCB1_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
SCB1_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SCB1_sda__0__MASK EQU 0x02
SCB1_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB1_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB1_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB1_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB1_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB1_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB1_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB1_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB1_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB1_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB1_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB1_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB1_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB1_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB1_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB1_sda__0__PC EQU CYREG_PRT3_PC
SCB1_sda__0__PC2 EQU CYREG_PRT3_PC2
SCB1_sda__0__PORT EQU 3
SCB1_sda__0__PS EQU CYREG_PRT3_PS
SCB1_sda__0__SHIFT EQU 1
SCB1_sda__DR EQU CYREG_PRT3_DR
SCB1_sda__INTCFG EQU CYREG_PRT3_INTCFG
SCB1_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
SCB1_sda__MASK EQU 0x02
SCB1_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCB1_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCB1_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCB1_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCB1_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCB1_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCB1_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCB1_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCB1_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCB1_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCB1_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCB1_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCB1_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCB1_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCB1_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCB1_sda__PC EQU CYREG_PRT3_PC
SCB1_sda__PC2 EQU CYREG_PRT3_PC2
SCB1_sda__PORT EQU 3
SCB1_sda__PS EQU CYREG_PRT3_PS
SCB1_sda__SHIFT EQU 1

; SCB2_miso_m
SCB2_miso_m__0__DM__MASK EQU 0x38
SCB2_miso_m__0__DM__SHIFT EQU 3
SCB2_miso_m__0__DR EQU CYREG_PRT4_DR
SCB2_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB2_miso_m__0__HSIOM_MASK EQU 0x000000F0
SCB2_miso_m__0__HSIOM_SHIFT EQU 4
SCB2_miso_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB2_miso_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB2_miso_m__0__MASK EQU 0x02
SCB2_miso_m__0__PC EQU CYREG_PRT4_PC
SCB2_miso_m__0__PC2 EQU CYREG_PRT4_PC2
SCB2_miso_m__0__PORT EQU 4
SCB2_miso_m__0__PS EQU CYREG_PRT4_PS
SCB2_miso_m__0__SHIFT EQU 1
SCB2_miso_m__DR EQU CYREG_PRT4_DR
SCB2_miso_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB2_miso_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB2_miso_m__MASK EQU 0x02
SCB2_miso_m__PC EQU CYREG_PRT4_PC
SCB2_miso_m__PC2 EQU CYREG_PRT4_PC2
SCB2_miso_m__PORT EQU 4
SCB2_miso_m__PS EQU CYREG_PRT4_PS
SCB2_miso_m__SHIFT EQU 1

; SCB2_mosi_m
SCB2_mosi_m__0__DM__MASK EQU 0x07
SCB2_mosi_m__0__DM__SHIFT EQU 0
SCB2_mosi_m__0__DR EQU CYREG_PRT4_DR
SCB2_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB2_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SCB2_mosi_m__0__HSIOM_SHIFT EQU 0
SCB2_mosi_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB2_mosi_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB2_mosi_m__0__MASK EQU 0x01
SCB2_mosi_m__0__PC EQU CYREG_PRT4_PC
SCB2_mosi_m__0__PC2 EQU CYREG_PRT4_PC2
SCB2_mosi_m__0__PORT EQU 4
SCB2_mosi_m__0__PS EQU CYREG_PRT4_PS
SCB2_mosi_m__0__SHIFT EQU 0
SCB2_mosi_m__DR EQU CYREG_PRT4_DR
SCB2_mosi_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB2_mosi_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB2_mosi_m__MASK EQU 0x01
SCB2_mosi_m__PC EQU CYREG_PRT4_PC
SCB2_mosi_m__PC2 EQU CYREG_PRT4_PC2
SCB2_mosi_m__PORT EQU 4
SCB2_mosi_m__PS EQU CYREG_PRT4_PS
SCB2_mosi_m__SHIFT EQU 0

; SCB2_SCB
SCB2_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
SCB2_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
SCB2_SCB__CTRL EQU CYREG_SCB0_CTRL
SCB2_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
SCB2_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
SCB2_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
SCB2_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
SCB2_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
SCB2_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
SCB2_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
SCB2_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
SCB2_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
SCB2_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
SCB2_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SCB2_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SCB2_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SCB2_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SCB2_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SCB2_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SCB2_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SCB2_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SCB2_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SCB2_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SCB2_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SCB2_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SCB2_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SCB2_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SCB2_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SCB2_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SCB2_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SCB2_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SCB2_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SCB2_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SCB2_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SCB2_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SCB2_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SCB2_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SCB2_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SCB2_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SCB2_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SCB2_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SCB2_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SCB2_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SCB2_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SCB2_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SCB2_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SCB2_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SCB2_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SCB2_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SCB2_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SCB2_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SCB2_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SCB2_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SCB2_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SCB2_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SCB2_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SCB2_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SCB2_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SCB2_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SCB2_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SCB2_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SCB2_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SCB2_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SCB2_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SCB2_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SCB2_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SCB2_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SCB2_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SCB2_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SCB2_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SCB2_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SCB2_SCB__SS0_POSISTION EQU 3
SCB2_SCB__SS1_POSISTION EQU 0
SCB2_SCB__SS2_POSISTION EQU 1
SCB2_SCB__SS3_POSISTION EQU 2
SCB2_SCB__STATUS EQU CYREG_SCB0_STATUS
SCB2_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SCB2_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SCB2_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SCB2_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SCB2_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SCB2_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SCB2_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SCB2_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; SCB2_SCBCLK
SCB2_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SCB2_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SCB2_SCBCLK__ENABLE_MASK EQU 0x80000000
SCB2_SCBCLK__MASK EQU 0x80000000
SCB2_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; SCB2_sclk_m
SCB2_sclk_m__0__DM__MASK EQU 0x1C0
SCB2_sclk_m__0__DM__SHIFT EQU 6
SCB2_sclk_m__0__DR EQU CYREG_PRT4_DR
SCB2_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB2_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SCB2_sclk_m__0__HSIOM_SHIFT EQU 8
SCB2_sclk_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB2_sclk_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB2_sclk_m__0__MASK EQU 0x04
SCB2_sclk_m__0__PC EQU CYREG_PRT4_PC
SCB2_sclk_m__0__PC2 EQU CYREG_PRT4_PC2
SCB2_sclk_m__0__PORT EQU 4
SCB2_sclk_m__0__PS EQU CYREG_PRT4_PS
SCB2_sclk_m__0__SHIFT EQU 2
SCB2_sclk_m__DR EQU CYREG_PRT4_DR
SCB2_sclk_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB2_sclk_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB2_sclk_m__MASK EQU 0x04
SCB2_sclk_m__PC EQU CYREG_PRT4_PC
SCB2_sclk_m__PC2 EQU CYREG_PRT4_PC2
SCB2_sclk_m__PORT EQU 4
SCB2_sclk_m__PS EQU CYREG_PRT4_PS
SCB2_sclk_m__SHIFT EQU 2

; SCB2_ss0_m
SCB2_ss0_m__0__DM__MASK EQU 0x1C0
SCB2_ss0_m__0__DM__SHIFT EQU 6
SCB2_ss0_m__0__DR EQU CYREG_PRT0_DR
SCB2_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCB2_ss0_m__0__HSIOM_MASK EQU 0x00000F00
SCB2_ss0_m__0__HSIOM_SHIFT EQU 8
SCB2_ss0_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SCB2_ss0_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB2_ss0_m__0__MASK EQU 0x04
SCB2_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCB2_ss0_m__0__OUT_SEL_SHIFT EQU 4
SCB2_ss0_m__0__OUT_SEL_VAL EQU -1
SCB2_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB2_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB2_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB2_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB2_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB2_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB2_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB2_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB2_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB2_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB2_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB2_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB2_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB2_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB2_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB2_ss0_m__0__PC EQU CYREG_PRT0_PC
SCB2_ss0_m__0__PC2 EQU CYREG_PRT0_PC2
SCB2_ss0_m__0__PORT EQU 0
SCB2_ss0_m__0__PS EQU CYREG_PRT0_PS
SCB2_ss0_m__0__SHIFT EQU 2
SCB2_ss0_m__DR EQU CYREG_PRT0_DR
SCB2_ss0_m__INTCFG EQU CYREG_PRT0_INTCFG
SCB2_ss0_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB2_ss0_m__MASK EQU 0x04
SCB2_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB2_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB2_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB2_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB2_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB2_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB2_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB2_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB2_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB2_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB2_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB2_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB2_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB2_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB2_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB2_ss0_m__PC EQU CYREG_PRT0_PC
SCB2_ss0_m__PC2 EQU CYREG_PRT0_PC2
SCB2_ss0_m__PORT EQU 0
SCB2_ss0_m__PS EQU CYREG_PRT0_PS
SCB2_ss0_m__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
