// Seed: 591251949
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    inout logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    output id_8
);
  assign id_3 = 1;
  type_0 id_9 (
      1,
      1,
      1'b0
  );
  logic id_10;
endmodule
