# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fft_block.gen/sources_1/ip/FFT/FFT_sim_netlist.v" \
"../../../../fft_block.srcs/sources_1/new/top_wrapper.v" \
"../../../../fft_block.srcs/sim_1/new/tb_fft.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
