-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nodalSolver is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of nodalSolver is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nodalSolver_nodalSolver,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.700000,HLS_SYN_LAT=78,HLS_SYN_TPT=none,HLS_SYN_MEM=20,HLS_SYN_DSP=0,HLS_SYN_FF=9667,HLS_SYN_LUT=15551,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (55 downto 0) := "00000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (55 downto 0) := "00000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (55 downto 0) := "00000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (55 downto 0) := "00000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (55 downto 0) := "00000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (55 downto 0) := "00000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (55 downto 0) := "00001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (55 downto 0) := "00010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (55 downto 0) := "00100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (55 downto 0) := "01000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (55 downto 0) := "10000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_47000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000111000000000000000000000000";
    constant ap_const_lv32_43800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011100000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal G_vec_I_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal G_vec_I_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal G_vec_I_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal G_vec_V_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal G_vec_V_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal G_vec_V_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_fu_185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_reg_665 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_190_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_reg_670 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_675 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_fu_170_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add3_reg_680 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add2_reg_685 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_reg_690 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal grp_fu_199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_1_reg_695 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_2_reg_700 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_rint_double_s_fu_138_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal dc_reg_705 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_generic_rint_double_s_fu_147_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal dc_1_reg_710 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_rint_double_s_fu_156_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal dc_2_reg_715 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sinGen_fu_88_ap_start : STD_LOGIC;
    signal grp_sinGen_fu_88_ap_done : STD_LOGIC;
    signal grp_sinGen_fu_88_ap_idle : STD_LOGIC;
    signal grp_sinGen_fu_88_ap_ready : STD_LOGIC;
    signal grp_sinGen_fu_88_G_vec_I_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sinGen_fu_88_G_vec_I_3_ap_vld : STD_LOGIC;
    signal grp_sinGen_fu_88_grp_fu_165_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sinGen_fu_88_grp_fu_165_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sinGen_fu_88_grp_fu_165_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_sinGen_fu_88_grp_fu_165_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sinGen_fu_88_grp_fu_165_p_ce : STD_LOGIC;
    signal grp_sinGen_fu_88_grp_fu_195_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sinGen_fu_88_grp_fu_195_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sinGen_fu_88_grp_fu_195_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_ap_start : STD_LOGIC;
    signal grp_vetmat_fu_108_ap_done : STD_LOGIC;
    signal grp_vetmat_fu_108_ap_idle : STD_LOGIC;
    signal grp_vetmat_fu_108_ap_ready : STD_LOGIC;
    signal grp_vetmat_fu_108_G_vec_I_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_G_vec_I_1_o_ap_vld : STD_LOGIC;
    signal grp_vetmat_fu_108_G_vec_I_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_G_vec_I_2_o_ap_vld : STD_LOGIC;
    signal grp_vetmat_fu_108_G_vec_I_3_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_G_vec_I_3_o_ap_vld : STD_LOGIC;
    signal grp_vetmat_fu_108_G_vec_V_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_G_vec_V_0_ap_vld : STD_LOGIC;
    signal grp_vetmat_fu_108_G_vec_V_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_G_vec_V_1_ap_vld : STD_LOGIC;
    signal grp_vetmat_fu_108_G_vec_V_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_G_vec_V_2_ap_vld : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_165_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_165_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_165_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_165_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_165_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_170_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_175_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_175_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_175_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_175_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_175_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_720_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_720_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_720_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_720_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_720_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_724_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_724_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_724_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_724_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_724_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_728_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_728_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_728_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_728_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_728_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_732_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_732_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_732_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_732_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_732_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_736_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_736_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_736_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_736_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_736_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_740_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_740_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_740_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_vetmat_fu_108_grp_fu_740_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_740_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_180_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_180_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_180_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_180_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_185_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_185_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_185_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_185_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_190_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_190_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_190_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_190_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_744_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_744_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_744_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_744_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_748_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_748_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_748_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_748_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_752_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_752_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_752_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_752_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_756_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_756_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_756_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_756_p_ce : STD_LOGIC;
    signal grp_vetmat_fu_108_grp_fu_760_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_760_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_760_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_vetmat_fu_108_grp_fu_760_p_ce : STD_LOGIC;
    signal grp_histvect_fu_124_ap_start : STD_LOGIC;
    signal grp_histvect_fu_124_ap_done : STD_LOGIC;
    signal grp_histvect_fu_124_ap_idle : STD_LOGIC;
    signal grp_histvect_fu_124_ap_ready : STD_LOGIC;
    signal grp_histvect_fu_124_G_vec_I_2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_G_vec_I_2_o_ap_vld : STD_LOGIC;
    signal grp_histvect_fu_124_G_vec_I_1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_G_vec_I_1_o_ap_vld : STD_LOGIC;
    signal grp_histvect_fu_124_grp_fu_720_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_720_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_720_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_histvect_fu_124_grp_fu_720_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_720_p_ce : STD_LOGIC;
    signal grp_histvect_fu_124_grp_fu_724_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_724_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_724_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_histvect_fu_124_grp_fu_724_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_724_p_ce : STD_LOGIC;
    signal grp_histvect_fu_124_grp_fu_744_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_744_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_744_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_histvect_fu_124_grp_fu_744_p_ce : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_138_ap_start : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_138_ap_done : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_138_ap_idle : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_138_ap_ready : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_147_ap_start : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_147_ap_done : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_147_ap_idle : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_147_ap_ready : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_156_ap_start : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_156_ap_done : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_156_ap_idle : STD_LOGIC;
    signal grp_generic_rint_double_s_fu_156_ap_ready : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_vetmat_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_NS_fsm_state27 : STD_LOGIC;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_histvect_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state42 : STD_LOGIC;
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_generic_rint_double_s_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_rint_double_s_fu_147_ap_start_reg : STD_LOGIC := '0';
    signal grp_generic_rint_double_s_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_fu_165_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_175_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_180_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_185_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_190_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_195_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_fu_222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_243_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_fu_247_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_28_fu_233_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln510_fu_261_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln510_fu_265_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1311_fu_279_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isNeg_fu_271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_fu_285_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ush_fu_289_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_prom_i_i_i_i_i_cast_cast_cast_fu_297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_257_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_301_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal r_V_fu_305_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_fu_317_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_15_fu_311_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln662_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_329_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_fu_339_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_3_fu_347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_1_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_31_fu_382_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_1_fu_386_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_30_fu_372_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln510_1_fu_400_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln510_1_fu_404_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1311_1_fu_418_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isNeg_1_fu_410_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_1_fu_424_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ush_1_fu_428_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_prom_i_i_i_i_i14_cast_cast_cast_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_1_fu_396_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_440_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal r_V_16_fu_444_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_21_fu_456_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_17_fu_450_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln662_2_fu_464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_468_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_fu_478_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_2_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_513_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_2_fu_517_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_32_fu_503_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln510_2_fu_531_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln510_2_fu_535_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1311_2_fu_549_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isNeg_2_fu_541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1311_2_fu_555_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ush_2_fu_559_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_prom_i_i_i_i_i35_cast_cast_cast_fu_567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_2_fu_527_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_571_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal r_V_18_fu_575_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_27_fu_587_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_19_fu_581_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln662_3_fu_595_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_599_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_2_fu_609_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_28_fu_364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_4_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_29_fu_495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_6_fu_617_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln59_1_fu_631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_7_fu_353_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln59_fu_623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_165_ce : STD_LOGIC;
    signal grp_fu_170_ce : STD_LOGIC;
    signal grp_fu_175_ce : STD_LOGIC;
    signal grp_fu_180_ce : STD_LOGIC;
    signal grp_fu_185_ce : STD_LOGIC;
    signal grp_fu_190_ce : STD_LOGIC;
    signal grp_fu_195_ce : STD_LOGIC;
    signal grp_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_720_ce : STD_LOGIC;
    signal grp_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_ce : STD_LOGIC;
    signal grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_ce : STD_LOGIC;
    signal grp_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_ce : STD_LOGIC;
    signal grp_fu_736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_736_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_736_ce : STD_LOGIC;
    signal grp_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_740_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_740_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_740_ce : STD_LOGIC;
    signal grp_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_744_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_744_ce : STD_LOGIC;
    signal grp_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_ce : STD_LOGIC;
    signal grp_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_752_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_752_ce : STD_LOGIC;
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_ce : STD_LOGIC;
    signal grp_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_ce : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_block_state55_on_subcall_done : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component nodalSolver_sinGen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        G_vec_I_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_3_ap_vld : OUT STD_LOGIC;
        grp_fu_165_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_165_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_ce : OUT STD_LOGIC;
        grp_fu_195_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_195_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_195_p_ce : OUT STD_LOGIC );
    end component;


    component nodalSolver_vetmat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        G_vec_I_1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_1_o_ap_vld : OUT STD_LOGIC;
        G_vec_I_2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_2_o_ap_vld : OUT STD_LOGIC;
        G_vec_I_3_i : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_3_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_3_o_ap_vld : OUT STD_LOGIC;
        G_vec_V_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_V_0_ap_vld : OUT STD_LOGIC;
        G_vec_V_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_V_1_ap_vld : OUT STD_LOGIC;
        G_vec_V_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_V_2_ap_vld : OUT STD_LOGIC;
        grp_fu_165_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_165_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_165_p_ce : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_175_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_175_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_175_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_175_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_175_p_ce : OUT STD_LOGIC;
        grp_fu_720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_720_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_720_p_ce : OUT STD_LOGIC;
        grp_fu_724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_724_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_724_p_ce : OUT STD_LOGIC;
        grp_fu_728_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_728_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_728_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_728_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_728_p_ce : OUT STD_LOGIC;
        grp_fu_732_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_732_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_732_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_732_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_732_p_ce : OUT STD_LOGIC;
        grp_fu_736_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_736_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_736_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_736_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_736_p_ce : OUT STD_LOGIC;
        grp_fu_740_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_740_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_740_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_740_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_740_p_ce : OUT STD_LOGIC;
        grp_fu_180_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_180_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_180_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_180_p_ce : OUT STD_LOGIC;
        grp_fu_185_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_185_p_ce : OUT STD_LOGIC;
        grp_fu_190_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_190_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_190_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_190_p_ce : OUT STD_LOGIC;
        grp_fu_744_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_744_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_744_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_744_p_ce : OUT STD_LOGIC;
        grp_fu_748_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_748_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_748_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_748_p_ce : OUT STD_LOGIC;
        grp_fu_752_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_752_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_752_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_752_p_ce : OUT STD_LOGIC;
        grp_fu_756_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_756_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_756_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_756_p_ce : OUT STD_LOGIC;
        grp_fu_760_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_760_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_760_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_760_p_ce : OUT STD_LOGIC );
    end component;


    component nodalSolver_histvect IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        G_vec_V_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_V_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_2_o_ap_vld : OUT STD_LOGIC;
        G_vec_I_1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        G_vec_I_1_o_ap_vld : OUT STD_LOGIC;
        grp_fu_720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_720_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_720_p_ce : OUT STD_LOGIC;
        grp_fu_724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_724_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_724_p_ce : OUT STD_LOGIC;
        grp_fu_744_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_744_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_744_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_744_p_ce : OUT STD_LOGIC );
    end component;


    component nodalSolver_generic_rint_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nodalSolver_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component nodalSolver_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_sinGen_fu_88 : component nodalSolver_sinGen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sinGen_fu_88_ap_start,
        ap_done => grp_sinGen_fu_88_ap_done,
        ap_idle => grp_sinGen_fu_88_ap_idle,
        ap_ready => grp_sinGen_fu_88_ap_ready,
        G_vec_I_3 => grp_sinGen_fu_88_G_vec_I_3,
        G_vec_I_3_ap_vld => grp_sinGen_fu_88_G_vec_I_3_ap_vld,
        grp_fu_165_p_din0 => grp_sinGen_fu_88_grp_fu_165_p_din0,
        grp_fu_165_p_din1 => grp_sinGen_fu_88_grp_fu_165_p_din1,
        grp_fu_165_p_opcode => grp_sinGen_fu_88_grp_fu_165_p_opcode,
        grp_fu_165_p_dout0 => grp_sinGen_fu_88_grp_fu_165_p_dout0,
        grp_fu_165_p_ce => grp_sinGen_fu_88_grp_fu_165_p_ce,
        grp_fu_195_p_din0 => grp_sinGen_fu_88_grp_fu_195_p_din0,
        grp_fu_195_p_dout0 => grp_sinGen_fu_88_grp_fu_195_p_dout0,
        grp_fu_195_p_ce => grp_sinGen_fu_88_grp_fu_195_p_ce);

    grp_vetmat_fu_108 : component nodalSolver_vetmat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_vetmat_fu_108_ap_start,
        ap_done => grp_vetmat_fu_108_ap_done,
        ap_idle => grp_vetmat_fu_108_ap_idle,
        ap_ready => grp_vetmat_fu_108_ap_ready,
        G_vec_I_1_i => G_vec_I_1,
        G_vec_I_1_o => grp_vetmat_fu_108_G_vec_I_1_o,
        G_vec_I_1_o_ap_vld => grp_vetmat_fu_108_G_vec_I_1_o_ap_vld,
        G_vec_I_2_i => G_vec_I_2,
        G_vec_I_2_o => grp_vetmat_fu_108_G_vec_I_2_o,
        G_vec_I_2_o_ap_vld => grp_vetmat_fu_108_G_vec_I_2_o_ap_vld,
        G_vec_I_3_i => G_vec_I_3,
        G_vec_I_3_o => grp_vetmat_fu_108_G_vec_I_3_o,
        G_vec_I_3_o_ap_vld => grp_vetmat_fu_108_G_vec_I_3_o_ap_vld,
        G_vec_V_0 => grp_vetmat_fu_108_G_vec_V_0,
        G_vec_V_0_ap_vld => grp_vetmat_fu_108_G_vec_V_0_ap_vld,
        G_vec_V_1 => grp_vetmat_fu_108_G_vec_V_1,
        G_vec_V_1_ap_vld => grp_vetmat_fu_108_G_vec_V_1_ap_vld,
        G_vec_V_2 => grp_vetmat_fu_108_G_vec_V_2,
        G_vec_V_2_ap_vld => grp_vetmat_fu_108_G_vec_V_2_ap_vld,
        grp_fu_165_p_din0 => grp_vetmat_fu_108_grp_fu_165_p_din0,
        grp_fu_165_p_din1 => grp_vetmat_fu_108_grp_fu_165_p_din1,
        grp_fu_165_p_opcode => grp_vetmat_fu_108_grp_fu_165_p_opcode,
        grp_fu_165_p_dout0 => grp_vetmat_fu_108_grp_fu_165_p_dout0,
        grp_fu_165_p_ce => grp_vetmat_fu_108_grp_fu_165_p_ce,
        grp_fu_170_p_din0 => grp_vetmat_fu_108_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_vetmat_fu_108_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_vetmat_fu_108_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_vetmat_fu_108_grp_fu_170_p_dout0,
        grp_fu_170_p_ce => grp_vetmat_fu_108_grp_fu_170_p_ce,
        grp_fu_175_p_din0 => grp_vetmat_fu_108_grp_fu_175_p_din0,
        grp_fu_175_p_din1 => grp_vetmat_fu_108_grp_fu_175_p_din1,
        grp_fu_175_p_opcode => grp_vetmat_fu_108_grp_fu_175_p_opcode,
        grp_fu_175_p_dout0 => grp_vetmat_fu_108_grp_fu_175_p_dout0,
        grp_fu_175_p_ce => grp_vetmat_fu_108_grp_fu_175_p_ce,
        grp_fu_720_p_din0 => grp_vetmat_fu_108_grp_fu_720_p_din0,
        grp_fu_720_p_din1 => grp_vetmat_fu_108_grp_fu_720_p_din1,
        grp_fu_720_p_opcode => grp_vetmat_fu_108_grp_fu_720_p_opcode,
        grp_fu_720_p_dout0 => grp_vetmat_fu_108_grp_fu_720_p_dout0,
        grp_fu_720_p_ce => grp_vetmat_fu_108_grp_fu_720_p_ce,
        grp_fu_724_p_din0 => grp_vetmat_fu_108_grp_fu_724_p_din0,
        grp_fu_724_p_din1 => grp_vetmat_fu_108_grp_fu_724_p_din1,
        grp_fu_724_p_opcode => grp_vetmat_fu_108_grp_fu_724_p_opcode,
        grp_fu_724_p_dout0 => grp_vetmat_fu_108_grp_fu_724_p_dout0,
        grp_fu_724_p_ce => grp_vetmat_fu_108_grp_fu_724_p_ce,
        grp_fu_728_p_din0 => grp_vetmat_fu_108_grp_fu_728_p_din0,
        grp_fu_728_p_din1 => grp_vetmat_fu_108_grp_fu_728_p_din1,
        grp_fu_728_p_opcode => grp_vetmat_fu_108_grp_fu_728_p_opcode,
        grp_fu_728_p_dout0 => grp_vetmat_fu_108_grp_fu_728_p_dout0,
        grp_fu_728_p_ce => grp_vetmat_fu_108_grp_fu_728_p_ce,
        grp_fu_732_p_din0 => grp_vetmat_fu_108_grp_fu_732_p_din0,
        grp_fu_732_p_din1 => grp_vetmat_fu_108_grp_fu_732_p_din1,
        grp_fu_732_p_opcode => grp_vetmat_fu_108_grp_fu_732_p_opcode,
        grp_fu_732_p_dout0 => grp_vetmat_fu_108_grp_fu_732_p_dout0,
        grp_fu_732_p_ce => grp_vetmat_fu_108_grp_fu_732_p_ce,
        grp_fu_736_p_din0 => grp_vetmat_fu_108_grp_fu_736_p_din0,
        grp_fu_736_p_din1 => grp_vetmat_fu_108_grp_fu_736_p_din1,
        grp_fu_736_p_opcode => grp_vetmat_fu_108_grp_fu_736_p_opcode,
        grp_fu_736_p_dout0 => grp_vetmat_fu_108_grp_fu_736_p_dout0,
        grp_fu_736_p_ce => grp_vetmat_fu_108_grp_fu_736_p_ce,
        grp_fu_740_p_din0 => grp_vetmat_fu_108_grp_fu_740_p_din0,
        grp_fu_740_p_din1 => grp_vetmat_fu_108_grp_fu_740_p_din1,
        grp_fu_740_p_opcode => grp_vetmat_fu_108_grp_fu_740_p_opcode,
        grp_fu_740_p_dout0 => grp_vetmat_fu_108_grp_fu_740_p_dout0,
        grp_fu_740_p_ce => grp_vetmat_fu_108_grp_fu_740_p_ce,
        grp_fu_180_p_din0 => grp_vetmat_fu_108_grp_fu_180_p_din0,
        grp_fu_180_p_din1 => grp_vetmat_fu_108_grp_fu_180_p_din1,
        grp_fu_180_p_dout0 => grp_vetmat_fu_108_grp_fu_180_p_dout0,
        grp_fu_180_p_ce => grp_vetmat_fu_108_grp_fu_180_p_ce,
        grp_fu_185_p_din0 => grp_vetmat_fu_108_grp_fu_185_p_din0,
        grp_fu_185_p_din1 => grp_vetmat_fu_108_grp_fu_185_p_din1,
        grp_fu_185_p_dout0 => grp_vetmat_fu_108_grp_fu_185_p_dout0,
        grp_fu_185_p_ce => grp_vetmat_fu_108_grp_fu_185_p_ce,
        grp_fu_190_p_din0 => grp_vetmat_fu_108_grp_fu_190_p_din0,
        grp_fu_190_p_din1 => grp_vetmat_fu_108_grp_fu_190_p_din1,
        grp_fu_190_p_dout0 => grp_vetmat_fu_108_grp_fu_190_p_dout0,
        grp_fu_190_p_ce => grp_vetmat_fu_108_grp_fu_190_p_ce,
        grp_fu_744_p_din0 => grp_vetmat_fu_108_grp_fu_744_p_din0,
        grp_fu_744_p_din1 => grp_vetmat_fu_108_grp_fu_744_p_din1,
        grp_fu_744_p_dout0 => grp_vetmat_fu_108_grp_fu_744_p_dout0,
        grp_fu_744_p_ce => grp_vetmat_fu_108_grp_fu_744_p_ce,
        grp_fu_748_p_din0 => grp_vetmat_fu_108_grp_fu_748_p_din0,
        grp_fu_748_p_din1 => grp_vetmat_fu_108_grp_fu_748_p_din1,
        grp_fu_748_p_dout0 => grp_vetmat_fu_108_grp_fu_748_p_dout0,
        grp_fu_748_p_ce => grp_vetmat_fu_108_grp_fu_748_p_ce,
        grp_fu_752_p_din0 => grp_vetmat_fu_108_grp_fu_752_p_din0,
        grp_fu_752_p_din1 => grp_vetmat_fu_108_grp_fu_752_p_din1,
        grp_fu_752_p_dout0 => grp_vetmat_fu_108_grp_fu_752_p_dout0,
        grp_fu_752_p_ce => grp_vetmat_fu_108_grp_fu_752_p_ce,
        grp_fu_756_p_din0 => grp_vetmat_fu_108_grp_fu_756_p_din0,
        grp_fu_756_p_din1 => grp_vetmat_fu_108_grp_fu_756_p_din1,
        grp_fu_756_p_dout0 => grp_vetmat_fu_108_grp_fu_756_p_dout0,
        grp_fu_756_p_ce => grp_vetmat_fu_108_grp_fu_756_p_ce,
        grp_fu_760_p_din0 => grp_vetmat_fu_108_grp_fu_760_p_din0,
        grp_fu_760_p_din1 => grp_vetmat_fu_108_grp_fu_760_p_din1,
        grp_fu_760_p_dout0 => grp_vetmat_fu_108_grp_fu_760_p_dout0,
        grp_fu_760_p_ce => grp_vetmat_fu_108_grp_fu_760_p_ce);

    grp_histvect_fu_124 : component nodalSolver_histvect
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_histvect_fu_124_ap_start,
        ap_done => grp_histvect_fu_124_ap_done,
        ap_idle => grp_histvect_fu_124_ap_idle,
        ap_ready => grp_histvect_fu_124_ap_ready,
        G_vec_V_2 => G_vec_V_2,
        G_vec_V_1 => G_vec_V_1,
        G_vec_I_2_i => G_vec_I_2,
        G_vec_I_2_o => grp_histvect_fu_124_G_vec_I_2_o,
        G_vec_I_2_o_ap_vld => grp_histvect_fu_124_G_vec_I_2_o_ap_vld,
        G_vec_I_1_i => G_vec_I_1,
        G_vec_I_1_o => grp_histvect_fu_124_G_vec_I_1_o,
        G_vec_I_1_o_ap_vld => grp_histvect_fu_124_G_vec_I_1_o_ap_vld,
        grp_fu_720_p_din0 => grp_histvect_fu_124_grp_fu_720_p_din0,
        grp_fu_720_p_din1 => grp_histvect_fu_124_grp_fu_720_p_din1,
        grp_fu_720_p_opcode => grp_histvect_fu_124_grp_fu_720_p_opcode,
        grp_fu_720_p_dout0 => grp_histvect_fu_124_grp_fu_720_p_dout0,
        grp_fu_720_p_ce => grp_histvect_fu_124_grp_fu_720_p_ce,
        grp_fu_724_p_din0 => grp_histvect_fu_124_grp_fu_724_p_din0,
        grp_fu_724_p_din1 => grp_histvect_fu_124_grp_fu_724_p_din1,
        grp_fu_724_p_opcode => grp_histvect_fu_124_grp_fu_724_p_opcode,
        grp_fu_724_p_dout0 => grp_histvect_fu_124_grp_fu_724_p_dout0,
        grp_fu_724_p_ce => grp_histvect_fu_124_grp_fu_724_p_ce,
        grp_fu_744_p_din0 => grp_histvect_fu_124_grp_fu_744_p_din0,
        grp_fu_744_p_din1 => grp_histvect_fu_124_grp_fu_744_p_din1,
        grp_fu_744_p_dout0 => grp_histvect_fu_124_grp_fu_744_p_dout0,
        grp_fu_744_p_ce => grp_histvect_fu_124_grp_fu_744_p_ce);

    grp_generic_rint_double_s_fu_138 : component nodalSolver_generic_rint_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_rint_double_s_fu_138_ap_start,
        ap_done => grp_generic_rint_double_s_fu_138_ap_done,
        ap_idle => grp_generic_rint_double_s_fu_138_ap_idle,
        ap_ready => grp_generic_rint_double_s_fu_138_ap_ready,
        x => x_assign_reg_690,
        ap_return => grp_generic_rint_double_s_fu_138_ap_return);

    grp_generic_rint_double_s_fu_147 : component nodalSolver_generic_rint_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_rint_double_s_fu_147_ap_start,
        ap_done => grp_generic_rint_double_s_fu_147_ap_done,
        ap_idle => grp_generic_rint_double_s_fu_147_ap_idle,
        ap_ready => grp_generic_rint_double_s_fu_147_ap_ready,
        x => x_assign_1_reg_695,
        ap_return => grp_generic_rint_double_s_fu_147_ap_return);

    grp_generic_rint_double_s_fu_156 : component nodalSolver_generic_rint_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_rint_double_s_fu_156_ap_start,
        ap_done => grp_generic_rint_double_s_fu_156_ap_done,
        ap_idle => grp_generic_rint_double_s_fu_156_ap_idle,
        ap_ready => grp_generic_rint_double_s_fu_156_ap_ready,
        x => x_assign_2_reg_700,
        ap_return => grp_generic_rint_double_s_fu_156_ap_return);

    fadd_32ns_32ns_32_4_full_dsp_1_U79 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_165_p0,
        din1 => grp_fu_165_p1,
        ce => grp_fu_165_ce,
        dout => grp_fu_165_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U80 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_170_p0,
        din1 => grp_fu_170_p1,
        ce => grp_fu_170_ce,
        dout => grp_fu_170_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U81 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_175_p0,
        din1 => grp_fu_175_p1,
        ce => grp_fu_175_ce,
        dout => grp_fu_175_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U82 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_180_p0,
        din1 => grp_fu_180_p1,
        ce => grp_fu_180_ce,
        dout => grp_fu_180_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U83 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_185_p0,
        din1 => grp_fu_185_p1,
        ce => grp_fu_185_ce,
        dout => grp_fu_185_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U84 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_190_p0,
        din1 => grp_fu_190_p1,
        ce => grp_fu_190_ce,
        dout => grp_fu_190_p2);

    fpext_32ns_64_2_no_dsp_1_U85 : component nodalSolver_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_195_p0,
        ce => grp_fu_195_ce,
        dout => grp_fu_195_p1);

    fpext_32ns_64_2_no_dsp_1_U86 : component nodalSolver_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add3_reg_680,
        ce => ap_const_logic_1,
        dout => grp_fu_199_p1);

    fpext_32ns_64_2_no_dsp_1_U87 : component nodalSolver_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add2_reg_685,
        ce => ap_const_logic_1,
        dout => grp_fu_203_p1);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U88 : component nodalSolver_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_720_p0,
        din1 => grp_fu_720_p1,
        opcode => grp_fu_720_opcode,
        ce => grp_fu_720_ce,
        dout => grp_fu_720_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U89 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_724_p0,
        din1 => grp_fu_724_p1,
        ce => grp_fu_724_ce,
        dout => grp_fu_724_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U90 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_728_p0,
        din1 => grp_fu_728_p1,
        ce => grp_fu_728_ce,
        dout => grp_fu_728_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U91 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_732_p0,
        din1 => grp_fu_732_p1,
        ce => grp_fu_732_ce,
        dout => grp_fu_732_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U92 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_736_p0,
        din1 => grp_fu_736_p1,
        ce => grp_fu_736_ce,
        dout => grp_fu_736_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U93 : component nodalSolver_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_740_p0,
        din1 => grp_fu_740_p1,
        ce => grp_fu_740_ce,
        dout => grp_fu_740_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U94 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_744_p0,
        din1 => grp_fu_744_p1,
        ce => grp_fu_744_ce,
        dout => grp_fu_744_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U95 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_748_p0,
        din1 => grp_fu_748_p1,
        ce => grp_fu_748_ce,
        dout => grp_fu_748_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U96 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_752_p0,
        din1 => grp_fu_752_p1,
        ce => grp_fu_752_ce,
        dout => grp_fu_752_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U97 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_756_p0,
        din1 => grp_fu_756_p1,
        ce => grp_fu_756_ce,
        dout => grp_fu_756_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U98 : component nodalSolver_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_760_p0,
        din1 => grp_fu_760_p1,
        ce => grp_fu_760_ce,
        dout => grp_fu_760_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_generic_rint_double_s_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_rint_double_s_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_generic_rint_double_s_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_rint_double_s_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_generic_rint_double_s_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_rint_double_s_fu_147_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_rint_double_s_fu_147_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_generic_rint_double_s_fu_147_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_rint_double_s_fu_147_ap_ready = ap_const_logic_1)) then 
                    grp_generic_rint_double_s_fu_147_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_rint_double_s_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_rint_double_s_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_generic_rint_double_s_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_rint_double_s_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_generic_rint_double_s_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_histvect_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_histvect_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state42) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
                    grp_histvect_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_histvect_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_histvect_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_vetmat_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_vetmat_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state27) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                    grp_vetmat_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_vetmat_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_vetmat_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    G_vec_I_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_histvect_fu_124_G_vec_I_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                G_vec_I_1 <= grp_histvect_fu_124_G_vec_I_1_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_vetmat_fu_108_G_vec_I_1_o_ap_vld = ap_const_logic_1))) then 
                G_vec_I_1 <= grp_vetmat_fu_108_G_vec_I_1_o;
            end if; 
        end if;
    end process;

    G_vec_I_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_histvect_fu_124_G_vec_I_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                G_vec_I_2 <= grp_histvect_fu_124_G_vec_I_2_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (grp_vetmat_fu_108_G_vec_I_2_o_ap_vld = ap_const_logic_1))) then 
                G_vec_I_2 <= grp_vetmat_fu_108_G_vec_I_2_o;
            end if; 
        end if;
    end process;

    G_vec_I_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (grp_vetmat_fu_108_G_vec_I_3_o_ap_vld = ap_const_logic_1))) then 
                G_vec_I_3 <= grp_vetmat_fu_108_G_vec_I_3_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_sinGen_fu_88_G_vec_I_3_ap_vld = ap_const_logic_1))) then 
                G_vec_I_3 <= grp_sinGen_fu_88_G_vec_I_3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state41) and (grp_vetmat_fu_108_G_vec_V_0_ap_vld = ap_const_logic_1))) then
                G_vec_V_0 <= grp_vetmat_fu_108_G_vec_V_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state41) and (grp_vetmat_fu_108_G_vec_V_1_ap_vld = ap_const_logic_1))) then
                G_vec_V_1 <= grp_vetmat_fu_108_G_vec_V_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state41) and (grp_vetmat_fu_108_G_vec_V_2_ap_vld = ap_const_logic_1))) then
                G_vec_V_2 <= grp_vetmat_fu_108_G_vec_V_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                add2_reg_685 <= grp_fu_175_p2;
                add3_reg_680 <= grp_fu_170_p2;
                add_reg_675 <= grp_fu_165_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                dc_1_reg_710 <= grp_generic_rint_double_s_fu_147_ap_return;
                dc_2_reg_715 <= grp_generic_rint_double_s_fu_156_ap_return;
                dc_reg_705 <= grp_generic_rint_double_s_fu_138_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                mul1_reg_670 <= grp_fu_190_p2;
                mul2_reg_665 <= grp_fu_185_p2;
                mul_reg_660 <= grp_fu_180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                x_assign_1_reg_695 <= grp_fu_199_p1;
                x_assign_2_reg_700 <= grp_fu_203_p1;
                x_assign_reg_690 <= grp_fu_195_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state55, ap_block_state55_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (ap_const_boolean_0 = ap_block_state55_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln510_1_fu_404_p2 <= std_logic_vector(unsigned(zext_ln510_1_fu_400_p1) + unsigned(ap_const_lv12_C01));
    add_ln510_2_fu_535_p2 <= std_logic_vector(unsigned(zext_ln510_2_fu_531_p1) + unsigned(ap_const_lv12_C01));
    add_ln510_fu_265_p2 <= std_logic_vector(unsigned(zext_ln510_fu_261_p1) + unsigned(ap_const_lv12_C01));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state27 <= ap_NS_fsm(26);
    ap_NS_fsm_state42 <= ap_NS_fsm(41);

    ap_block_state55_on_subcall_done_assign_proc : process(grp_generic_rint_double_s_fu_138_ap_done, grp_generic_rint_double_s_fu_147_ap_done, grp_generic_rint_double_s_fu_156_ap_done)
    begin
                ap_block_state55_on_subcall_done <= ((grp_generic_rint_double_s_fu_156_ap_done = ap_const_logic_0) or (grp_generic_rint_double_s_fu_147_ap_done = ap_const_logic_0) or (grp_generic_rint_double_s_fu_138_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((select_ln59_1_fu_631_p3 & result_V_7_fu_353_p3) & select_ln59_fu_623_p3) & result_V_7_fu_353_p3);
    data_V_1_fu_361_p1 <= dc_1_reg_710;
    data_V_2_fu_492_p1 <= dc_2_reg_715;
    data_V_fu_222_p1 <= dc_reg_705;

    grp_fu_165_ce_assign_proc : process(ap_CS_fsm_state1, grp_sinGen_fu_88_grp_fu_165_p_ce, grp_vetmat_fu_108_grp_fu_165_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_165_ce <= grp_vetmat_fu_108_grp_fu_165_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_165_ce <= grp_sinGen_fu_88_grp_fu_165_p_ce;
        else 
            grp_fu_165_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_165_p0_assign_proc : process(ap_CS_fsm_state1, mul_reg_660, grp_sinGen_fu_88_grp_fu_165_p_din0, grp_vetmat_fu_108_grp_fu_165_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state49, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_165_p0 <= grp_vetmat_fu_108_grp_fu_165_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_165_p0 <= grp_sinGen_fu_88_grp_fu_165_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_165_p0 <= mul_reg_660;
        else 
            grp_fu_165_p0 <= mul_reg_660;
        end if; 
    end process;


    grp_fu_165_p1_assign_proc : process(ap_CS_fsm_state1, grp_sinGen_fu_88_grp_fu_165_p_din1, grp_vetmat_fu_108_grp_fu_165_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state49, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_165_p1 <= grp_vetmat_fu_108_grp_fu_165_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_165_p1 <= grp_sinGen_fu_88_grp_fu_165_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_165_p1 <= ap_const_lv32_47000000;
        else 
            grp_fu_165_p1 <= ap_const_lv32_47000000;
        end if; 
    end process;


    grp_fu_170_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_170_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_170_ce <= grp_vetmat_fu_108_grp_fu_170_p_ce;
        else 
            grp_fu_170_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_170_p0_assign_proc : process(mul2_reg_665, grp_vetmat_fu_108_grp_fu_170_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state49, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_170_p0 <= grp_vetmat_fu_108_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_170_p0 <= mul2_reg_665;
        else 
            grp_fu_170_p0 <= mul2_reg_665;
        end if; 
    end process;


    grp_fu_170_p1_assign_proc : process(grp_vetmat_fu_108_grp_fu_170_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state49, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_170_p1 <= grp_vetmat_fu_108_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_170_p1 <= ap_const_lv32_47000000;
        else 
            grp_fu_170_p1 <= ap_const_lv32_47000000;
        end if; 
    end process;


    grp_fu_175_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_175_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_175_ce <= grp_vetmat_fu_108_grp_fu_175_p_ce;
        else 
            grp_fu_175_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_175_p0_assign_proc : process(mul1_reg_670, grp_vetmat_fu_108_grp_fu_175_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state49, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_175_p0 <= grp_vetmat_fu_108_grp_fu_175_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_175_p0 <= mul1_reg_670;
        else 
            grp_fu_175_p0 <= mul1_reg_670;
        end if; 
    end process;


    grp_fu_175_p1_assign_proc : process(grp_vetmat_fu_108_grp_fu_175_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state49, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_175_p1 <= grp_vetmat_fu_108_grp_fu_175_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_175_p1 <= ap_const_lv32_47000000;
        else 
            grp_fu_175_p1 <= ap_const_lv32_47000000;
        end if; 
    end process;


    grp_fu_180_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_180_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_180_ce <= grp_vetmat_fu_108_grp_fu_180_p_ce;
        else 
            grp_fu_180_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_180_p0_assign_proc : process(G_vec_V_2, grp_vetmat_fu_108_grp_fu_180_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_180_p0 <= grp_vetmat_fu_108_grp_fu_180_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_180_p0 <= G_vec_V_2;
        else 
            grp_fu_180_p0 <= G_vec_V_2;
        end if; 
    end process;


    grp_fu_180_p1_assign_proc : process(grp_vetmat_fu_108_grp_fu_180_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_180_p1 <= grp_vetmat_fu_108_grp_fu_180_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_180_p1 <= ap_const_lv32_43800000;
        else 
            grp_fu_180_p1 <= ap_const_lv32_43800000;
        end if; 
    end process;


    grp_fu_185_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_185_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_185_ce <= grp_vetmat_fu_108_grp_fu_185_p_ce;
        else 
            grp_fu_185_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_185_p0_assign_proc : process(G_vec_V_1, grp_vetmat_fu_108_grp_fu_185_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_185_p0 <= grp_vetmat_fu_108_grp_fu_185_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_185_p0 <= G_vec_V_1;
        else 
            grp_fu_185_p0 <= G_vec_V_1;
        end if; 
    end process;


    grp_fu_185_p1_assign_proc : process(grp_vetmat_fu_108_grp_fu_185_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_185_p1 <= grp_vetmat_fu_108_grp_fu_185_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_185_p1 <= ap_const_lv32_43800000;
        else 
            grp_fu_185_p1 <= ap_const_lv32_43800000;
        end if; 
    end process;


    grp_fu_190_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_190_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_190_ce <= grp_vetmat_fu_108_grp_fu_190_p_ce;
        else 
            grp_fu_190_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_190_p0_assign_proc : process(G_vec_V_0, grp_vetmat_fu_108_grp_fu_190_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_190_p0 <= grp_vetmat_fu_108_grp_fu_190_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_190_p0 <= G_vec_V_0;
        else 
            grp_fu_190_p0 <= G_vec_V_0;
        end if; 
    end process;


    grp_fu_190_p1_assign_proc : process(grp_vetmat_fu_108_grp_fu_190_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_190_p1 <= grp_vetmat_fu_108_grp_fu_190_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            grp_fu_190_p1 <= ap_const_lv32_43800000;
        else 
            grp_fu_190_p1 <= ap_const_lv32_43800000;
        end if; 
    end process;


    grp_fu_195_ce_assign_proc : process(ap_CS_fsm_state1, grp_sinGen_fu_88_grp_fu_195_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state26, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_195_ce <= grp_sinGen_fu_88_grp_fu_195_p_ce;
        else 
            grp_fu_195_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_195_p0_assign_proc : process(ap_CS_fsm_state1, add_reg_675, grp_sinGen_fu_88_grp_fu_195_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state26, ap_CS_fsm_state53, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_195_p0 <= grp_sinGen_fu_88_grp_fu_195_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fu_195_p0 <= add_reg_675;
        else 
            grp_fu_195_p0 <= add_reg_675;
        end if; 
    end process;


    grp_fu_720_ce_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_720_p_ce, grp_histvect_fu_124_grp_fu_720_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_720_ce <= grp_histvect_fu_124_grp_fu_720_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_720_ce <= grp_vetmat_fu_108_grp_fu_720_p_ce;
        else 
            grp_fu_720_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_720_opcode_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_720_p_opcode, grp_histvect_fu_124_grp_fu_720_p_opcode, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_720_opcode <= grp_histvect_fu_124_grp_fu_720_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_720_opcode <= grp_vetmat_fu_108_grp_fu_720_p_opcode;
        end if; 
    end process;


    grp_fu_720_p0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_720_p_din0, grp_histvect_fu_124_grp_fu_720_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_720_p0 <= grp_histvect_fu_124_grp_fu_720_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_720_p0 <= grp_vetmat_fu_108_grp_fu_720_p_din0;
        end if; 
    end process;


    grp_fu_720_p1_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_720_p_din1, grp_histvect_fu_124_grp_fu_720_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_720_p1 <= grp_histvect_fu_124_grp_fu_720_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_720_p1 <= grp_vetmat_fu_108_grp_fu_720_p_din1;
        end if; 
    end process;


    grp_fu_724_ce_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_724_p_ce, grp_histvect_fu_124_grp_fu_724_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_724_ce <= grp_histvect_fu_124_grp_fu_724_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_724_ce <= grp_vetmat_fu_108_grp_fu_724_p_ce;
        else 
            grp_fu_724_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_724_p0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_724_p_din0, grp_histvect_fu_124_grp_fu_724_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_724_p0 <= grp_histvect_fu_124_grp_fu_724_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_724_p0 <= grp_vetmat_fu_108_grp_fu_724_p_din0;
        end if; 
    end process;


    grp_fu_724_p1_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_724_p_din1, grp_histvect_fu_124_grp_fu_724_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_724_p1 <= grp_histvect_fu_124_grp_fu_724_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_724_p1 <= grp_vetmat_fu_108_grp_fu_724_p_din1;
        end if; 
    end process;


    grp_fu_728_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_728_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_728_ce <= grp_vetmat_fu_108_grp_fu_728_p_ce;
        else 
            grp_fu_728_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_728_p0 <= grp_vetmat_fu_108_grp_fu_728_p_din0;
    grp_fu_728_p1 <= grp_vetmat_fu_108_grp_fu_728_p_din1;

    grp_fu_732_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_732_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_732_ce <= grp_vetmat_fu_108_grp_fu_732_p_ce;
        else 
            grp_fu_732_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_732_p0 <= grp_vetmat_fu_108_grp_fu_732_p_din0;
    grp_fu_732_p1 <= grp_vetmat_fu_108_grp_fu_732_p_din1;

    grp_fu_736_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_736_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_736_ce <= grp_vetmat_fu_108_grp_fu_736_p_ce;
        else 
            grp_fu_736_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_736_p0 <= grp_vetmat_fu_108_grp_fu_736_p_din0;
    grp_fu_736_p1 <= grp_vetmat_fu_108_grp_fu_736_p_din1;

    grp_fu_740_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_740_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_740_ce <= grp_vetmat_fu_108_grp_fu_740_p_ce;
        else 
            grp_fu_740_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_740_p0 <= grp_vetmat_fu_108_grp_fu_740_p_din0;
    grp_fu_740_p1 <= grp_vetmat_fu_108_grp_fu_740_p_din1;

    grp_fu_744_ce_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_744_p_ce, grp_histvect_fu_124_grp_fu_744_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_744_ce <= grp_histvect_fu_124_grp_fu_744_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_744_ce <= grp_vetmat_fu_108_grp_fu_744_p_ce;
        else 
            grp_fu_744_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_744_p0_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_744_p_din0, grp_histvect_fu_124_grp_fu_744_p_din0, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_744_p0 <= grp_histvect_fu_124_grp_fu_744_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_744_p0 <= grp_vetmat_fu_108_grp_fu_744_p_din0;
        end if; 
    end process;


    grp_fu_744_p1_assign_proc : process(ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state54, ap_CS_fsm_state55, grp_vetmat_fu_108_grp_fu_744_p_din1, grp_histvect_fu_124_grp_fu_744_p_din1, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state49, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state46, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state50, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_744_p1 <= grp_histvect_fu_124_grp_fu_744_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_744_p1 <= grp_vetmat_fu_108_grp_fu_744_p_din1;
        end if; 
    end process;


    grp_fu_748_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_748_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_748_ce <= grp_vetmat_fu_108_grp_fu_748_p_ce;
        else 
            grp_fu_748_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_748_p0 <= grp_vetmat_fu_108_grp_fu_748_p_din0;
    grp_fu_748_p1 <= grp_vetmat_fu_108_grp_fu_748_p_din1;

    grp_fu_752_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_752_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_752_ce <= grp_vetmat_fu_108_grp_fu_752_p_ce;
        else 
            grp_fu_752_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_752_p0 <= grp_vetmat_fu_108_grp_fu_752_p_din0;
    grp_fu_752_p1 <= grp_vetmat_fu_108_grp_fu_752_p_din1;

    grp_fu_756_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_756_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_756_ce <= grp_vetmat_fu_108_grp_fu_756_p_ce;
        else 
            grp_fu_756_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_756_p0 <= grp_vetmat_fu_108_grp_fu_756_p_din0;
    grp_fu_756_p1 <= grp_vetmat_fu_108_grp_fu_756_p_din1;

    grp_fu_760_ce_assign_proc : process(grp_vetmat_fu_108_grp_fu_760_p_ce, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            grp_fu_760_ce <= grp_vetmat_fu_108_grp_fu_760_p_ce;
        else 
            grp_fu_760_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_760_p0 <= grp_vetmat_fu_108_grp_fu_760_p_din0;
    grp_fu_760_p1 <= grp_vetmat_fu_108_grp_fu_760_p_din1;
    grp_generic_rint_double_s_fu_138_ap_start <= grp_generic_rint_double_s_fu_138_ap_start_reg;
    grp_generic_rint_double_s_fu_147_ap_start <= grp_generic_rint_double_s_fu_147_ap_start_reg;
    grp_generic_rint_double_s_fu_156_ap_start <= grp_generic_rint_double_s_fu_156_ap_start_reg;
    grp_histvect_fu_124_ap_start <= grp_histvect_fu_124_ap_start_reg;
    grp_histvect_fu_124_grp_fu_720_p_dout0 <= grp_fu_720_p2;
    grp_histvect_fu_124_grp_fu_724_p_dout0 <= grp_fu_724_p2;
    grp_histvect_fu_124_grp_fu_744_p_dout0 <= grp_fu_744_p2;

    grp_sinGen_fu_88_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_sinGen_fu_88_ap_start <= ap_const_logic_1;
        else 
            grp_sinGen_fu_88_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sinGen_fu_88_grp_fu_165_p_dout0 <= grp_fu_165_p2;
    grp_sinGen_fu_88_grp_fu_195_p_dout0 <= grp_fu_195_p1;
    grp_vetmat_fu_108_ap_start <= grp_vetmat_fu_108_ap_start_reg;
    grp_vetmat_fu_108_grp_fu_165_p_dout0 <= grp_fu_165_p2;
    grp_vetmat_fu_108_grp_fu_170_p_dout0 <= grp_fu_170_p2;
    grp_vetmat_fu_108_grp_fu_175_p_dout0 <= grp_fu_175_p2;
    grp_vetmat_fu_108_grp_fu_180_p_dout0 <= grp_fu_180_p2;
    grp_vetmat_fu_108_grp_fu_185_p_dout0 <= grp_fu_185_p2;
    grp_vetmat_fu_108_grp_fu_190_p_dout0 <= grp_fu_190_p2;
    grp_vetmat_fu_108_grp_fu_720_p_dout0 <= grp_fu_720_p2;
    grp_vetmat_fu_108_grp_fu_724_p_dout0 <= grp_fu_724_p2;
    grp_vetmat_fu_108_grp_fu_728_p_dout0 <= grp_fu_728_p2;
    grp_vetmat_fu_108_grp_fu_732_p_dout0 <= grp_fu_732_p2;
    grp_vetmat_fu_108_grp_fu_736_p_dout0 <= grp_fu_736_p2;
    grp_vetmat_fu_108_grp_fu_740_p_dout0 <= grp_fu_740_p2;
    grp_vetmat_fu_108_grp_fu_744_p_dout0 <= grp_fu_744_p2;
    grp_vetmat_fu_108_grp_fu_748_p_dout0 <= grp_fu_748_p2;
    grp_vetmat_fu_108_grp_fu_752_p_dout0 <= grp_fu_752_p2;
    grp_vetmat_fu_108_grp_fu_756_p_dout0 <= grp_fu_756_p2;
    grp_vetmat_fu_108_grp_fu_760_p_dout0 <= grp_fu_760_p2;
    isNeg_1_fu_410_p3 <= add_ln510_1_fu_404_p2(11 downto 11);
    isNeg_2_fu_541_p3 <= add_ln510_2_fu_535_p2(11 downto 11);
    isNeg_fu_271_p3 <= add_ln510_fu_265_p2(11 downto 11);
    mantissa_1_fu_386_p4 <= ((ap_const_lv1_1 & tmp_31_fu_382_p1) & ap_const_lv1_0);
    mantissa_2_fu_517_p4 <= ((ap_const_lv1_1 & tmp_33_fu_513_p1) & ap_const_lv1_0);
    mantissa_fu_247_p4 <= ((ap_const_lv1_1 & tmp_29_fu_243_p1) & ap_const_lv1_0);
    p_Result_28_fu_364_p3 <= data_V_1_fu_361_p1(63 downto 63);
    p_Result_29_fu_495_p3 <= data_V_2_fu_492_p1(63 downto 63);
    p_Result_s_fu_225_p3 <= data_V_fu_222_p1(63 downto 63);
    r_V_15_fu_311_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_257_p1),to_integer(unsigned('0' & sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_301_p1(31-1 downto 0)))));
    r_V_16_fu_444_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_1_fu_396_p1),to_integer(unsigned('0' & sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_440_p1(31-1 downto 0)))));
    r_V_17_fu_450_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_1_fu_396_p1),to_integer(unsigned('0' & sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_440_p1(31-1 downto 0)))));
    r_V_18_fu_575_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_2_fu_527_p1),to_integer(unsigned('0' & sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_571_p1(31-1 downto 0)))));
    r_V_19_fu_581_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_2_fu_527_p1),to_integer(unsigned('0' & sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_571_p1(31-1 downto 0)))));
    r_V_fu_305_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_257_p1),to_integer(unsigned('0' & sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_301_p1(31-1 downto 0)))));
    result_V_3_fu_347_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_fu_339_p3));
    result_V_4_fu_486_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_1_fu_478_p3));
    result_V_6_fu_617_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_2_fu_609_p3));
    result_V_7_fu_353_p3 <= 
        result_V_3_fu_347_p2 when (p_Result_s_fu_225_p3(0) = '1') else 
        val_fu_339_p3;
    select_ln59_1_fu_631_p3 <= 
        result_V_6_fu_617_p2 when (p_Result_29_fu_495_p3(0) = '1') else 
        val_2_fu_609_p3;
    select_ln59_fu_623_p3 <= 
        result_V_4_fu_486_p2 when (p_Result_28_fu_364_p3(0) = '1') else 
        val_1_fu_478_p3;
        sext_ln1311_1_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_1_fu_418_p2),12));

        sext_ln1311_2_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_2_fu_549_p2),12));

        sext_ln1311_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1311_fu_279_p2),12));

    sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i_i_i14_cast_cast_cast_fu_436_p1),137));
        sh_prom_i_i_i_i_i14_cast_cast_cast_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_1_fu_428_p3),32));

    sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i_i_i35_cast_cast_cast_fu_567_p1),137));
        sh_prom_i_i_i_i_i35_cast_cast_cast_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_2_fu_559_p3),32));

    sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i_i_i_cast_cast_cast_fu_297_p1),137));
        sh_prom_i_i_i_i_i_cast_cast_cast_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_289_p3),32));

    sub_ln1311_1_fu_418_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(tmp_30_fu_372_p4));
    sub_ln1311_2_fu_549_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(tmp_32_fu_503_p4));
    sub_ln1311_fu_279_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(tmp_28_fu_233_p4));
    tmp_21_fu_456_p3 <= r_V_16_fu_444_p2(53 downto 53);
    tmp_27_fu_587_p3 <= r_V_18_fu_575_p2(53 downto 53);
    tmp_28_fu_233_p4 <= data_V_fu_222_p1(62 downto 52);
    tmp_29_fu_243_p1 <= data_V_fu_222_p1(52 - 1 downto 0);
    tmp_2_fu_468_p4 <= r_V_17_fu_450_p2(84 downto 53);
    tmp_30_fu_372_p4 <= data_V_1_fu_361_p1(62 downto 52);
    tmp_31_fu_382_p1 <= data_V_1_fu_361_p1(52 - 1 downto 0);
    tmp_32_fu_503_p4 <= data_V_2_fu_492_p1(62 downto 52);
    tmp_33_fu_513_p1 <= data_V_2_fu_492_p1(52 - 1 downto 0);
    tmp_4_fu_599_p4 <= r_V_19_fu_581_p2(84 downto 53);
    tmp_fu_317_p3 <= r_V_fu_305_p2(53 downto 53);
    tmp_s_fu_329_p4 <= r_V_15_fu_311_p2(84 downto 53);
    ush_1_fu_428_p3 <= 
        sext_ln1311_1_fu_424_p1 when (isNeg_1_fu_410_p3(0) = '1') else 
        add_ln510_1_fu_404_p2;
    ush_2_fu_559_p3 <= 
        sext_ln1311_2_fu_555_p1 when (isNeg_2_fu_541_p3(0) = '1') else 
        add_ln510_2_fu_535_p2;
    ush_fu_289_p3 <= 
        sext_ln1311_fu_285_p1 when (isNeg_fu_271_p3(0) = '1') else 
        add_ln510_fu_265_p2;
    val_1_fu_478_p3 <= 
        zext_ln662_2_fu_464_p1 when (isNeg_1_fu_410_p3(0) = '1') else 
        tmp_2_fu_468_p4;
    val_2_fu_609_p3 <= 
        zext_ln662_3_fu_595_p1 when (isNeg_2_fu_541_p3(0) = '1') else 
        tmp_4_fu_599_p4;
    val_fu_339_p3 <= 
        zext_ln662_fu_325_p1 when (isNeg_fu_271_p3(0) = '1') else 
        tmp_s_fu_329_p4;
    zext_ln15_1_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_1_fu_386_p4),137));
    zext_ln15_2_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_2_fu_517_p4),137));
    zext_ln15_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_247_p4),137));
    zext_ln510_1_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_372_p4),12));
    zext_ln510_2_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_503_p4),12));
    zext_ln510_fu_261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_233_p4),12));
    zext_ln662_2_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_456_p3),32));
    zext_ln662_3_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_587_p3),32));
    zext_ln662_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_317_p3),32));
end behav;
