{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600433800704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600433800704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 09:56:40 2020 " "Processing started: Fri Sep 18 09:56:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600433800704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600433800704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg32_avalon_interface -c reg32_avalon_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg32_avalon_interface -c reg32_avalon_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600433800704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1600433801019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avalon_interface-Structure " "Found design unit 1: reg32_avalon_interface-Structure" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador8bit-contador " "Found design unit 1: contador8bit-contador" {  } { { "contador8bit.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador1-cont1 " "Found design unit 1: contador1-cont1" {  } { { "contador1.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador1 " "Found entity 1: contador1" {  } { { "contador1.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador0-cont0 " "Found design unit 1: contador0-cont0" {  } { { "contador0.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador0.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador0 " "Found entity 1: contador0" {  } { { "contador0.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433801440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg32_avalon_interface " "Elaborating entity \"reg32_avalon_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600433801472 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writedata_internal reg32_avalon_interface.vhd(33) " "VHDL Signal Declaration warning at reg32_avalon_interface.vhd(33): used implicit default value for signal \"writedata_internal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1600433801472 "|reg32_avalon_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:reg32_def0 " "Elaborating entity \"reg32\" for hierarchy \"reg32:reg32_def0\"" {  } { { "reg32_avalon_interface.vhd" "reg32_def0" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600433801503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador8bit contador8bit:cont8bit_def " "Elaborating entity \"contador8bit\" for hierarchy \"contador8bit:cont8bit_def\"" {  } { { "reg32_avalon_interface.vhd" "cont8bit_def" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600433801503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador0 contador8bit:cont8bit_def\|contador0:cont0 " "Elaborating entity \"contador0\" for hierarchy \"contador8bit:cont8bit_def\|contador0:cont0\"" {  } { { "contador8bit.vhd" "cont0" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador8bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600433801503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador1 contador8bit:cont8bit_def\|contador1:cont1 " "Elaborating entity \"contador1\" for hierarchy \"contador8bit:cont8bit_def\|contador1:cont1\"" {  } { { "contador8bit.vhd" "cont1" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador8bit.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600433801518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600433802004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[0\] " "No output dependent on input pin \"writedata\[0\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[1\] " "No output dependent on input pin \"writedata\[1\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[2\] " "No output dependent on input pin \"writedata\[2\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "No output dependent on input pin \"writedata\[3\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "No output dependent on input pin \"writedata\[4\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "No output dependent on input pin \"writedata\[5\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "No output dependent on input pin \"writedata\[6\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "No output dependent on input pin \"writedata\[7\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "No output dependent on input pin \"writedata\[8\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "No output dependent on input pin \"writedata\[9\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "No output dependent on input pin \"writedata\[10\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "No output dependent on input pin \"writedata\[11\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "No output dependent on input pin \"writedata\[12\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "No output dependent on input pin \"writedata\[13\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "No output dependent on input pin \"writedata\[14\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "No output dependent on input pin \"writedata\[15\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "No output dependent on input pin \"writedata\[16\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "No output dependent on input pin \"writedata\[17\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "No output dependent on input pin \"writedata\[18\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "No output dependent on input pin \"writedata\[19\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "No output dependent on input pin \"writedata\[20\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "No output dependent on input pin \"writedata\[21\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "No output dependent on input pin \"writedata\[22\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "No output dependent on input pin \"writedata\[23\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "No output dependent on input pin \"writedata\[24\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "No output dependent on input pin \"writedata\[25\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "No output dependent on input pin \"writedata\[26\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "No output dependent on input pin \"writedata\[27\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "No output dependent on input pin \"writedata\[28\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "No output dependent on input pin \"writedata\[29\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "No output dependent on input pin \"writedata\[30\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "No output dependent on input pin \"writedata\[31\]\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add " "No output dependent on input pin \"add\"" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600433802066 "|reg32_avalon_interface|add"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1600433802066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600433802066 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600433802066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600433802066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600433802066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600433802129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 18 09:56:42 2020 " "Processing ended: Fri Sep 18 09:56:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600433802129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600433802129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600433802129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600433802129 ""}
