

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>4. The MSI Driver Guide HOWTO &mdash; The Linux Kernel 5.4.0-rc3+ documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="5. ACPI considerations for PCI host bridges" href="acpi-info.html" />
    <link rel="prev" title="3. PCI Express I/O Virtualization Howto" href="pci-iov-howto.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                5.4.0-rc3
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/index.html">The Linux kernel user’s and administrator’s guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kbuild/index.html">Kernel Build System</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ioctl/index.html">IOCTLs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/index.html">Working with the kernel development community</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../livepatch/index.html">Kernel Livepatching</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../driver-api/index.html">The Linux driver implementer’s API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../locking/index.html">locking</a></li>
<li class="toctree-l1"><a class="reference internal" href="../accounting/index.html">Accounting</a></li>
<li class="toctree-l1"><a class="reference internal" href="../block/index.html">Block</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cdrom/index.html">cdrom</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ide/index.html">Integrated Drive Electronics (IDE)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fb/index.html">Frame Buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga/index.html">fpga</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hid/index.html">Human Interface Devices (HID)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../i2c/index.html">I2C/SMBus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l1"><a class="reference internal" href="../isdn/index.html">ISDN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../infiniband/index.html">InfiniBand</a></li>
<li class="toctree-l1"><a class="reference internal" href="../leds/index.html">LEDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../media/index.html">Linux Media Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../netlabel/index.html">NetLabel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../networking/index.html">Linux Networking Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../pcmcia/index.html">pcmcia</a></li>
<li class="toctree-l1"><a class="reference internal" href="../power/index.html">Power Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../target/index.html">TCM Virtual Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../timers/index.html">timers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../spi/index.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../w1/index.html">1-Wire Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../watchdog/index.html">Linux Watchdog Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../virt/index.html">Linux Virtualization Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../input/index.html">The Linux Input Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hwmon/index.html">Linux Hardware Monitoring</a></li>
<li class="toctree-l1"><a class="reference internal" href="../gpu/index.html">Linux GPU Driver Developer’s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../security/index.html">Security Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sound/index.html">Linux Sound Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../crypto/index.html">Linux Kernel Crypto API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../filesystems/index.html">Filesystems in the Linux kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vm/index.html">Linux Memory Management Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bpf/index.html">BPF Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usb/index.html">USB support</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Linux PCI Bus Subsystem</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="pci.html">1. How To Write Linux PCI Drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="pciebus-howto.html">2. The PCI Express Port Bus Driver Guide HOWTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="pci-iov-howto.html">3. PCI Express I/O Virtualization Howto</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">4. The MSI Driver Guide HOWTO</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#about-this-guide">4.1. About this guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="#what-are-msis">4.2. What are MSIs?</a></li>
<li class="toctree-l3"><a class="reference internal" href="#why-use-msis">4.3. Why use MSIs?</a></li>
<li class="toctree-l3"><a class="reference internal" href="#how-to-use-msis">4.4. How to use MSIs</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#include-kernel-support-for-msis">4.4.1. Include kernel support for MSIs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#using-msi">4.4.2. Using MSI</a></li>
<li class="toctree-l4"><a class="reference internal" href="#legacy-apis">4.4.3. Legacy APIs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#considerations-when-using-msis">4.4.4. Considerations when using MSIs</a></li>
<li class="toctree-l4"><a class="reference internal" href="#how-to-tell-whether-msi-msi-x-is-enabled-on-a-device">4.4.5. How to tell whether MSI/MSI-X is enabled on a device</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#msi-quirks">4.5. MSI quirks</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#disabling-msis-globally">4.5.1. Disabling MSIs globally</a></li>
<li class="toctree-l4"><a class="reference internal" href="#disabling-msis-below-a-bridge">4.5.2. Disabling MSIs below a bridge</a></li>
<li class="toctree-l4"><a class="reference internal" href="#disabling-msis-on-a-single-device">4.5.3. Disabling MSIs on a single device</a></li>
<li class="toctree-l4"><a class="reference internal" href="#finding-why-msis-are-disabled-on-a-device">4.5.4. Finding why MSIs are disabled on a device</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="acpi-info.html">5. ACPI considerations for PCI host bridges</a></li>
<li class="toctree-l2"><a class="reference internal" href="pci-error-recovery.html">6. PCI Error Recovery</a></li>
<li class="toctree-l2"><a class="reference internal" href="pcieaer-howto.html">7. The PCI Express Advanced Error Reporting Driver Guide HOWTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="endpoint/index.html">8. PCI Endpoint Framework</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../misc-devices/index.html">Assorted Miscellaneous Devices Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mic/index.html">Intel Many Integrated Core (MIC) architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../scheduler/index.html">Linux Scheduler</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../arm64/index.html">ARM64 Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ia64/index.html">IA-64 Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../nios2/nios2.html">Linux on the Nios II architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l1"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../x86/index.html">x86-specific Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../filesystems/ext4/index.html">ext4 Data Structures and Algorithms</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../translations/index.html">Translations</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">The Linux Kernel</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="index.html">Linux PCI Bus Subsystem</a> &raquo;</li>
        
      <li>4. The MSI Driver Guide HOWTO</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/PCI/msi-howto.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="the-msi-driver-guide-howto">
<h1>4. The MSI Driver Guide HOWTO<a class="headerlink" href="#the-msi-driver-guide-howto" title="Permalink to this headline">¶</a></h1>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Authors:</th><td class="field-body">Tom L Nguyen; Martine Silbermann; Matthew Wilcox</td>
</tr>
<tr class="field-even field"><th class="field-name">Copyright:</th><td class="field-body">2003, 2008 Intel Corporation</td>
</tr>
</tbody>
</table>
<div class="section" id="about-this-guide">
<h2>4.1. About this guide<a class="headerlink" href="#about-this-guide" title="Permalink to this headline">¶</a></h2>
<p>This guide describes the basics of Message Signaled Interrupts (MSIs),
the advantages of using MSI over traditional interrupt mechanisms, how
to change your driver to use MSI or MSI-X and some basic diagnostics to
try if a device doesn’t support MSIs.</p>
</div>
<div class="section" id="what-are-msis">
<h2>4.2. What are MSIs?<a class="headerlink" href="#what-are-msis" title="Permalink to this headline">¶</a></h2>
<p>A Message Signaled Interrupt is a write from the device to a special
address which causes an interrupt to be received by the CPU.</p>
<p>The MSI capability was first specified in PCI 2.2 and was later enhanced
in PCI 3.0 to allow each interrupt to be masked individually.  The MSI-X
capability was also introduced with PCI 3.0.  It supports more interrupts
per device than MSI and allows interrupts to be independently configured.</p>
<p>Devices may support both MSI and MSI-X, but only one can be enabled at
a time.</p>
</div>
<div class="section" id="why-use-msis">
<h2>4.3. Why use MSIs?<a class="headerlink" href="#why-use-msis" title="Permalink to this headline">¶</a></h2>
<p>There are three reasons why using MSIs can give an advantage over
traditional pin-based interrupts.</p>
<p>Pin-based PCI interrupts are often shared amongst several devices.
To support this, the kernel must call each interrupt handler associated
with an interrupt, which leads to reduced performance for the system as
a whole.  MSIs are never shared, so this problem cannot arise.</p>
<p>When a device writes data to memory, then raises a pin-based interrupt,
it is possible that the interrupt may arrive before all the data has
arrived in memory (this becomes more likely with devices behind PCI-PCI
bridges).  In order to ensure that all the data has arrived in memory,
the interrupt handler must read a register on the device which raised
the interrupt.  PCI transaction ordering rules require that all the data
arrive in memory before the value may be returned from the register.
Using MSIs avoids this problem as the interrupt-generating write cannot
pass the data writes, so by the time the interrupt is raised, the driver
knows that all the data has arrived in memory.</p>
<p>PCI devices can only support a single pin-based interrupt per function.
Often drivers have to query the device to find out what event has
occurred, slowing down interrupt handling for the common case.  With
MSIs, a device can support more interrupts, allowing each interrupt
to be specialised to a different purpose.  One possible design gives
infrequent conditions (such as errors) their own interrupt which allows
the driver to handle the normal interrupt handling path more efficiently.
Other possible designs include giving one interrupt to each packet queue
in a network card or each port in a storage controller.</p>
</div>
<div class="section" id="how-to-use-msis">
<h2>4.4. How to use MSIs<a class="headerlink" href="#how-to-use-msis" title="Permalink to this headline">¶</a></h2>
<p>PCI devices are initialised to use pin-based interrupts.  The device
driver has to set up the device to use MSI or MSI-X.  Not all machines
support MSIs correctly, and for those machines, the APIs described below
will simply fail and the device will continue to use pin-based interrupts.</p>
<div class="section" id="include-kernel-support-for-msis">
<h3>4.4.1. Include kernel support for MSIs<a class="headerlink" href="#include-kernel-support-for-msis" title="Permalink to this headline">¶</a></h3>
<p>To support MSI or MSI-X, the kernel must be built with the CONFIG_PCI_MSI
option enabled.  This option is only available on some architectures,
and it may depend on some other options also being set.  For example,
on x86, you must also enable X86_UP_APIC or SMP in order to see the
CONFIG_PCI_MSI option.</p>
</div>
<div class="section" id="using-msi">
<h3>4.4.2. Using MSI<a class="headerlink" href="#using-msi" title="Permalink to this headline">¶</a></h3>
<p>Most of the hard work is done for the driver in the PCI layer.  The driver
simply has to request that the PCI layer set up the MSI capability for this
device.</p>
<p>To automatically use MSI or MSI-X interrupt vectors, use the following
function:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>int pci_alloc_irq_vectors(struct pci_dev *dev, unsigned int min_vecs,
              unsigned int max_vecs, unsigned int flags);
</pre></div>
</div>
<p>which allocates up to max_vecs interrupt vectors for a PCI device.  It
returns the number of vectors allocated or a negative error.  If the device
has a requirements for a minimum number of vectors the driver can pass a
min_vecs argument set to this limit, and the PCI core will return -ENOSPC
if it can’t meet the minimum number of vectors.</p>
<p>The flags argument is used to specify which type of interrupt can be used
by the device and the driver (PCI_IRQ_LEGACY, PCI_IRQ_MSI, PCI_IRQ_MSIX).
A convenient short-hand (PCI_IRQ_ALL_TYPES) is also available to ask for
any possible kind of interrupt.  If the PCI_IRQ_AFFINITY flag is set,
pci_alloc_irq_vectors() will spread the interrupts around the available CPUs.</p>
<p>To get the Linux IRQ numbers passed to request_irq() and <a class="reference internal" href="../core-api/kernel-api.html#c.free_irq" title="free_irq"><code class="xref c c-func docutils literal notranslate"><span class="pre">free_irq()</span></code></a> and the
vectors, use the following function:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>int pci_irq_vector(struct pci_dev *dev, unsigned int nr);
</pre></div>
</div>
<p>Any allocated resources should be freed before removing the device using
the following function:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>void pci_free_irq_vectors(struct pci_dev *dev);
</pre></div>
</div>
<p>If a device supports both MSI-X and MSI capabilities, this API will use the
MSI-X facilities in preference to the MSI facilities.  MSI-X supports any
number of interrupts between 1 and 2048.  In contrast, MSI is restricted to
a maximum of 32 interrupts (and must be a power of two).  In addition, the
MSI interrupt vectors must be allocated consecutively, so the system might
not be able to allocate as many vectors for MSI as it could for MSI-X.  On
some platforms, MSI interrupts must all be targeted at the same set of CPUs
whereas MSI-X interrupts can all be targeted at different CPUs.</p>
<p>If a device supports neither MSI-X or MSI it will fall back to a single
legacy IRQ vector.</p>
<p>The typical usage of MSI or MSI-X interrupts is to allocate as many vectors
as possible, likely up to the limit supported by the device.  If nvec is
larger than the number supported by the device it will automatically be
capped to the supported limit, so there is no need to query the number of
vectors supported beforehand:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>nvec = pci_alloc_irq_vectors(pdev, 1, nvec, PCI_IRQ_ALL_TYPES)
if (nvec &lt; 0)
        goto out_err;
</pre></div>
</div>
<p>If a driver is unable or unwilling to deal with a variable number of MSI
interrupts it can request a particular number of interrupts by passing that
number to pci_alloc_irq_vectors() function as both ‘min_vecs’ and
‘max_vecs’ parameters:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>ret = pci_alloc_irq_vectors(pdev, nvec, nvec, PCI_IRQ_ALL_TYPES);
if (ret &lt; 0)
        goto out_err;
</pre></div>
</div>
<p>The most notorious example of the request type described above is enabling
the single MSI mode for a device.  It could be done by passing two 1s as
‘min_vecs’ and ‘max_vecs’:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>ret = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
if (ret &lt; 0)
        goto out_err;
</pre></div>
</div>
<p>Some devices might not support using legacy line interrupts, in which case
the driver can specify that only MSI or MSI-X is acceptable:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>nvec = pci_alloc_irq_vectors(pdev, 1, nvec, PCI_IRQ_MSI | PCI_IRQ_MSIX);
if (nvec &lt; 0)
        goto out_err;
</pre></div>
</div>
</div>
<div class="section" id="legacy-apis">
<h3>4.4.3. Legacy APIs<a class="headerlink" href="#legacy-apis" title="Permalink to this headline">¶</a></h3>
<p>The following old APIs to enable and disable MSI or MSI-X interrupts should
not be used in new code:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>pci_enable_msi()              /* deprecated */
pci_disable_msi()             /* deprecated */
pci_enable_msix_range()       /* deprecated */
pci_enable_msix_exact()       /* deprecated */
pci_disable_msix()            /* deprecated */
</pre></div>
</div>
<p>Additionally there are APIs to provide the number of supported MSI or MSI-X
vectors: <a class="reference internal" href="../driver-api/pci/pci.html#c.pci_msi_vec_count" title="pci_msi_vec_count"><code class="xref c c-func docutils literal notranslate"><span class="pre">pci_msi_vec_count()</span></code></a> and <a class="reference internal" href="../driver-api/pci/pci.html#c.pci_msix_vec_count" title="pci_msix_vec_count"><code class="xref c c-func docutils literal notranslate"><span class="pre">pci_msix_vec_count()</span></code></a>.  In general these
should be avoided in favor of letting pci_alloc_irq_vectors() cap the
number of vectors.  If you have a legitimate special use case for the count
of vectors we might have to revisit that decision and add a
pci_nr_irq_vectors() helper that handles MSI and MSI-X transparently.</p>
</div>
<div class="section" id="considerations-when-using-msis">
<h3>4.4.4. Considerations when using MSIs<a class="headerlink" href="#considerations-when-using-msis" title="Permalink to this headline">¶</a></h3>
<div class="section" id="spinlocks">
<h4>4.4.4.1. Spinlocks<a class="headerlink" href="#spinlocks" title="Permalink to this headline">¶</a></h4>
<p>Most device drivers have a per-device spinlock which is taken in the
interrupt handler.  With pin-based interrupts or a single MSI, it is not
necessary to disable interrupts (Linux guarantees the same interrupt will
not be re-entered).  If a device uses multiple interrupts, the driver
must disable interrupts while the lock is held.  If the device sends
a different interrupt, the driver will deadlock trying to recursively
acquire the spinlock.  Such deadlocks can be avoided by using
spin_lock_irqsave() or spin_lock_irq() which disable local interrupts
and acquire the lock (see Documentation/kernel-hacking/locking.rst).</p>
</div>
</div>
<div class="section" id="how-to-tell-whether-msi-msi-x-is-enabled-on-a-device">
<h3>4.4.5. How to tell whether MSI/MSI-X is enabled on a device<a class="headerlink" href="#how-to-tell-whether-msi-msi-x-is-enabled-on-a-device" title="Permalink to this headline">¶</a></h3>
<p>Using ‘lspci -v’ (as root) may show some devices with “MSI”, “Message
Signalled Interrupts” or “MSI-X” capabilities.  Each of these capabilities
has an ‘Enable’ flag which is followed with either “+” (enabled)
or “-” (disabled).</p>
</div>
</div>
<div class="section" id="msi-quirks">
<h2>4.5. MSI quirks<a class="headerlink" href="#msi-quirks" title="Permalink to this headline">¶</a></h2>
<p>Several PCI chipsets or devices are known not to support MSIs.
The PCI stack provides three ways to disable MSIs:</p>
<ol class="arabic simple">
<li>globally</li>
<li>on all devices behind a specific bridge</li>
<li>on a single device</li>
</ol>
<div class="section" id="disabling-msis-globally">
<h3>4.5.1. Disabling MSIs globally<a class="headerlink" href="#disabling-msis-globally" title="Permalink to this headline">¶</a></h3>
<p>Some host chipsets simply don’t support MSIs properly.  If we’re
lucky, the manufacturer knows this and has indicated it in the ACPI
FADT table.  In this case, Linux automatically disables MSIs.
Some boards don’t include this information in the table and so we have
to detect them ourselves.  The complete list of these is found near the
quirk_disable_all_msi() function in drivers/pci/quirks.c.</p>
<p>If you have a board which has problems with MSIs, you can pass pci=nomsi
on the kernel command line to disable MSIs on all devices.  It would be
in your best interests to report the problem to <a class="reference external" href="mailto:linux-pci&#37;&#52;&#48;vger&#46;kernel&#46;org">linux-pci<span>&#64;</span>vger<span>&#46;</span>kernel<span>&#46;</span>org</a>
including a full ‘lspci -v’ so we can add the quirks to the kernel.</p>
</div>
<div class="section" id="disabling-msis-below-a-bridge">
<h3>4.5.2. Disabling MSIs below a bridge<a class="headerlink" href="#disabling-msis-below-a-bridge" title="Permalink to this headline">¶</a></h3>
<p>Some PCI bridges are not able to route MSIs between busses properly.
In this case, MSIs must be disabled on all devices behind the bridge.</p>
<p>Some bridges allow you to enable MSIs by changing some bits in their
PCI configuration space (especially the Hypertransport chipsets such
as the nVidia nForce and Serverworks HT2000).  As with host chipsets,
Linux mostly knows about them and automatically enables MSIs if it can.
If you have a bridge unknown to Linux, you can enable
MSIs in configuration space using whatever method you know works, then
enable MSIs on that bridge by doing:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>echo 1 &gt; /sys/bus/pci/devices/$bridge/msi_bus
</pre></div>
</div>
<p>where $bridge is the PCI address of the bridge you’ve enabled (eg
0000:00:0e.0).</p>
<p>To disable MSIs, echo 0 instead of 1.  Changing this value should be
done with caution as it could break interrupt handling for all devices
below this bridge.</p>
<p>Again, please notify <a class="reference external" href="mailto:linux-pci&#37;&#52;&#48;vger&#46;kernel&#46;org">linux-pci<span>&#64;</span>vger<span>&#46;</span>kernel<span>&#46;</span>org</a> of any bridges that need
special handling.</p>
</div>
<div class="section" id="disabling-msis-on-a-single-device">
<h3>4.5.3. Disabling MSIs on a single device<a class="headerlink" href="#disabling-msis-on-a-single-device" title="Permalink to this headline">¶</a></h3>
<p>Some devices are known to have faulty MSI implementations.  Usually this
is handled in the individual device driver, but occasionally it’s necessary
to handle this with a quirk.  Some drivers have an option to disable use
of MSI.  While this is a convenient workaround for the driver author,
it is not good practice, and should not be emulated.</p>
</div>
<div class="section" id="finding-why-msis-are-disabled-on-a-device">
<h3>4.5.4. Finding why MSIs are disabled on a device<a class="headerlink" href="#finding-why-msis-are-disabled-on-a-device" title="Permalink to this headline">¶</a></h3>
<p>From the above three sections, you can see that there are many reasons
why MSIs may not be enabled for a given device.  Your first step should
be to examine your dmesg carefully to determine whether MSIs are enabled
for your machine.  You should also check your .config to be sure you
have enabled CONFIG_PCI_MSI.</p>
<p>Then, ‘lspci -t’ gives the list of bridges above a device. Reading
<cite>/sys/bus/pci/devices/*/msi_bus</cite> will tell you whether MSIs are enabled (1)
or disabled (0).  If 0 is found in any of the msi_bus files belonging
to bridges between the PCI root and the device, MSIs are disabled.</p>
<p>It is also worth checking the device driver to see whether it supports MSIs.
For example, it may contain calls to pci_irq_alloc_vectors() with the
PCI_IRQ_MSI or PCI_IRQ_MSIX flags.</p>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="acpi-info.html" class="btn btn-neutral float-right" title="5. ACPI considerations for PCI host bridges" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="pci-iov-howto.html" class="btn btn-neutral float-left" title="3. PCI Express I/O Virtualization Howto" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright The kernel development community

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>