EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,9
QUARTUS_II_VERSION,23.4.0 Build 79 11/22/2023 SC Pro Edition
PROJECT,"lab1"
REVISION,"lab1"
PROJECT_FILE,"/home/kmalik10/Lab1_shared/lab1.qpf"
TIME,"Thu Feb  8 18:18:37 2024"
TIME_SECONDS,"1707441517"
FAMILY,"Arria 10"
DEVICE,"10AX115"
PACKAGE,"FBGA"
PART,"10AX115N2F45I1SG"
POWER_THERMAL_SOLVER_MODE,"FIXED_TJ"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"On"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"Off"
POWER_HPS_PROC_FREQ,"0.0"
MIN_JUNCTION_TEMPERATURE,"-40"
MAX_JUNCTION_TEMPERATURE,"100"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"-1.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"0.10"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"1.30"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1J,0.00,1I,0.00,1H,0.00,1G,0.00,1F,0.00,1E,0.00,1D,0.00,1C,0.00,2L,1.80,2K,1.80,2J,1.80,2I,1.80,2H,1.80,2G,1.80,2F,1.80,2A,1.80,3H,1.80,3G,1.80,3F,1.80,3E,1.80,3D,1.80,3C,1.80,3B,1.80,3A,1.80,4J,0.00,4I,0.00,4H,0.00,4G,0.00,4F,0.00,4E,0.00,4D,0.00,4C,0.00,CSS,0.00,
RAIL_VOLTAGES,,VCCP,0.900,VCCPT,1.800,VCCA_PLL,1.800,VCC,0.900,VCCPGM,1.800,VCCBAT,1.800,VCCERAM,0.900,


BLOCK,I/O pad,I/O pad#avg_toggle_rate,338.409472,I/O pad#avg_toggle_rate_ratio,2.000000,I/O pad#drive_strength,Default,I/O pad#fmax,169.204736,I/O pad#input_termination,Off,I/O pad#io_mode,input,I/O pad#io_standard,1.8 V,I/O pad#is_ddr,0,I/O pad#output_ena_static_prob,0.000000,I/O pad#output_load,0,I/O pad#output_termination,Off,I/O pad#output_termination_sp,0.000000,I/O pad#pre_emphasis,-1,I/O pad#slew_rate,-1,I/O pad#tile,IO_48_LVDS_TILE,I/O pad#vod,-1,COUNT,"1"
BLOCK,cc_dcm_io_m_2,count,45,gclk__ffthru[6]#count,45,gclk__ffthru[6]#fanout,41,gclk__ffthru[6]#power,0.008129,gclk__ffthru[6]#toggle_rate,338409472,power,0.008129,COUNT,"1"
BLOCK,ds_dsp,ay#avg_tr,18.800526,ay#clk_freq,169.204736,ay#width,16,bx#avg_tr,16.450460,bx#clk_freq,169.204736,bx#width,14,by#avg_tr,18.800526,by#clk_freq,169.204736,by#clken_sp,0.500000,by#width,16,ds_dsp#dsp_chain,REGULAR_OUTPUT,ds_dsp#dsp_double_acc_en,DOUBLE_ACC_DISABLED,ds_dsp#dsp_en_coef,COEF_INPUT_DISABLED,ds_dsp#dsp_fp_sub_en,FLOAT_SUB_DISABLED,ds_dsp#dsp_fpaddireg_ctrl,BYPASSED_FPADDIREG,ds_dsp#dsp_inreg_ctrl_ax,BYPASSED_AX,ds_dsp#dsp_inreg_ctrl_ay,BYPASSED_AY,ds_dsp#dsp_inreg_ctrl_az,BYPASSED_AZ,ds_dsp#dsp_inreg_ctrl_bx,BYPASSED_BX,ds_dsp#dsp_inreg_ctrl_by,REGISTERED_BY,ds_dsp#dsp_inreg_ctrl_bz,REGISTERED_BZ,ds_dsp#dsp_mode,ONE_18X19_PLUS_36,ds_dsp#dsp_oreg_ctrl,BYPASSED_OREG,ds_dsp#dsp_preadder_en,PREADDER_DISABLED,ds_dsp#dsp_preg_ctrl,BYPASSED_PREG,ds_dsp#dsp_systolic_reg_en,SYSTOLIC_REG_DISABLED,rst_sp,0.500000,COUNT,"1"
BLOCK,ds_dsp,bx#avg_tr,18.800526,bx#clk_freq,169.204736,bx#clken_sp,0.500000,bx#width,16,by#avg_tr,21.150592,by#clk_freq,169.204736,by#width,18,ds_dsp#dsp_chain,REGULAR_OUTPUT,ds_dsp#dsp_double_acc_en,DOUBLE_ACC_DISABLED,ds_dsp#dsp_en_coef,COEF_INPUT_DISABLED,ds_dsp#dsp_fp_sub_en,FLOAT_SUB_DISABLED,ds_dsp#dsp_fpaddireg_ctrl,BYPASSED_FPADDIREG,ds_dsp#dsp_inreg_ctrl_ax,BYPASSED_AX,ds_dsp#dsp_inreg_ctrl_ay,BYPASSED_AY,ds_dsp#dsp_inreg_ctrl_az,BYPASSED_AZ,ds_dsp#dsp_inreg_ctrl_bx,REGISTERED_BX,ds_dsp#dsp_inreg_ctrl_by,BYPASSED_BY,ds_dsp#dsp_inreg_ctrl_bz,BYPASSED_BZ,ds_dsp#dsp_mode,TWO_18X19,ds_dsp#dsp_oreg_ctrl,BYPASSED_OREG,ds_dsp#dsp_preadder_en,PREADDER_DISABLED,ds_dsp#dsp_preg_ctrl,BYPASSED_PREG,ds_dsp#dsp_systolic_reg_en,SYSTOLIC_REG_DISABLED,rst_sp,0.500000,COUNT,"1"
BLOCK,full_alm,clock_rate,0,inputs,1,toggle_rate,0.000000,toggle_percentage,0.000000,routing,0.000000,COUNT,"4"
BLOCK,full_alm,clock_rate,0,inputs,2,toggle_rate,0.000000,toggle_percentage,0.000000,routing,0.000000,COUNT,"15"
BLOCK,full_alm,clock_rate,169204736,inputs,0,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.007278,COUNT,"12"
BLOCK,full_alm,clock_rate,169204736,inputs,1,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.001534,COUNT,"1"
BLOCK,full_alm,clock_rate,169204736,inputs,2,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.002885,COUNT,"6"
BLOCK,full_alm,clock_rate,169204736,inputs,3,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.003969,COUNT,"23"
BLOCK,full_alm,clock_rate,169204736,inputs,4,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.005658,COUNT,"11"
BLOCK,full_alm,clock_rate,169204736,inputs,5,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.004823,COUNT,"10"
BLOCK,full_alm,clock_rate,169204736,inputs,6,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.004804,COUNT,"27"
BLOCK,full_alm,clock_rate,169204736,inputs,7,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.003479,COUNT,"2"
BLOCK,full_alm,clock_rate,169204736,inputs,8,toggle_rate,21150592.000000,toggle_percentage,0.125000,routing,0.001980,COUNT,"1"
BLOCK,io_gpio_reg,io_gpio_in_dly_chn#a_rb_ireg_dlychn_sel,DLY_SETTING_0,io_gpio_ireg#TR#fr_in_clk,0,io_gpio_ireg#TR#ireg_din0,0,io_gpio_ireg#mode,COMBI_MODE,io_gpio_oe_dly_chn#a_rb_ereg_dlychn_sel,OUTDLY_0,io_gpio_out_dly_chn#a_rb_oreg_dlychn_sel,OUTDLY_0,io_gpio_reg#mode,IN_MODE,COUNT,"2"
BLOCK,io_ioereg_pnr_x2,io_ioereg_pnr_x2#a_dpa_enable,DPA_DISABLED,io_ioereg_pnr_x2#a_power_down,POWER_OFF,io_ioereg_pnr_x2#a_power_down_0,POWER_OFF_0,io_ioereg_pnr_x2#a_power_down_1,POWER_OFF_1,io_ioereg_pnr_x2#a_power_down_2,POWER_OFF_2,io_ioereg_pnr_x2#a_sync_control,SYNC_ENABLED,COUNT,"48"
BLOCK,la_le_register,NLUTOUT#clock_rate,0,NREGOUT0#clock_rate,0,NREGOUT1#clock_rate,169204736,PKREGE#clock_rate,0,NREGOUT0#toggle_percentage,0.000000,NREGOUT1#toggle_rate,21150592.000000,NLUTOUT#toggle_percentage,0.000000,NREGOUT0#toggle_rate,21150592.000000,NLUTOUT#toggle_rate,21150592.000000,NREGOUT1#toggle_percentage,0.125000,routing,0.001425,PKREGE#toggle_rate,21150592.000000,PKREGE#toggle_percentage,0.000000,COUNT,"20"
BLOCK,la_le_register,NLUTOUT#clock_rate,0,NREGOUT0#clock_rate,169204736,PKREGE#clock_rate,0,NREGOUT0#toggle_percentage,0.125000,NLUTOUT#toggle_percentage,0.000000,NREGOUT0#toggle_rate,21150592.000000,NLUTOUT#toggle_rate,21150592.000000,routing,0.002268,PKREGE#toggle_rate,21150592.000000,PKREGE#toggle_percentage,0.000000,COUNT,"14"
BLOCK,la_le_register,NREGOUT0#clock_rate,169204736,NREGOUT0#toggle_percentage,0.125000,NREGOUT0#toggle_rate,21150592.000000,routing,0.006847,COUNT,"3"
BLOCK,la_le_register,NREGOUT0#clock_rate,169204736,NREGOUT1#clock_rate,169204736,NREGOUT0#toggle_percentage,0.125000,NREGOUT1#toggle_rate,21150592.000000,NREGOUT0#toggle_rate,21150592.000000,NREGOUT1#toggle_percentage,0.125000,routing,0.002362,COUNT,"1"
BLOCK,lab,clkmx[0]#toggle_rate,0,clkmx[1]#toggle_rate,0,lsima#toggle_rate,0,lsimd#toggle_rate,0,clkmx[1]#clock_power,0.000000,clkmx[1]#clock_energy#wpg,0.000000,lsimd#clock_power,0.000000,lsimd#clock_energy#wpg,0.000000,lsima#clock_energy#wpg,0.000000,clkmx[1]#clock_energy,0.000000,lsima#clock_power,0.000000,lsimd#clock_energy,0.247347,clkmx[0]#clock_energy#wpg,0.000000,lsima#clock_energy,0.000000,routing,0.000000,clkmx[0]#clock_power,0.000000,clkmx[0]#clock_energy,0.000000,COUNT,"3"
BLOCK,lab,clkmx[0]#toggle_rate,0,clkmx[1]#toggle_rate,0,lsima#toggle_rate,0,lsimd#toggle_rate,0,re#SP,100,we#SP,100,clkmx[1]#clock_power,0.000000,clkmx[1]#clock_energy#wpg,0.000000,lsimd#clock_power,0.000000,lsimd#clock_energy#wpg,0.000000,lsima#clock_energy#wpg,0.000000,clkmx[1]#clock_energy,0.000000,lsima#clock_power,0.000000,lsimd#clock_energy,0.247347,clkmx[0]#clock_energy#wpg,0.000000,lsima#clock_energy,0.000000,routing,0.000000,clkmx[0]#clock_power,0.000000,clkmx[0]#clock_energy,0.000000,COUNT,"7"
BLOCK,lab,clkmx[0]#toggle_rate,338409472,clkmx[1]#toggle_rate,0,lsima#toggle_rate,0,lsimd#toggle_rate,0,clkmx[1]#clock_power,0.000000,clkmx[1]#clock_energy#wpg,0.000000,lsimd#clock_power,0.000000,lsimd#clock_energy#wpg,0.000000,lsima#clock_energy#wpg,0.000000,clkmx[1]#clock_energy,0.000000,lsima#clock_power,0.000000,lsimd#clock_energy,0.164898,clkmx[0]#clock_energy#wpg,0.000000,lsima#clock_energy,0.000000,routing,0.000052,clkmx[0]#clock_power,0.028948,clkmx[0]#clock_energy,0.085540,COUNT,"3"
BLOCK,lab,clkmx[0]#toggle_rate,338409472,clkmx[1]#toggle_rate,0,lsima#toggle_rate,0,lsimd#toggle_rate,0,re#SP,100,we#SP,100,clkmx[1]#clock_power,0.000000,clkmx[1]#clock_energy#wpg,0.000000,lsimd#clock_power,0.000000,lsimd#clock_energy#wpg,0.000000,lsima#clock_energy#wpg,0.000000,clkmx[1]#clock_energy,0.000000,lsima#clock_power,0.000000,lsimd#clock_energy,0.164898,clkmx[0]#clock_energy#wpg,0.000000,lsima#clock_energy,0.000000,routing,0.000000,clkmx[0]#clock_power,0.037388,clkmx[0]#clock_energy,0.110482,COUNT,"1"
BLOCK,static,clock_leim#num_pdl,0,clock_leim_hs#num_pdl,4,dim#num_pdl,59,dim_hs#num_pdl,278,ds_dsp#num_hs,2,hssi_tile#hssi_0_0_VCCER,0,hssi_tile#hssi_0_1_VCCER,0,hssi_tile#hssi_0_2_VCCER,0,hssi_tile#hssi_0_3_VCCER,0,hssi_tile#hssi_0_4_VCCER,0,hssi_tile#hssi_0_5_VCCER,0,hssi_tile#hssi_0_6_VCCER,0,hssi_tile#hssi_0_7_VCCER,0,hssi_tile#hssi_1_0_VCCER,0,hssi_tile#hssi_1_1_VCCER,0,hssi_tile#hssi_1_2_VCCER,0,hssi_tile#hssi_1_3_VCCER,0,hssi_tile#hssi_1_4_VCCER,0,hssi_tile#hssi_1_5_VCCER,0,hssi_tile#hssi_1_6_VCCER,0,hssi_tile#hssi_1_7_VCCER,0,la_lab#num_hs,7,la_mlab#num_hs,12,leim#num_pdl,4,leim_hs#num_pdl,527,lim#num_pdl,5,lim_hs#num_pdl,379,COUNT,"1"
