vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sources_1/imports/test/Transmitter.vhd"
vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sources_1/imports/test/Receiver.vhd"
vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sources_1/imports/test/FSM.vhd"
vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sources_1/imports/test/FIFO.vhd"
vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sources_1/imports/test/Baud_Generator.vhd"
vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sources_1/imports/test/top.vhd"
vhdl work "C:/Users/LEE/Google ¶³ºÝµwºÐ/FIT/ECE5575 -VHDL/UART/project1/Q3/project_5.srcs/sim_1/imports/Question3/testbench.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
