{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 11:00:22 2020 " "Info: Processing started: Tue Nov 24 11:00:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F7 -c F7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7-ar " "Info: Found design unit 1: F7-ar" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7 " "Info: Found entity 1: F7" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_1hz-div " "Info: Found design unit 1: Diviseur_50M_1hz-div" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_1hz " "Info: Found entity 1: Diviseur_50M_1hz" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/synchro_f7/synchro_f7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/synchro_f7/synchro_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchro_F7-ar " "Info: Found design unit 1: Synchro_F7-ar" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Synchro_F7 " "Info: Found entity 1: Synchro_F7" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/compteurbp/compteurbp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/compteurbp/compteurbp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompteurBP-ar " "Info: Found design unit 1: CompteurBP-ar" {  } { { "../Components/CompteurBP/CompteurBP.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/CompteurBP/CompteurBP.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CompteurBP " "Info: Found entity 1: CompteurBP" {  } { { "../Components/CompteurBP/CompteurBP.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/CompteurBP/CompteurBP.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F7 " "Info: Elaborating entity \"F7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_1hz Diviseur_50M_1hz:udiv1hz " "Info: Elaborating entity \"Diviseur_50M_1hz\" for hierarchy \"Diviseur_50M_1hz:udiv1hz\"" {  } { { "F7.vhd" "udiv1hz" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompteurBP CompteurBP:ucompteurbp " "Info: Elaborating entity \"CompteurBP\" for hierarchy \"CompteurBP:ucompteurbp\"" {  } { { "F7.vhd" "ucompteurbp" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchro_F7 Synchro_F7:usynchro " "Info: Elaborating entity \"Synchro_F7\" for hierarchy \"Synchro_F7:usynchro\"" {  } { { "F7.vhd" "usynchro" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mode Synchro_F7.vhd(24) " "Warning (10540): VHDL Signal Declaration warning at Synchro_F7.vhd(24): used explicit default value for signal \"mode\" because signal was never assigned a value" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode Synchro_F7.vhd(31) " "Warning (10492): VHDL Process Statement warning at Synchro_F7.vhd(31): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode Synchro_F7.vhd(40) " "Warning (10492): VHDL Process Statement warning at Synchro_F7.vhd(40): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode Synchro_F7.vhd(49) " "Warning (10492): VHDL Process Statement warning at Synchro_F7.vhd(49): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode Synchro_F7.vhd(58) " "Warning (10492): VHDL Process Statement warning at Synchro_F7.vhd(58): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_Synchro_code_fonction Synchro_F7.vhd(27) " "Warning (10631): VHDL Process Statement warning at Synchro_F7.vhd(27): inferring latch(es) for signal or variable \"out_Synchro_code_fonction\", which holds its previous value in one or more paths through the process" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_Synchro_led_Babord Synchro_F7.vhd(27) " "Warning (10631): VHDL Process Statement warning at Synchro_F7.vhd(27): inferring latch(es) for signal or variable \"out_Synchro_led_Babord\", which holds its previous value in one or more paths through the process" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_Synchro_led_Tribord Synchro_F7.vhd(27) " "Warning (10631): VHDL Process Statement warning at Synchro_F7.vhd(27): inferring latch(es) for signal or variable \"out_Synchro_led_Tribord\", which holds its previous value in one or more paths through the process" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_Synchro_led_STBY Synchro_F7.vhd(27) " "Warning (10631): VHDL Process Statement warning at Synchro_F7.vhd(27): inferring latch(es) for signal or variable \"out_Synchro_led_STBY\", which holds its previous value in one or more paths through the process" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_Synchro_led_appuis Synchro_F7.vhd(27) " "Warning (10631): VHDL Process Statement warning at Synchro_F7.vhd(27): inferring latch(es) for signal or variable \"out_Synchro_led_appuis\", which holds its previous value in one or more paths through the process" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_Synchro_bip Synchro_F7.vhd(27) " "Warning (10631): VHDL Process Statement warning at Synchro_F7.vhd(27): inferring latch(es) for signal or variable \"out_Synchro_bip\", which holds its previous value in one or more paths through the process" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_bip Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_bip\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_led_appuis Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_led_appuis\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_led_STBY Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_led_STBY\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_led_Tribord Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_led_Tribord\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_led_Babord Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_led_Babord\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_code_fonction\[0\] Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_code_fonction\[0\]\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_code_fonction\[1\] Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_code_fonction\[1\]\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_code_fonction\[2\] Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_code_fonction\[2\]\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_Synchro_code_fonction\[3\] Synchro_F7.vhd(27) " "Info (10041): Inferred latch for \"out_Synchro_code_fonction\[3\]\" at Synchro_F7.vhd(27)" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out_bip GND " "Warning (13410): Pin \"out_bip\" is stuck at GND" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "code_fonction\[3\] GND " "Warning (13410): Pin \"code_fonction\[3\]\" is stuck at GND" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Info: Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 11:00:26 2020 " "Info: Processing ended: Tue Nov 24 11:00:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
