library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity COMPARATOR_RA is 
	port(
		D5, D4, D3, D2, D1, D0 : in STD_LOGIC_VECTOR(3 downto 0);
		state : out STD_LOGIC
	);
end entity;

architecture compare of COMPARATOR_RA is
	
	begin
	

end architecture;